
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000468                       # Number of seconds simulated (Second)
simTicks                                    467762436                       # Number of ticks simulated (Tick)
finalTick                                   467762436                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     41.89                       # Real time elapsed on the host (Second)
hostTickRate                                 11166750                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8882088                       # Number of bytes of host memory used (Byte)
simInsts                                      2684423                       # Number of instructions simulated (Count)
simOps                                        4090667                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    64084                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      97655                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.cc_l3cache.demandHits::cache_hierarchy.l1dcaches0.prefetcher           12                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::cache_hierarchy.l2cache.prefetcher            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores0.core.data            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores0.core.cc_buffer      1655523                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::total      1655537                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::cache_hierarchy.l1dcaches0.prefetcher           12                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::cache_hierarchy.l2cache.prefetcher            1                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores0.core.data            1                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores0.core.cc_buffer      1655523                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::total      1655537                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::cache_hierarchy.l1dcaches0.prefetcher           28                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::cache_hierarchy.l2cache.prefetcher           55                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores0.core.inst          444                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores0.core.data          162                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores0.core.cc_buffer          450                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::total         1139                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::cache_hierarchy.l1dcaches0.prefetcher           28                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::cache_hierarchy.l2cache.prefetcher           55                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores0.core.inst          444                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores0.core.data          162                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores0.core.cc_buffer          450                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::total         1139                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher      2799198                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::cache_hierarchy.l2cache.prefetcher      4449213                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores0.core.inst     24411564                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores0.core.data     10181808                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::total     41841783                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher      2799198                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::cache_hierarchy.l2cache.prefetcher      4449213                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores0.core.inst     24411564                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores0.core.data     10181808                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::total     41841783                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher           40                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.l2cache.prefetcher           56                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores0.core.inst          444                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores0.core.data          163                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores0.core.cc_buffer      1655973                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::total      1656676                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher           40                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.l2cache.prefetcher           56                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores0.core.inst          444                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores0.core.data          163                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores0.core.cc_buffer      1655973                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::total      1656676                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.700000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::cache_hierarchy.l2cache.prefetcher     0.982143                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores0.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores0.core.data     0.993865                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores0.core.cc_buffer     0.000272                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::total     0.000688                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.700000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::cache_hierarchy.l2cache.prefetcher     0.982143                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores0.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores0.core.data     0.993865                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores0.core.cc_buffer     0.000272                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::total     0.000688                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 99971.357143                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::cache_hierarchy.l2cache.prefetcher 80894.781818                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores0.core.inst        54981                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores0.core.data 62850.666667                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::total 36735.542581                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 99971.357143                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::cache_hierarchy.l2cache.prefetcher 80894.781818                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores0.core.inst        54981                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores0.core.data 62850.666667                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::total 36735.542581                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.cc_l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.cc_l3cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.cc_l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.cc_l3cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.cc_l3cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.cc_l3cache.demandMshrHits::cache_hierarchy.l2cache.prefetcher            3                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::total            3                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::cache_hierarchy.l2cache.prefetcher            3                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::total            3                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher           28                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::cache_hierarchy.l2cache.prefetcher           52                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores0.core.inst          444                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores0.core.data          162                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::total          686                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.cc_l3cache.prefetcher           32                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher           28                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.l2cache.prefetcher           52                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores0.core.inst          444                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores0.core.data          162                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::total          718                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      2789874                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::cache_hierarchy.l2cache.prefetcher      4346982                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores0.core.inst     24264378                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores0.core.data     10127862                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::total     41529096                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.cc_l3cache.prefetcher      1832472                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      2789874                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.l2cache.prefetcher      4346982                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores0.core.inst     24264378                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores0.core.data     10127862                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::total     43361568                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.700000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::cache_hierarchy.l2cache.prefetcher     0.928571                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores0.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores0.core.data     0.993865                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::total     0.000414                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.cc_l3cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.700000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.l2cache.prefetcher     0.928571                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores0.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores0.core.data     0.993865                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::total     0.000433                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 99638.357143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 83595.807692                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores0.core.inst 54649.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores0.core.data 62517.666667                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::total 60538.040816                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.cc_l3cache.prefetcher 57264.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 99638.357143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 83595.807692                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores0.core.inst 54649.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores0.core.data 62517.666667                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::total 60392.155989                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMisses::cache_hierarchy.cc_l3cache.prefetcher           32                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMisses::total           32                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMissLatency::cache_hierarchy.cc_l3cache.prefetcher      1832472                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMissLatency::total      1832472                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMissRate::cache_hierarchy.cc_l3cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.cc_l3cache.prefetcher 57264.750000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.HardPFReq.avgMshrMissLatency::total 57264.750000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores0.core.data           71                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::total           71                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores0.core.data      4481847                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::total      4481847                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores0.core.data           71                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::total           71                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores0.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores0.core.data 63124.605634                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::total 63124.605634                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores0.core.data           71                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::total           71                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores0.core.data      4458204                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::total      4458204                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores0.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 62791.605634                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::total 62791.605634                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadReq.hits::processor.cores0.core.cc_buffer      1333237                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::total      1333237                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.misses::processor.cores0.core.cc_buffer           98                       # number of ReadReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.misses::total           98                       # number of ReadReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::processor.cores0.core.cc_buffer      1333335                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::total      1333335                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.missRate::processor.cores0.core.cc_buffer     0.000073                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadReq.missRate::total     0.000073                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher           12                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::cache_hierarchy.l2cache.prefetcher            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::processor.cores0.core.data            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::total           14                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher           28                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::cache_hierarchy.l2cache.prefetcher           55                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores0.core.inst          444                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores0.core.data           91                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::total          618                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher      2799198                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::cache_hierarchy.l2cache.prefetcher      4449213                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores0.core.inst     24411564                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores0.core.data      5699961                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::total     37359936                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher           40                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::cache_hierarchy.l2cache.prefetcher           56                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores0.core.inst          444                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores0.core.data           92                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::total          632                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.700000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::cache_hierarchy.l2cache.prefetcher     0.982143                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores0.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores0.core.data     0.989130                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::total     0.977848                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 99971.357143                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l2cache.prefetcher 80894.781818                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst        54981                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 62636.934066                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::total 60452.970874                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l2cache.prefetcher            3                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::total            3                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher           28                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l2cache.prefetcher           52                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst          444                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.data           91                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::total          615                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      2789874                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l2cache.prefetcher      4346982                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst     24264378                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data      5669658                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::total     37070892                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.700000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l2cache.prefetcher     0.928571                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.989130                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::total     0.973101                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 99638.357143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 83595.807692                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 54649.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 62303.934066                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::total 60277.873171                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.WriteReq.hits::processor.cores0.core.cc_buffer       322286                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::total       322286                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.misses::processor.cores0.core.cc_buffer          352                       # number of WriteReq misses (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.misses::total          352                       # number of WriteReq misses (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::processor.cores0.core.cc_buffer       322638                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::total       322638                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.missRate::processor.cores0.core.cc_buffer     0.001091                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.WriteReq.missRate::total     0.001091                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.cc_l3cache.prefetcher.demandMshrMisses          686                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfIssued           59                       # number of hwpf issued (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfUseful           14                       # number of useful prefetch (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.accuracy     0.237288                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.coverage     0.020000                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfHitInCache            9                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfHitInMSHR           18                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfLate           27                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfIdentified           86                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfRemovedDemand            7                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfSpanPage           26                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.cc_l3cache.tags.tagsInUse   529.241303                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.cc_l3cache.tags.totalRefs      1656253                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.cc_l3cache.tags.sampledRefs          716                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.cc_l3cache.tags.avgRefs  2313.202514                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.cc_l3cache.tags.warmupTick        69597                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.cc_l3cache.prefetcher    30.310917                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher    27.515836                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.l2cache.prefetcher    51.759762                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores0.core.inst   296.187229                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores0.core.data   123.467559                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.cc_l3cache.prefetcher     0.000925                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.000840                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.l2cache.prefetcher     0.001580                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores0.core.inst     0.009039                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores0.core.data     0.003768                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::total     0.016151                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupanciesTaskId::1022          112                       # Occupied blocks per task id (Count)
board.cache_hierarchy.cc_l3cache.tags.occupanciesTaskId::1024          604                       # Occupied blocks per task id (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1022::2          112                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1024::0          179                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1024::2          425                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ratioOccsTaskId::1022     0.003418                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.cc_l3cache.tags.ratioOccsTaskId::1024     0.018433                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.cc_l3cache.tags.tagAccesses     26507532                       # Number of tag accesses (Count)
board.cache_hierarchy.cc_l3cache.tags.dataAccesses     26507532                       # Number of data accesses (Count)
board.cache_hierarchy.cc_l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches2.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches2.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches2.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches2.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches3.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches3.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches3.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches3.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches3.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches3.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches3.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches4.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches4.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches4.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches4.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches4.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches4.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches4.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches4.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches5.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches5.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches5.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches5.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches5.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches5.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches5.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches5.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches6.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches6.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches6.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches6.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches6.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches6.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches6.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches6.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches7.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches7.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches7.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches7.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches7.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches7.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches7.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches7.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches2.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches2.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches2.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches2.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches3.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches3.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches3.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches3.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches3.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches3.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches3.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches4.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches4.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches4.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches4.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches4.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches4.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches4.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches4.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches5.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches5.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches5.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches5.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches5.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches5.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches5.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches5.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches6.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches6.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches6.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches6.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches6.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches6.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches6.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches6.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches7.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches7.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches7.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches7.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches7.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches7.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches7.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches7.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.demandHits::processor.cores0.core.data       887840                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.demandHits::total       887840                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::processor.cores0.core.data       887840                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::total       887840                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::processor.cores0.core.data          322                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::total          322                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::processor.cores0.core.data          322                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::total          322                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.demandMissLatency::processor.cores0.core.data     17392257                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMissLatency::total     17392257                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::processor.cores0.core.data     17392257                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::total     17392257                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandAccesses::processor.cores0.core.data       888162                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandAccesses::total       888162                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::processor.cores0.core.data       888162                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::total       888162                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandMissRate::processor.cores0.core.data     0.000363                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMissRate::total     0.000363                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::processor.cores0.core.data     0.000363                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::total     0.000363                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::processor.cores0.core.data 54013.220497                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::total 54013.220497                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::processor.cores0.core.data 54013.220497                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::total 54013.220497                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.demandMshrHits::processor.cores0.core.data          135                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::total          135                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::processor.cores0.core.data          135                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::total          135                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::processor.cores0.core.data          187                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::total          187                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher           61                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::processor.cores0.core.data          187                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::total          248                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::processor.cores0.core.data     11107548                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::total     11107548                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      3847404                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::processor.cores0.core.data     11107548                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::total     14954952                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::processor.cores0.core.data     0.000211                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::total     0.000211                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::processor.cores0.core.data     0.000211                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::total     0.000279                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::processor.cores0.core.data 59398.652406                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::total 59398.652406                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 63072.196721                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::processor.cores0.core.data 59398.652406                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::total 60302.225806                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher           61                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::total           61                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      3847404                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::total      3847404                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 63072.196721                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::total 63072.196721                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.hits::processor.cores0.core.data       565303                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::total       565303                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::processor.cores0.core.data          220                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::total          220                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::processor.cores0.core.data     12081240                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::total     12081240                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::processor.cores0.core.data       565523                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::total       565523                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::processor.cores0.core.data     0.000389                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::total     0.000389                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::processor.cores0.core.data 54914.727273                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::total 54914.727273                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::processor.cores0.core.data          127                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::total          127                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::processor.cores0.core.data           93                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::total           93                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::processor.cores0.core.data      6170490                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::total      6170490                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::processor.cores0.core.data     0.000164                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::total     0.000164                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.data 66349.354839                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::total 66349.354839                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.hits::processor.cores0.core.data       322537                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.hits::total       322537                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::processor.cores0.core.data          102                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::total          102                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::processor.cores0.core.data      5311017                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::total      5311017                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::processor.cores0.core.data       322639                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::total       322639                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::processor.cores0.core.data     0.000316                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::total     0.000316                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::processor.cores0.core.data 52068.794118                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::total 52068.794118                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::processor.cores0.core.data            8                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::total            8                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::processor.cores0.core.data           94                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::total           94                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::processor.cores0.core.data      4937058                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::total      4937058                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::processor.cores0.core.data     0.000291                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::total     0.000291                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::processor.cores0.core.data 52521.893617                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::total 52521.893617                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.prefetcher.demandMshrMisses          187                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIssued          114                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUseful           55                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulButMiss            6                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.accuracy     0.482456                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.coverage     0.227273                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInCache           26                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInMSHR           27                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfLate           53                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIdentified          129                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfBufferHit           12                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfSpanPage           19                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.tags.tagsInUse   199.781204                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches0.tags.totalRefs       888088                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.sampledRefs          240                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.avgRefs  3700.366667                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches0.tags.warmupTick       138195                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher    59.826331                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupancies::processor.cores0.core.data   139.954873                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.116848                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::processor.cores0.core.data     0.273349                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::total     0.390198                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1022           61                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1024          179                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::2           61                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::0           37                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::2          142                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1022     0.119141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1024     0.349609                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.tagAccesses      7105536                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.dataAccesses      7105536                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches2.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches2.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches2.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches3.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches3.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches3.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches3.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches3.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches3.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches4.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches4.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches4.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches4.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches4.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches4.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches4.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches5.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches5.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches5.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches5.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches5.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches5.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches5.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches6.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches6.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches6.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches6.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches6.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches6.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches6.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches7.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches7.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches7.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches7.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches7.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches7.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches7.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.demandHits::processor.cores0.core.inst       533778                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.demandHits::total       533778                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::processor.cores0.core.inst       533778                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::total       533778                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.demandMisses::processor.cores0.core.inst          622                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.demandMisses::total          622                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::processor.cores0.core.inst          622                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::total          622                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.demandMissLatency::processor.cores0.core.inst     35323641                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMissLatency::total     35323641                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::processor.cores0.core.inst     35323641                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::total     35323641                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandAccesses::processor.cores0.core.inst       534400                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandAccesses::total       534400                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::processor.cores0.core.inst       534400                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::total       534400                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandMissRate::processor.cores0.core.inst     0.001164                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMissRate::total     0.001164                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::processor.cores0.core.inst     0.001164                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::total     0.001164                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::processor.cores0.core.inst 56790.419614                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::total 56790.419614                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::processor.cores0.core.inst 56790.419614                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::total 56790.419614                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.demandMshrHits::processor.cores0.core.inst          173                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrHits::total          173                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::processor.cores0.core.inst          173                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::total          173                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::processor.cores0.core.inst          449                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::total          449                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::processor.cores0.core.inst          449                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::total          449                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::processor.cores0.core.inst     26643663                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::total     26643663                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::processor.cores0.core.inst     26643663                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::total     26643663                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::processor.cores0.core.inst     0.000840                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::total     0.000840                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::processor.cores0.core.inst     0.000840                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::total     0.000840                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::processor.cores0.core.inst 59340.006682                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::total 59340.006682                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::processor.cores0.core.inst 59340.006682                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::total 59340.006682                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.replacements           31                       # number of replacements (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::processor.cores0.core.inst       533778                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::total       533778                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::processor.cores0.core.inst          622                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::total          622                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::processor.cores0.core.inst     35323641                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::total     35323641                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::processor.cores0.core.inst       534400                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::total       534400                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::processor.cores0.core.inst     0.001164                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::total     0.001164                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::processor.cores0.core.inst 56790.419614                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::total 56790.419614                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::processor.cores0.core.inst          173                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::total          173                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::processor.cores0.core.inst          449                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::total          449                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::processor.cores0.core.inst     26643663                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::total     26643663                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::processor.cores0.core.inst     0.000840                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::total     0.000840                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.inst 59340.006682                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::total 59340.006682                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.prefetcher.demandMshrMisses          449                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches0.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.tags.tagsInUse   298.011198                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches0.tags.totalRefs       534225                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.sampledRefs          447                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.avgRefs  1195.134228                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches0.tags.warmupTick        70929                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches0.tags.occupancies::processor.cores0.core.inst   298.011198                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::processor.cores0.core.inst     0.582053                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::total     0.582053                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.occupanciesTaskId::1024          414                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::0          143                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::2          271                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ratioOccsTaskId::1024     0.808594                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches0.tags.tagAccesses      4275647                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches0.tags.dataAccesses      4275647                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches1.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches2.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches2.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches2.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches2.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches2.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches3.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches3.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches3.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches3.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches3.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches3.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches3.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches3.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches4.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches4.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches4.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches4.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches4.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches4.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches4.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches4.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches4.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches4.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches5.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches5.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches5.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches5.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches5.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches5.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches5.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches5.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches5.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches5.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches6.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches6.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches6.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches6.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches6.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches6.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches6.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches6.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches6.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches6.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches7.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches7.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches7.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches7.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches7.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches7.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches7.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches7.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches7.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches7.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.transDist::ReadResp          601                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::CleanEvict           31                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::HardPFReq          102                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::UpgradeReq            8                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::UpgradeResp            8                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExReq           86                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExResp           86                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadSharedReq          603                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          927                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          496                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount::total         1423                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port        28608                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port        15360                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize::total        43968                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.snoops                102                       # Total snoops (Count)
board.cache_hierarchy.l2bus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2bus.snoopFanout::samples          799                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::mean     0.008761                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::stdev     0.093247                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::0          792     99.12%     99.12% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::1            7      0.88%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::5            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::6            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::7            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::8            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::9            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::10            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::11            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::12            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::13            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::14            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::15            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::16            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::17            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::18            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::19            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::20            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::21            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::22            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::23            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::24            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::25            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::26            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::27            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::28            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::29            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::30            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::31            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::32            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::total          799                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.reqLayer0.occupancy       243084                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer0.occupancy       446553                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer1.occupancy       242424                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.snoop_filter.totRequests          728                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleRequests           42                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches0.prefetcher           10                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores0.core.inst            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores0.core.data           16                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::total           31                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches0.prefetcher           10                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores0.core.inst            5                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores0.core.data           16                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::total           31                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.demandMisses::cache_hierarchy.l1dcaches0.prefetcher           51                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores0.core.inst          444                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores0.core.data          163                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::total          658                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.overallMisses::cache_hierarchy.l1dcaches0.prefetcher           51                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores0.core.inst          444                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores0.core.data          163                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::total          658                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher      3767229                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores0.core.inst     26324982                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores0.core.data     10891098                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::total     40983309                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher      3767229                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores0.core.inst     26324982                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores0.core.data     10891098                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::total     40983309                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher           61                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores0.core.inst          449                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores0.core.data          179                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::total          689                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher           61                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores0.core.inst          449                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores0.core.data          179                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::total          689                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.836066                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores0.core.inst     0.988864                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores0.core.data     0.910615                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::total     0.955007                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.836066                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores0.core.inst     0.988864                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores0.core.data     0.910615                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::total     0.955007                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 73867.235294                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores0.core.inst 59290.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores0.core.data 66816.552147                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::total 62284.664134                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 73867.235294                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores0.core.inst 59290.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores0.core.data 66816.552147                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::total 62284.664134                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher           11                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::total           11                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher           11                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::total           11                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores0.core.inst          444                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores0.core.data          163                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::total          647                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l2cache.prefetcher           56                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores0.core.inst          444                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores0.core.data          163                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::total          703                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      3008322                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores0.core.inst     26177796                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores0.core.data     10836819                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::total     40022937                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      3008322                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l2cache.prefetcher      4486787                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores0.core.inst     26177796                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores0.core.data     10836819                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::total     44509724                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.655738                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores0.core.inst     0.988864                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores0.core.data     0.910615                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::total     0.939042                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.655738                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores0.core.inst     0.988864                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores0.core.data     0.910615                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::total     1.020319                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 75208.050000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores0.core.inst        58959                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores0.core.data 66483.552147                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::total 61859.253478                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 75208.050000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 80121.196429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores0.core.inst        58959                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores0.core.data 66483.552147                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::total 63313.974395                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMisses::cache_hierarchy.l2cache.prefetcher           56                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMisses::total           56                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissLatency::cache_hierarchy.l2cache.prefetcher      4486787                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissLatency::total      4486787                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissRate::cache_hierarchy.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 80121.196429                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.HardPFReq.avgMshrMissLatency::total 80121.196429                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.hits::processor.cores0.core.data           15                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::total           15                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores0.core.data           71                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::total           71                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores0.core.data      4789206                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::total      4789206                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores0.core.data           86                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::total           86                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores0.core.data     0.825581                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::total     0.825581                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores0.core.data 67453.605634                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::total 67453.605634                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores0.core.data           71                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::total           71                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores0.core.data      4765563                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::total      4765563                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.825581                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::total     0.825581                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 67120.605634                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::total 67120.605634                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher           10                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores0.core.inst            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores0.core.data            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::total           16                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher           51                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores0.core.inst          444                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores0.core.data           92                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::total          587                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher      3767229                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores0.core.inst     26324982                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores0.core.data      6101892                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::total     36194103                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher           61                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores0.core.inst          449                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores0.core.data           93                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::total          603                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.836066                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.988864                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores0.core.data     0.989247                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::total     0.973466                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 73867.235294                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 59290.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 66324.913043                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::total 61659.459966                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher           11                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::total           11                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher           40                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst          444                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores0.core.data           92                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::total          576                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      3008322                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst     26177796                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data      6071256                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::total     35257374                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.655738                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.988864                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.989247                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::total     0.955224                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 75208.050000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst        58959                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 65991.913043                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::total 61210.718750                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.UpgradeReq.hits::processor.cores0.core.data            8                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::total            8                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::processor.cores0.core.data            8                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::total            8                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2cache.prefetcher.demandMshrMisses          647                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2cache.prefetcher.pfIssued           69                       # number of hwpf issued (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUseful           26                       # number of useful prefetch (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2cache.prefetcher.accuracy     0.376812                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2cache.prefetcher.coverage     0.038633                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInCache            8                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInMSHR            5                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2cache.prefetcher.pfLate           13                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2cache.prefetcher.pfIdentified          129                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2cache.prefetcher.pfBufferHit           35                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2cache.prefetcher.pfRemovedDemand           17                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2cache.prefetcher.pfSpanPage            3                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2cache.tags.tagsInUse   514.550623                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2cache.tags.totalRefs          771                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2cache.tags.sampledRefs          701                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2cache.tags.avgRefs     1.099857                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2cache.tags.warmupTick        70263                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher    39.233161                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l2cache.prefetcher    54.687292                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores0.core.inst   296.186600                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores0.core.data   124.443569                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.000150                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l2cache.prefetcher     0.000209                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores0.core.inst     0.001130                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores0.core.data     0.000475                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::total     0.001963                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.occupanciesTaskId::1022           96                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2cache.tags.occupanciesTaskId::1024          605                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1022::2           96                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::0          179                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::2          426                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ratioOccsTaskId::1022     0.000366                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2cache.tags.ratioOccsTaskId::1024     0.002308                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2cache.tags.tagAccesses        12349                       # Number of tag accesses (Count)
board.cache_hierarchy.l2cache.tags.dataAccesses        12349                       # Number of data accesses (Count)
board.cache_hierarchy.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.transDist::ReadResp          630                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::HardPFReq           56                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExReq           71                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExResp           71                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadSharedReq          632                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.cache_hierarchy.cc_l3cache.cpu_side_port         1404                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3bus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.cache_hierarchy.cc_l3cache.cpu_side_port        44864                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3bus.snoops                 56                       # Total snoops (Count)
board.cache_hierarchy.l3bus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l3bus.snoopFanout::samples          759                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::mean     0.001318                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::stdev     0.036298                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::0          758     99.87%     99.87% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::1            1      0.13%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::total          759                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.reqLayer0.occupancy       234099                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.respLayer0.occupancy       700299                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.snoop_filter.totRequests          703                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.totSnoops            1                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleSnoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.transDist::ReadResp          645                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq           71                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp           71                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq          647                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.cc_l3cache.mem_side_port::board.memory.mem_ctrl.port         1434                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.cc_l3cache.mem_side_port::total         1434                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total         1434                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.cc_l3cache.mem_side_port::board.memory.mem_ctrl.port        45824                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.cc_l3cache.mem_side_port::total        45824                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total        45824                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples          718                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0          718    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total          718                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy       239758                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer9.occupancy       592056                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests          718                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.cc_l3cache.prefetcher::samples        31.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches0.prefetcher::samples        28.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2cache.prefetcher::samples        53.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples       444.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples       162.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000537328                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState           1447                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                    718                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                  718                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  3.02                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6              718                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                324                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                202                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                 71                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                 28                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                 15                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                 12                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                 10                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                  8                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                  8                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                 10                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                10                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 6                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 7                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 5                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 2                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys              45952                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         98237901.25806512                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                467736795                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                651444.00                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.cc_l3cache.prefetcher         1984                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches0.prefetcher         1792                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2cache.prefetcher         3392                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst        28416                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data        10368                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.cc_l3cache.prefetcher 4241469.274373284541                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches0.prefetcher 3831004.505885547493                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2cache.prefetcher 7251544.243283358403                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 60748785.736185111105                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 22165097.498337812722                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.cc_l3cache.prefetcher           31                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches0.prefetcher           28                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2cache.prefetcher           53                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst          444                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data          162                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.cc_l3cache.prefetcher      1095541                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches0.prefetcher      2030012                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2cache.prefetcher      2909503                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst     12309147                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data      5733347                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.cc_l3cache.prefetcher     35340.03                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches0.prefetcher     72500.43                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2cache.prefetcher     54896.28                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     27723.30                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data     35391.03                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.cc_l3cache.prefetcher         1984                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches0.prefetcher         1792                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2cache.prefetcher         3392                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst        28352                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data        10368                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total        45888                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst        28352                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total        28352                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.cc_l3cache.prefetcher           31                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches0.prefetcher           28                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2cache.prefetcher           53                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst          443                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data          162                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total          717                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.cc_l3cache.prefetcher      4241469                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches0.prefetcher      3831005                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2cache.prefetcher      7251544                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst     60611964                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data     22165097                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     98101080                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst     60611964                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total     60611964                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.cc_l3cache.prefetcher      4241469                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches0.prefetcher      3831005                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2cache.prefetcher      7251544                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst     60611964                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data     22165097                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     98101080                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts             718                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0           87                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1           60                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2           19                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3           40                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4           16                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5           23                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6           39                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7           32                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8           86                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9           76                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11           26                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12           18                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13            9                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14           22                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15           37                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat           10615050                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat          3590000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat      24077550                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           14784.19                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      33534.19                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits            566                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        78.83                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples          148                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   306.594595                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   183.527904                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   328.401568                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127           51     34.46%     34.46% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255           43     29.05%     63.51% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383           13      8.78%     72.30% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511            9      6.08%     78.38% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639            5      3.38%     81.76% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767            3      2.03%     83.78% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895            4      2.70%     86.49% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023            2      1.35%     87.84% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           18     12.16%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total          148                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead        45952                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          98.237901                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.77                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.77                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          78.83                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy       421260                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy       212520                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy      2256240                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 36878400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy     19429590                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy    163259040                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy    222457050                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   475.576987                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE    424235944                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF     15600000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT     27926492                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy       664020                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy       349140                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy      2870280                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 36878400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy     16177740                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy    165997440                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy    222937020                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   476.603085                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE    431417136                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF     15600000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     20745300                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles         1404693                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              0.523276                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              1.911039                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded        5083417                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded           63                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued       4574942                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued         4676                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined       992807                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined      2265333                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples      1366408                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     3.348152                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     2.186145                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0       222793     16.31%     16.31% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1       118434      8.67%     24.97% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2       133909      9.80%     34.77% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3       210524     15.41%     50.18% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4       199007     14.56%     64.74% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::5       216314     15.83%     80.57% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::6       189169     13.84%     94.42% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::7        65558      4.80%     99.22% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::8        10700      0.78%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total      1366408                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu        37051     21.22%     21.22% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult            0      0.00%     21.22% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv            0      0.00%     21.22% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0      0.00%     21.22% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0      0.00%     21.22% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0      0.00%     21.22% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult            0      0.00%     21.22% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc            0      0.00%     21.22% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            0      0.00%     21.22% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc            0      0.00%     21.22% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0      0.00%     21.22% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0      0.00%     21.22% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0      0.00%     21.22% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu            8      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt            1      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            1      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0      0.00%     21.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead       137290     78.64%     99.87% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite          214      0.12%     99.99% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead            2      0.00%     99.99% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite           10      0.01%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass          158      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu      2760138     60.33%     60.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult         1524      0.03%     60.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv           35      0.00%     60.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd            4      0.00%     60.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp            0      0.00%     60.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt            0      0.00%     60.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult            0      0.00%     60.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv            0      0.00%     60.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc            0      0.00%     60.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     60.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd            0      0.00%     60.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu          145      0.00%     60.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp            0      0.00%     60.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt           52      0.00%     60.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc           76      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     60.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead      1471707     32.17%     92.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite       340883      7.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead           48      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite          172      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total      4574942                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        3.256898                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy             174577                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate       0.038159                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads     10694493                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites      6075660                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses      4517257                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads         1052                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites          692                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses          488                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses      4748828                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses          533                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts        35909                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled            277                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles          38285                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads      1661837                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores       404723                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads      1119033                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores       266157                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            1      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return          844      0.24%      0.24% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect          830      0.24%      0.48% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect           79      0.02%      0.50% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond       347441     99.16%     99.66% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond         1130      0.32%     99.98% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.98% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond           63      0.02%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total       350388                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            1      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return          234      0.24%      0.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect          245      0.26%      0.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect           50      0.05%      0.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond        94503     98.84%     99.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond          533      0.56%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond           42      0.04%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total        95608                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            1      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return            2      0.01%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect          112      0.83%      0.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect           31      0.23%      1.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond        13251     97.89%     98.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond          114      0.84%     99.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0      0.00%     99.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond           26      0.19%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total        13537                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return          610      0.24%      0.24% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect          585      0.23%      0.47% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect           29      0.01%      0.48% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond       252933     99.28%     99.76% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond          596      0.23%     99.99% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0      0.00%     99.99% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond           21      0.01%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total       254774                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect           50      0.37%      0.37% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect           29      0.22%      0.59% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond        13188     98.82%     99.42% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond           57      0.43%     99.84% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.84% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond           21      0.16%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total        13345                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget        85745     24.47%     24.47% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB       263788     75.28%     99.76% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS          844      0.24%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect           11      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total       350388                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch         7600     56.15%     56.15% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return         5934     43.84%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect            2      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total        13536                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted       347442                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken       262649                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect        13537                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss          317                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted         7604                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted         5933                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups       350388                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates         7544                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits       347423                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.991538                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted          470                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups          142                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits           11                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses          131                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            1      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return          844      0.24%      0.24% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect          830      0.24%      0.48% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect           79      0.02%      0.50% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond       347441     99.16%     99.66% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond         1130      0.32%     99.98% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.98% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond           63      0.02%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total       350388                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            1      0.03%      0.03% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return          844     28.47%     28.50% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect          151      5.09%     33.59% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect           79      2.66%     36.26% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond         1661     56.02%     92.28% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond          166      5.60%     97.88% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0      0.00%     97.88% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond           63      2.12%    100.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total         2965                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect          112      1.48%      1.48% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0      0.00%      1.48% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond         7318     97.00%     98.49% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond          114      1.51%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total         7544                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect          112      1.48%      1.48% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      1.48% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond         7318     97.00%     98.49% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond          114      1.51%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total         7544                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups          142                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits           11                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses          131                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords           57                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords          199                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes         1143                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops         1139                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes          529                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used          610                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct          610                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.commit.commitSquashedInsts       992390                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.branchMispredicts        13316                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples      1236258                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     3.308910                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     2.796664                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0       215443     17.43%     17.43% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1       281339     22.76%     40.18% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2        38268      3.10%     43.28% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3       199785     16.16%     59.44% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4       103084      8.34%     67.78% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::5       126428     10.23%     78.01% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::6        27451      2.22%     80.23% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::7        31425      2.54%     82.77% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::8       213035     17.23%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total      1236258                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls          614                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass           28      0.00%      0.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu      2432918     59.47%     59.48% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult         1511      0.04%     59.51% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv           28      0.00%     59.51% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd            4      0.00%     59.51% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult            0      0.00%     59.51% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu           74      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt           52      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc           76      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     59.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead      1333297     32.59%     92.11% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite       322487      7.88%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead           40      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite          152      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total      4090667                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples       213035                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts      2684423                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps      4090667                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP      2684423                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP      4090667                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     0.523276                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     1.911039                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs      1655976                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts          412                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts      4090453                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts      1333337                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts       322639                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass           28      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu      2432918     59.47%     59.48% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult         1511      0.04%     59.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv           28      0.00%     59.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd            4      0.00%     59.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     59.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     59.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     59.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     59.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     59.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     59.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     59.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu           74      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt           52      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc           76      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     59.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead      1333297     32.59%     92.11% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite       322487      7.88%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead           40      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite          152      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total      4090667                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl       254774                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl       254114                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl          660                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl       252933                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl         1841                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall          614                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn          610                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles       150664                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles       525343                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles       424287                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles       252723                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles        13391                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved       244758                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred          229                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts      5291069                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts         1095                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts      4539033                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches       261533                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts      1450774                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts       340696                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     3.231335                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numCCRegReads      1299371                       # Number of times the CC registers were read (Count)
board.processor.cores0.core.executeStats0.numCCRegWrites      1348034                       # Number of times the CC registers were written (Count)
board.processor.cores0.core.executeStats0.numFpRegReads          729                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites          273                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads      4572965                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites      3671485                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs      1791470                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads      2526746                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches       264643                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles      1327623                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles        27234                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.miscStallCycles           16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores0.core.fetch.pendingTrapStallCycles          132                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores0.core.fetch.cacheLines       534400                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes          329                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples      1366408                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     4.139263                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     3.237299                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0       398558     29.17%     29.17% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1        39734      2.91%     32.08% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2        40223      2.94%     35.02% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3       114400      8.37%     43.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4        96772      7.08%     50.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::5       105816      7.74%     58.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::6        66264      4.85%     63.07% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::7       158338     11.59%     74.66% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::8       346303     25.34%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total      1366408                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts      3696692                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     2.631673                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches       350388                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.249441                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles        25020                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles        13391                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles       116992                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles            6                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts      5083480                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts           39                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts      1661837                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts       404723                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts           24                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents            4                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents           74                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect         5945                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect         7514                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts        13459                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit      4532835                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount      4517745                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst      3799217                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst      4080468                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       3.216180                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.931074                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.lsq0.forwLoads       885209                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads       328500                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation           74                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores        82084                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples      1333337                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean     2.096168                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev     1.644142                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9      1333229     99.99%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::10-19            6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::20-29            3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39            2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::80-89            3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::90-99            2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::100-109            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::120-129            2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::130-139            5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::140-149            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::150-159           13      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::160-169            9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::170-179           14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::190-199           16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::200-209            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::210-219            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::220-229            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239            9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::240-249            3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::250-259            6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::260-269            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::270-279            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::280-289            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value          283                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total      1333337                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.rdAccesses      1450779                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses       340696                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses           62                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses           28                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses       534423                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses           66                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles        13391                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles       261338                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles       120098                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles          584                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles       563058                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles       407939                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts      5216795                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents       105021                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.LQFullEvents       271126                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores0.core.rename.SQFullEvents         4397                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands      8548216                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups     16178686                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups      5472597                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups          929                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps      6696652                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps      1851555                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing           12                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing           11                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts      1322919                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads         6106085                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes       10296342                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts      2684423                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps      4090667                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls           12                       # Number of system calls (Count)
board.processor.cores1.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores2.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores2.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores2.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores2.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores2.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores2.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores2.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores2.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores2.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores2.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores2.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores2.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores2.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores2.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores2.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores2.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores2.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores2.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores2.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores2.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores2.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores2.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores2.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores2.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores2.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores2.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores2.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores2.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores2.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores2.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores2.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores2.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores2.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores2.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores2.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores2.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores2.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores2.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores2.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores2.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores2.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores2.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores2.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores2.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores2.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores2.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores2.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores2.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores2.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores2.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores2.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores2.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores2.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores2.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores2.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores2.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores2.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores2.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores2.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores2.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores2.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.cores2.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.cores2.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores3.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores3.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores3.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores3.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores3.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores3.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores3.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores3.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores3.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores3.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores3.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores3.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores3.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores3.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores3.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores3.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores3.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores3.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores3.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores3.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores3.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores3.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores3.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores3.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores3.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores3.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores3.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores3.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores3.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores3.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores3.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores3.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores3.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores3.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores3.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores3.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores3.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores3.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores3.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores3.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores3.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores3.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores3.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores3.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores3.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores3.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores3.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores3.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores3.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores3.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores3.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores3.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores3.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores3.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores3.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores3.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores3.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores3.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores3.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores3.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores3.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores3.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.cores3.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.cores3.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores4.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores4.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores4.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores4.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores4.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores4.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores4.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores4.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores4.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores4.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores4.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores4.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores4.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores4.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores4.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores4.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores4.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores4.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores4.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores4.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores4.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores4.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores4.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores4.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores4.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores4.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores4.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores4.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores4.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores4.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores4.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores4.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores4.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores4.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores4.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores4.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores4.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores4.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores4.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores4.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores4.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores4.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores4.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores4.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores4.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores4.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores4.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores4.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores4.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores4.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores4.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores4.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores4.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores4.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores4.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores4.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores4.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores4.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores4.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores4.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores4.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores4.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores4.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores4.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores4.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores4.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores4.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores4.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores4.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores4.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.cores4.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.cores4.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores5.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores5.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores5.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores5.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores5.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores5.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores5.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores5.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores5.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores5.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores5.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores5.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores5.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores5.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores5.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores5.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores5.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores5.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores5.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores5.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores5.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores5.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores5.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores5.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores5.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores5.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores5.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores5.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores5.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores5.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores5.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores5.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores5.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores5.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores5.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores5.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores5.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores5.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores5.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores5.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores5.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores5.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores5.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores5.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores5.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores5.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores5.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores5.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores5.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores5.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores5.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores5.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores5.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores5.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores5.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores5.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores5.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores5.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores5.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores5.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores5.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores5.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores5.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores5.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores5.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores5.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores5.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores5.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores5.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores5.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.cores5.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.cores5.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores6.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores6.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores6.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores6.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores6.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores6.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores6.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores6.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores6.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores6.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores6.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores6.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores6.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores6.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores6.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores6.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores6.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores6.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores6.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores6.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores6.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores6.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores6.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores6.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores6.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores6.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores6.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores6.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores6.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores6.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores6.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores6.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores6.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores6.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores6.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores6.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores6.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores6.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores6.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores6.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores6.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores6.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores6.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores6.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores6.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores6.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores6.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores6.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores6.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores6.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores6.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores6.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores6.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores6.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores6.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores6.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores6.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores6.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores6.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores6.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores6.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores6.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores6.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores6.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores6.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores6.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores6.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores6.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores6.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores6.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.cores6.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.cores6.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores7.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores7.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores7.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores7.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores7.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores7.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores7.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores7.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores7.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores7.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores7.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores7.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores7.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores7.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores7.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores7.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores7.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores7.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores7.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores7.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores7.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores7.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores7.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores7.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores7.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores7.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores7.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores7.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores7.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores7.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores7.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores7.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores7.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores7.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores7.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores7.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores7.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores7.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores7.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores7.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores7.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores7.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores7.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores7.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores7.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores7.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores7.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores7.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores7.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores7.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores7.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores7.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores7.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores7.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores7.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores7.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores7.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores7.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores7.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores7.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores7.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores7.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores7.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores7.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores7.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores7.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON    467762436                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores7.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores7.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores7.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores7.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.cores7.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.cores7.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::samples            7                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::mean            1                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::stdev            0                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::1            7    100.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::2            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::max_value            1                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::total            7                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::samples            6                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::mean            1                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::stdev            0                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::1            6    100.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::2            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::max_value            1                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::total            6                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::samples           26                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::mean     2.807692                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::stdev     2.154423                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::1           11     42.31%     42.31% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::2            4     15.38%     57.69% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::3            3     11.54%     69.23% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::4            2      7.69%     76.92% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::5            2      7.69%     84.62% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::6            2      7.69%     92.31% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::7            1      3.85%     96.15% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::8            1      3.85%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::total           26                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::samples            8                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::mean     1.875000                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::stdev     1.125992                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::1            4     50.00%     50.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::2            2     25.00%     75.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::3            1     12.50%     87.50% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::4            1     12.50%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::total            8                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::samples           22                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::mean     1.090909                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::stdev     0.294245                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::1           20     90.91%     90.91% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::2            2      9.09%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::max_value            2                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::total           22                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::samples            9                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::mean     1.222222                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::stdev     0.440959                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::1            7     77.78%     77.78% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::2            2     22.22%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::max_value            2                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::total            9                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::samples            2                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::mean     1.500000                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::stdev     0.707107                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::1            1     50.00%     50.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::2            1     50.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::max_value            2                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::total            2                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::17            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::18            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::19            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::20            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::21            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::22            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::23            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::24            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::25            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::26            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::27            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::28            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::29            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::30            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::31            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::32            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::33            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::34            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::35            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::36            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::37            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::38            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::39            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::40            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::41            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::42            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::43            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::44            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::45            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::46            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::47            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::48            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::49            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::50            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::51            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::52            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::53            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::54            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::55            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::56            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::57            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::58            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::59            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::60            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::61            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::62            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::63            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::64            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::samples            8                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::mean     1.125000                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::stdev     0.353553                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::1            7     87.50%     87.50% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::2            1     12.50%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::max_value            2                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::total            8                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::samples            8                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::mean     1.375000                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::stdev     0.744024                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::1            6     75.00%     75.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::2            1     12.50%     87.50% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::3            1     12.50%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::total            8                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::17            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::18            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::19            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::20            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::21            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::22            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::23            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::24            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::25            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::26            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::27            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::28            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::29            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::30            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::31            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::32            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::33            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::34            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::35            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::36            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::37            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::38            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::39            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::40            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::41            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::42            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::43            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::44            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::45            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::46            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::47            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::48            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::49            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::50            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::51            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::52            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::53            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::54            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::55            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::56            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::57            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::58            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::59            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::60            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::61            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::62            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::63            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::64            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::17            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::18            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::19            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::20            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::21            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::22            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::23            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::24            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::25            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::26            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::27            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::28            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::29            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::30            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::31            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::32            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::33            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::34            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::35            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::36            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::37            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::38            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::39            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::40            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::41            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::42            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::43            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::44            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::45            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::46            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::47            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::48            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::49            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::50            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::51            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::52            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::53            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::54            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::55            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::56            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::57            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::58            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::59            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::60            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::61            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::62            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::63            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::64            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::samples            2                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::mean            1                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::stdev            0                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::1            2    100.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::2            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::max_value            1                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::total            2                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::samples           14                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::mean     3.142857                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::stdev     2.444999                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::1            5     35.71%     35.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::2            3     21.43%     57.14% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::3            1      7.14%     64.29% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::4            1      7.14%     71.43% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::5            1      7.14%     78.57% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::6            1      7.14%     85.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::7            1      7.14%     92.86% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::8            1      7.14%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::total           14                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::samples           10                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::mean            1                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::stdev            0                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::1           10    100.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::2            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::max_value            1                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::total           10                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::samples           22                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::mean     1.272727                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::stdev     0.631085                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::1           18     81.82%     81.82% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::2            2      9.09%     90.91% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::3            2      9.09%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::total           22                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::samples           43                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::mean     1.511628                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::stdev     0.767559                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::1           27     62.79%     62.79% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::2           11     25.58%     88.37% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::3            4      9.30%     97.67% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::4            1      2.33%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::total           43                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::samples           12                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::mean     1.500000                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::stdev     0.674200                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::1            7     58.33%     58.33% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::2            4     33.33%     91.67% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::3            1      8.33%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::total           12                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::samples         2032                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::mean     1.496555                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::stdev     0.727181                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::1         1284     63.19%     63.19% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::2          499     24.56%     87.75% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::3          243     11.96%     99.70% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::4            3      0.15%     99.85% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::5            1      0.05%     99.90% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::6            1      0.05%     99.95% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::7            1      0.05%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::max_value            7                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::total         2032                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::samples           31                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::mean     1.387097                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::stdev     0.715422                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::1           22     70.97%     70.97% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::2            7     22.58%     93.55% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::3            1      3.23%     96.77% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::4            1      3.23%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::total           31                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::samples            6                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::mean     1.166667                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::stdev     0.408248                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::1            5     83.33%     83.33% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::2            1     16.67%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::max_value            2                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::total            6                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::17            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::18            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::19            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::20            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::21            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::22            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::23            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::24            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::25            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::26            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::27            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::28            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::29            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::30            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::31            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::32            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::33            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::34            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::35            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::36            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::37            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::38            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::39            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::40            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::41            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::42            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::43            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::44            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::45            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::46            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::47            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::48            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::49            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::50            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::51            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::52            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::53            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::54            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::55            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::56            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::57            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::58            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::59            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::60            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::61            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::62            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::63            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::64            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::17            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::18            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::19            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::20            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::21            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::22            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::23            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::24            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::25            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::26            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::27            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::28            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::29            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::30            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::31            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::32            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::33            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::34            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::35            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::36            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::37            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::38            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::39            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::40            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::41            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::42            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::43            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::44            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::45            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::46            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::47            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::48            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::49            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::50            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::51            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::52            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::53            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::54            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::55            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::56            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::57            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::58            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::59            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::60            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::61            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::62            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::63            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::64            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::samples            2                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::mean     1.500000                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::stdev     0.707107                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::1            1     50.00%     50.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::2            1     50.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::max_value            2                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::total            2                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::samples           10                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::mean     2.600000                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::stdev     1.837873                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::1            4     40.00%     40.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::2            2     20.00%     60.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::3            1     10.00%     70.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::4            1     10.00%     80.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::5            1     10.00%     90.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::6            1     10.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::max_value            6                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::total           10                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::samples            2                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::mean            1                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::stdev            0                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::1            2    100.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::2            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::max_value            1                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::total            2                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::samples            1                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::mean            1                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::1            1    100.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::2            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::max_value            1                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::total            1                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::17            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::18            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::19            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::20            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::21            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::22            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::23            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::24            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::25            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::26            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::27            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::28            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::29            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::30            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::31            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::32            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::33            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::34            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::35            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::36            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::37            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::38            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::39            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::40            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::41            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::42            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::43            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::44            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::45            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::46            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::47            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::48            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::49            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::50            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::51            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::52            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::53            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::54            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::55            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::56            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::57            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::58            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::59            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::60            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::61            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::62            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::63            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::64            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::17            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::18            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::19            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::20            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::21            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::22            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::23            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::24            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::25            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::26            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::27            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::28            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::29            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::30            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::31            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::32            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::33            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::34            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::35            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::36            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::37            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::38            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::39            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::40            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::41            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::42            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::43            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::44            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::45            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::46            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::47            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::48            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::49            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::50            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::51            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::52            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::53            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::54            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::55            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::56            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::57            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::58            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::59            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::60            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::61            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::62            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::63            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::64            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::17            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::18            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::19            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::20            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::21            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::22            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::23            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::24            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::25            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::26            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::27            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::28            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::29            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::30            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::31            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::32            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::33            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::34            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::35            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::36            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::37            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::38            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::39            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::40            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::41            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::42            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::43            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::44            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::45            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::46            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::47            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::48            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::49            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::50            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::51            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::52            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::53            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::54            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::55            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::56            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::57            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::58            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::59            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::60            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::61            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::62            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::63            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::64            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::samples            4                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::mean     1.750000                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::stdev     0.957427                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::1            2     50.00%     50.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::2            1     25.00%     75.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::3            1     25.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::total            4                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::samples           15                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::mean     1.066667                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::stdev     0.258199                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::1           14     93.33%     93.33% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::2            1      6.67%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::max_value            2                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::total           15                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::samples           12                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::mean            1                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::stdev            0                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::1           12    100.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::2            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::max_value            1                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::total           12                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::samples            9                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::mean     2.333333                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::stdev     1.224745                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::1            3     33.33%     33.33% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::2            2     22.22%     55.56% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::3            2     22.22%     77.78% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::4            2     22.22%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::total            9                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::samples            9                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::mean     1.888889                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::stdev     1.054093                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::1            4     44.44%     44.44% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::2            3     33.33%     77.78% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::3            1     11.11%     88.89% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::4            1     11.11%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::total            9                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::samples            9                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::mean     1.888889                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::stdev     1.054093                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::1            4     44.44%     44.44% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::2            3     33.33%     77.78% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::3            1     11.11%     88.89% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::4            1     11.11%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::total            9                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::samples            8                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::mean     2.125000                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::stdev     1.125992                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::1            3     37.50%     37.50% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::2            2     25.00%     62.50% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::3            2     25.00%     87.50% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::4            1     12.50%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::total            8                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::samples            8                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::mean     2.125000                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::stdev     1.125992                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::1            3     37.50%     37.50% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::2            2     25.00%     62.50% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::3            2     25.00%     87.50% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::4            1     12.50%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::total            8                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::samples           22                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::mean     1.681818                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::stdev     0.893701                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::1           12     54.55%     54.55% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::2            6     27.27%     81.82% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::3            3     13.64%     95.45% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::4            1      4.55%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::total           22                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::samples           16                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::mean     1.625000                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::stdev     0.957427                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::1           10     62.50%     62.50% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::2            3     18.75%     81.25% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::3            2     12.50%     93.75% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::4            1      6.25%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::total           16                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::samples            4                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::mean            1                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::stdev            0                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::1            4    100.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::2            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::max_value            1                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::total            4                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::samples           13                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::mean     1.846154                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::stdev     1.344504                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::1            8     61.54%     61.54% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::2            2     15.38%     76.92% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::3            1      7.69%     84.62% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::4            1      7.69%     92.31% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::5            1      7.69%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::max_value            5                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::total           13                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::samples           17                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::mean     1.705882                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::stdev     0.919559                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::1            9     52.94%     52.94% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::2            5     29.41%     82.35% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::3            2     11.76%     94.12% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::4            1      5.88%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::total           17                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::samples           22                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::mean     1.590909                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::stdev     0.854071                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::1           13     59.09%     59.09% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::2            6     27.27%     86.36% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::3            2      9.09%     95.45% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::4            1      4.55%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::total           22                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::samples           16                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::mean     1.812500                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::stdev     1.276388                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::1           10     62.50%     62.50% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::2            2     12.50%     75.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::3            2     12.50%     87.50% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::4            1      6.25%     93.75% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::5            1      6.25%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::max_value            5                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::total           16                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::samples       126780                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::mean     1.014718                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::stdev     0.174276                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::1       125601     99.07%     99.07% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::2          759      0.60%     99.67% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::3          205      0.16%     99.83% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::4          163      0.13%     99.96% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::5           52      0.04%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::max_value            5                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::total       126780                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::samples           84                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::mean     1.797619                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::stdev     1.084166                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::1           48     57.14%     57.14% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::2           15     17.86%     75.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::3           12     14.29%     89.29% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::4            8      9.52%     98.81% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::5            1      1.19%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::max_value            5                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::total           84                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::samples           16                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::mean     1.250000                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::stdev     0.577350                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::1           13     81.25%     81.25% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::2            2     12.50%     93.75% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::3            1      6.25%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::total           16                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::samples           29                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::mean     1.103448                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::stdev     0.309934                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::1           26     89.66%     89.66% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::2            3     10.34%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::max_value            2                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::total           29                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::samples           45                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::mean     1.600000                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::stdev     0.863397                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::1           27     60.00%     60.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::2           11     24.44%     84.44% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::3            5     11.11%     95.56% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::4            2      4.44%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::total           45                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::samples           42                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::mean     1.285714                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::stdev     0.635752                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::1           33     78.57%     78.57% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::2            7     16.67%     95.24% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::3            1      2.38%     97.62% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::4            1      2.38%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::total           42                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::samples            6                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::mean     1.166667                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::stdev     0.408248                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::1            5     83.33%     83.33% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::2            1     16.67%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::max_value            2                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::total            6                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::samples           20                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::mean     1.300000                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::stdev     0.656947                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::1           16     80.00%     80.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::2            2     10.00%     90.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::3            2     10.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::total           20                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::samples           11                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::mean     1.363636                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::stdev     0.674200                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::1            8     72.73%     72.73% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::2            2     18.18%     90.91% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::3            1      9.09%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::total           11                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::samples            8                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::mean     1.500000                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::stdev     0.755929                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::1            5     62.50%     62.50% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::2            2     25.00%     87.50% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::3            1     12.50%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::total            8                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::samples           22                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::mean     1.136364                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::stdev     0.351250                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::1           19     86.36%     86.36% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::2            3     13.64%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::max_value            2                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::total           22                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::samples           23                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::mean     1.260870                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::stdev     0.540824                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::1           18     78.26%     78.26% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::2            4     17.39%     95.65% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::3            1      4.35%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::total           23                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::samples            5                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::mean            1                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::stdev            0                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::1            5    100.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::2            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::max_value            1                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::total            5                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::samples            7                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::mean            1                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::stdev            0                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::1            7    100.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::2            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::max_value            1                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::total            7                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::samples            7                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::mean            1                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::stdev            0                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::1            7    100.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::2            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::max_value            1                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::total            7                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::samples            3                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::mean            1                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::stdev            0                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::1            3    100.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::2            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::max_value            1                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::total            3                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::samples            2                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::mean     1.500000                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::stdev     0.707107                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::1            1     50.00%     50.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::2            1     50.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::max_value            2                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::total            2                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::samples            5                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::mean     1.600000                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::stdev     0.894427                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::1            3     60.00%     60.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::2            1     20.00%     80.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::3            1     20.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::total            5                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::samples            4                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::mean            1                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::stdev            0                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::1            4    100.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::2            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::max_value            1                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::total            4                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::samples            6                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::mean            1                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::stdev            0                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::1            6    100.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::2            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::max_value            1                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::total            6                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::samples           20                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::mean     1.450000                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::stdev     0.825578                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::1           14     70.00%     70.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::2            4     20.00%     90.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::3            1      5.00%     95.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::4            1      5.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::total           20                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::17            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::18            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::19            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::20            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::21            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::22            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::23            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::24            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::25            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::26            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::27            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::28            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::29            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::30            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::31            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::32            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::33            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::34            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::35            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::36            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::37            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::38            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::39            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::40            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::41            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::42            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::43            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::44            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::45            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::46            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::47            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::48            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::49            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::50            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::51            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::52            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::53            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::54            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::55            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::56            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::57            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::58            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::59            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::60            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::61            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::62            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::63            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::64            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::samples            3                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::mean            1                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::stdev            0                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::1            3    100.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::2            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::max_value            1                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::total            3                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::samples           21                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::mean     1.380952                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::stdev     0.669043                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::1           15     71.43%     71.43% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::2            4     19.05%     90.48% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::3            2      9.52%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::total           21                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::samples           13                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::mean     2.076923                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::stdev     1.320451                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::1            6     46.15%     46.15% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::2            3     23.08%     69.23% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::3            2     15.38%     84.62% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::4            1      7.69%     92.31% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::5            1      7.69%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::max_value            5                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::total           13                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::samples           78                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::mean     1.397436                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::stdev     0.690186                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::1           55     70.51%     70.51% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::2           16     20.51%     91.03% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::3            6      7.69%     98.72% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::4            1      1.28%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::total           78                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::samples           99                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::mean     1.606061                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::stdev     0.956377                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::1           62     62.63%     62.63% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::2           22     22.22%     84.85% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::3            9      9.09%     93.94% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::4            4      4.04%     97.98% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::5            2      2.02%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::max_value            5                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::total           99                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::samples           72                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::mean     1.652778                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::stdev     0.936877                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::1           43     59.72%     59.72% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::2           16     22.22%     81.94% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::3            8     11.11%     93.06% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::4            5      6.94%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::total           72                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::samples            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::mean          nan                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::stdev          nan                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::underflows            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::0            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::1            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::2            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::3            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::4            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::5            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::6            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::7            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::8            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::9            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::10            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::11            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::12            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::13            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::14            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::15            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::16            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::17            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::18            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::19            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::20            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::21            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::22            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::23            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::24            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::25            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::26            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::27            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::28            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::29            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::30            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::31            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::32            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::33            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::34            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::35            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::36            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::37            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::38            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::39            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::40            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::41            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::42            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::43            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::44            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::45            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::46            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::47            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::48            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::49            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::50            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::51            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::52            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::53            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::54            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::55            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::56            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::57            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::58            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::59            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::60            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::61            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::62            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::63            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::64            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::overflows            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::min_value            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::max_value            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::total            0                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::samples          108                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::mean     1.685185                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::stdev     1.242910                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::1           68     62.96%     62.96% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::2           23     21.30%     84.26% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::3           10      9.26%     93.52% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::4            3      2.78%     96.30% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::5            1      0.93%     97.22% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::6            1      0.93%     98.15% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::7            1      0.93%     99.07% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::8            1      0.93%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::total          108                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::samples         6694                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::mean     2.639379                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::stdev     1.492221                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::1         2010     30.03%     30.03% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::2         1583     23.65%     53.67% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::3         1140     17.03%     70.71% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::4          984     14.70%     85.40% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::5          728     10.88%     96.28% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::6          247      3.69%     99.97% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::7            2      0.03%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::max_value            7                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::total         6694                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::samples      1010126                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::mean     2.820624                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::stdev     1.659791                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::1       275499     27.27%     27.27% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::2       233014     23.07%     50.34% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::3       192909     19.10%     69.44% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::4       127022     12.57%     82.01% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::5       101386     10.04%     92.05% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::6        48206      4.77%     96.82% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::7        32042      3.17%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::8           48      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::total      1010126                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::samples           98                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::mean     1.663265                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::stdev     0.907516                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::1           57     58.16%     58.16% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::2           22     22.45%     80.61% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::3           14     14.29%     94.90% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::4            5      5.10%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::total           98                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::samples            8                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::mean     1.875000                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::stdev     1.125992                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::1            4     50.00%     50.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::2            2     25.00%     75.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::3            1     12.50%     87.50% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::4            1     12.50%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::total            8                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::samples            5                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::mean     1.200000                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::stdev     0.447214                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::1            4     80.00%     80.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::2            1     20.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::max_value            2                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::total            5                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::samples           11                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::mean     1.363636                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::stdev     0.674200                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::1            8     72.73%     72.73% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::2            2     18.18%     90.91% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::3            1      9.09%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::total           11                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::samples          520                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::mean     1.003846                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::stdev     0.061958                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::1          518     99.62%     99.62% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::2            2      0.38%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::max_value            2                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::total          520                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::samples        16286                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::mean     1.457632                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::stdev     0.561275                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::1         9375     57.56%     57.56% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::2         6371     39.12%     96.68% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::3          538      3.30%     99.99% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::4            2      0.01%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::total        16286                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::samples        20368                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::mean     1.500442                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::stdev     0.617338                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::1        11510     56.51%     56.51% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::2         7523     36.94%     93.45% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::3         1335      6.55%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::total        20368                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::samples            4                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::mean     1.250000                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::stdev     0.500000                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::1            3     75.00%     75.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::2            1     25.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::3            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::max_value            2                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::total            4                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::samples        21221                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::mean     1.525611                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::stdev     0.642265                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::1        11798     55.60%     55.60% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::2         7692     36.25%     91.84% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::3         1731      8.16%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::total        21221                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::samples        22459                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::mean     1.558084                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::stdev     0.670518                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::1        12204     54.34%     54.34% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::2         7976     35.51%     89.85% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::3         2279     10.15%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::total        22459                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::samples        23433                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::mean     1.577434                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::stdev     0.688073                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::1        12590     53.73%     53.73% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::2         8155     34.80%     88.53% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::3         2688     11.47%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::total        23433                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::samples        23625                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::mean     1.598730                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::stdev     0.700792                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::1        12442     52.66%     52.66% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::2         8222     34.80%     87.47% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::3         2960     12.53%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::4            1      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::total        23625                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::samples        23442                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::mean     1.607926                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::stdev     0.705867                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::1        12237     52.20%     52.20% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::2         8159     34.81%     87.01% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::3         3046     12.99%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::total        23442                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::samples        23354                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::mean     1.621863                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::stdev     0.715031                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::1        12055     51.62%     51.62% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::2         8075     34.58%     86.20% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::3         3224     13.80%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::total        23354                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::samples        23440                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::mean     1.626451                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::stdev     0.719775                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::1        12085     51.56%     51.56% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::2         8026     34.24%     85.80% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::3         3329     14.20%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::total        23440                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::samples        23424                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::mean     1.642119                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::stdev     0.728793                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::1        11912     50.85%     50.85% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::2         7983     34.08%     84.93% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::3         3529     15.07%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::total        23424                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::samples        23168                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::mean     1.650380                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::stdev     0.734550                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::1        11716     50.57%     50.57% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::2         7836     33.82%     84.39% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::3         3616     15.61%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::total        23168                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::samples        22446                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::mean     1.655262                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::stdev     0.736304                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::1        11286     50.28%     50.28% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::2         7613     33.92%     84.20% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::3         3546     15.80%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::4            1      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::total        22446                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::samples           29                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::mean     1.241379                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::stdev     0.510964                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::1           23     79.31%     79.31% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::2            5     17.24%     96.55% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::3            1      3.45%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::total           29                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::samples        21631                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::mean     1.658314                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::stdev     0.739719                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::1        10866     50.23%     50.23% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::2         7296     33.73%     83.96% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::3         3466     16.02%     99.99% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::4            1      0.00%     99.99% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::5            1      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::6            1      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::max_value            6                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::total        21631                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::samples        21008                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::mean     1.663747                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::stdev     0.742481                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::1        10506     50.01%     50.01% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::2         7063     33.62%     83.63% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::3         3437     16.36%     99.99% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::4            1      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::5            1      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::max_value            5                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::total        21008                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::samples        19888                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::mean     1.662259                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::stdev     0.740824                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::1         9949     50.03%     50.03% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::2         6708     33.73%     83.75% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::3         3230     16.24%     99.99% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::4            1      0.01%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::total        19888                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::samples        19186                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::mean     1.669134                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::stdev     0.745542                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::1         9556     49.81%     49.81% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::2         6422     33.47%     83.28% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::3         3208     16.72%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::total        19186                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::samples        18588                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::mean     1.675274                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::stdev     0.749741                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::1         9221     49.61%     49.61% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::2         6183     33.26%     82.87% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::3         3183     17.12%     99.99% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::4            1      0.01%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::total        18588                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::samples        17682                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::mean     1.682841                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::stdev     0.754129                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::1         8720     49.32%     49.32% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::2         5851     33.09%     82.41% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::3         3110     17.59%     99.99% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::4            1      0.01%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::total        17682                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::samples        16512                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::mean     1.685865                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::stdev     0.754675                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::1         8109     49.11%     49.11% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::2         5482     33.20%     82.31% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::3         2920     17.68%     99.99% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::4            1      0.01%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::total        16512                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::samples        15527                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::mean     1.685387                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::stdev     0.755422                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::1         7640     49.20%     49.20% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::2         5133     33.06%     82.26% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::3         2753     17.73%     99.99% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::4            1      0.01%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::total        15527                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::samples        14527                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::mean     1.682522                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::stdev     0.754435                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::1         7171     49.36%     49.36% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::2         4798     33.03%     82.39% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::3         2557     17.60%     99.99% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::4            1      0.01%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::total        14527                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::samples        13572                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::mean     1.686561                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::stdev     0.758254                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::1         6694     49.32%     49.32% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::2         4439     32.71%     82.03% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::3         2438     17.96%     99.99% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::4            1      0.01%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::total        13572                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::samples           25                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::mean     1.560000                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::stdev     0.820569                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::1           15     60.00%     60.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::2            7     28.00%     88.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::3            2      8.00%     96.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::4            1      4.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::total           25                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::samples        12430                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::mean     1.689541                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::stdev     0.759891                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::1         6116     49.20%     49.20% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::2         4058     32.65%     81.85% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::3         2255     18.14%     99.99% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::4            1      0.01%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::total        12430                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::samples        11108                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::mean     1.696885                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::stdev     0.763841                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::1         5433     48.91%     48.91% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::2         3610     32.50%     81.41% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::3         2064     18.58%     99.99% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::4            1      0.01%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::total        11108                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::samples         9868                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::mean     1.701763                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::stdev     0.766249                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::1         4803     48.67%     48.67% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::2         3208     32.51%     81.18% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::3         1855     18.80%     99.98% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::4            1      0.01%     99.99% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::5            1      0.01%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::max_value            5                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::total         9868                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::samples         8546                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::mean     1.699392                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::stdev     0.764846                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::1         4169     48.78%     48.78% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::2         2778     32.51%     81.29% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::3         1598     18.70%     99.99% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::4            1      0.01%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::total         8546                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::samples         7170                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::mean     1.698326                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::stdev     0.764727                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::1         3503     48.86%     48.86% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::2         2328     32.47%     81.32% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::3         1338     18.66%     99.99% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::4            1      0.01%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::total         7170                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::samples         5764                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::mean     1.703678                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::stdev     0.765593                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::1         2796     48.51%     48.51% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::2         1880     32.62%     81.12% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::3         1088     18.88%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::total         5764                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::samples         4305                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::mean     1.706852                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::stdev     0.766705                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::1         2080     48.32%     48.32% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::2         1408     32.71%     81.02% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::3          816     18.95%     99.98% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::4            1      0.02%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::total         4305                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::samples         2834                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::mean     1.707833                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::stdev     0.766416                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::1         1367     48.24%     48.24% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::2          928     32.75%     80.98% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::3          539     19.02%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::total         2834                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::samples         1304                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::mean     1.703988                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::stdev     0.765597                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::1          631     48.39%     48.39% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::2          429     32.90%     81.29% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::3          243     18.63%     99.92% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::4            1      0.08%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::total         1304                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::samples           99                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::mean     1.595960                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::stdev     0.741196                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::1           54     54.55%     54.55% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::2           32     32.32%     86.87% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::3           12     12.12%     98.99% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::4            1      1.01%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::total           99                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::samples           46                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::mean     1.500000                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::stdev     0.781736                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::1           29     63.04%     63.04% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::2           13     28.26%     91.30% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::3            2      4.35%     95.65% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::4            2      4.35%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::total           46                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::samples            8                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::mean     1.875000                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::stdev     1.125992                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::1            4     50.00%     50.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::2            2     25.00%     75.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::3            1     12.50%     87.50% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::4            1     12.50%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::total            8                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::samples            8                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::mean     1.875000                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::stdev     1.125992                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::1            4     50.00%     50.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::2            2     25.00%     75.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::3            1     12.50%     87.50% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::4            1     12.50%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::total            8                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::samples            8                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::mean     2.125000                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::stdev     1.125992                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::1            3     37.50%     37.50% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::2            2     25.00%     62.50% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::3            2     25.00%     87.50% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::4            1     12.50%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::total            8                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::samples            8                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::mean     2.125000                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::stdev     1.125992                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::1            3     37.50%     37.50% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::2            2     25.00%     62.50% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::3            2     25.00%     87.50% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::4            1     12.50%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::total            8                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::samples           30                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::mean     1.300000                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::stdev     0.749713                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::1           25     83.33%     83.33% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::2            2      6.67%     90.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::3            2      6.67%     96.67% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::4            1      3.33%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::total           30                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::samples           15                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::mean     1.466667                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::stdev     0.915475                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::1           11     73.33%     73.33% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::2            2     13.33%     86.67% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::3            1      6.67%     93.33% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::4            1      6.67%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::total           15                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::samples           23                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::mean     1.521739                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::stdev     1.081647                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::1           17     73.91%     73.91% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::2            3     13.04%     86.96% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::3            1      4.35%     91.30% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::4            1      4.35%     95.65% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::5            1      4.35%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::max_value            5                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::total           23                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::samples           23                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::mean     1.304348                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::stdev     0.558796                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::1           17     73.91%     73.91% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::2            5     21.74%     95.65% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::3            1      4.35%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::4            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::max_value            3                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::total           23                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::samples           38                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::mean     1.315789                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::stdev     0.701553                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::1           30     78.95%     78.95% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::2            5     13.16%     92.11% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::3            2      5.26%     97.37% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::4            1      2.63%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::total           38                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::samples           25                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::mean     1.440000                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::stdev     0.820569                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::1           18     72.00%     72.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::2            4     16.00%     88.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::3            2      8.00%     96.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::4            1      4.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::5            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::17            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::18            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::19            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::20            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::21            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::22            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::23            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::24            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::25            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::26            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::27            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::28            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::29            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::30            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::31            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::32            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::33            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::34            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::35            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::36            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::37            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::38            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::39            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::40            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::41            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::42            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::43            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::44            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::45            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::46            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::47            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::48            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::49            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::50            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::51            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::52            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::53            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::54            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::55            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::56            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::57            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::58            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::59            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::60            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::61            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::62            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::63            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::64            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::max_value            4                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::total           25                       # Distribution of bank queue for bank 99 (Unspecified)
board.processor.cores0.core.cc_buffer.bank_queue_full_block            0                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores0.core.cc_buffer.cc_buffer_cycles       351173                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores0.core.cc_buffer.decode_bandwidth_stalls          587                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::samples       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::mean    23.297141                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    13.778969                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::0        26608      7.58%      7.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::1         5954      1.70%      9.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::2         4701      1.34%     10.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::3         3283      0.93%     11.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::4        28591      8.14%     19.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::5          461      0.13%     19.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::6         9113      2.60%     22.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::7         4950      1.41%     23.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::8          424      0.12%     23.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::9         2548      0.73%     24.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::10         3724      1.06%     25.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::11          276      0.08%     25.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::12         1747      0.50%     26.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::13         2919      0.83%     27.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::14           72      0.02%     27.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::15         2224      0.63%     27.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::16         8950      2.55%     30.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::17         3466      0.99%     31.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::18         6880      1.96%     33.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::19         1410      0.40%     33.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::20         3116      0.89%     34.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::21         9542      2.72%     37.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::22        10491      2.99%     40.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::23        11724      3.34%     43.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::24        12374      3.52%     47.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::25           20      0.01%     47.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::26         1669      0.48%     47.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::27         8864      2.52%     50.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::28         5296      1.51%     51.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::29         6932      1.97%     53.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::30        39738     11.32%     64.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::31        11040      3.14%     68.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::32        27656      7.88%     75.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::33         5981      1.70%     77.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::34          114      0.03%     77.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::35         3637      1.04%     78.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::36         4352      1.24%     79.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::37        12217      3.48%     83.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::38        10952      3.12%     86.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::39         7706      2.19%     88.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::40        10759      3.06%     91.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::41         5906      1.68%     93.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::42         4399      1.25%     94.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::43        11301      3.22%     97.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::44          193      0.05%     98.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::45         5789      1.65%     99.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::46          202      0.06%     99.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::47           31      0.01%     99.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::48            2      0.00%     99.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::49           25      0.01%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::50          138      0.04%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::51           52      0.01%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::52           21      0.01%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::53            1      0.00%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::54          121      0.03%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::56          126      0.04%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::57           48      0.01%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::58          153      0.04%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::59           35      0.01%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::60           24      0.01%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::61           30      0.01%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::62           24      0.01%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::63           41      0.01%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::64           30      0.01%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::total       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_execute_full_stalls            0                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::samples       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::mean    11.648481                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::stdev     8.191746                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::0        52853     15.05%     15.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::1         6217      1.77%     16.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::2         6103      1.74%     18.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::3         5069      1.44%     20.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::4        27984      7.97%     27.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::5        19716      5.61%     33.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::6         5462      1.56%     35.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::7         3851      1.10%     36.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::8         2075      0.59%     36.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::9        13779      3.92%     40.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::10         3623      1.03%     41.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::11        10620      3.02%     44.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::12        39109     11.14%     55.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::13        14596      4.16%     60.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::14         5421      1.54%     61.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::15         6342      1.81%     63.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::16         7768      2.21%     65.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::17         9151      2.61%     68.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::18        18738      5.34%     73.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::19        16080      4.58%     78.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::20        15544      4.43%     82.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::21         4263      1.21%     83.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::22         6819      1.94%     85.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::23        32773      9.33%     95.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::24          149      0.04%     95.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::25        16005      4.56%     99.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::26           39      0.01%     99.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::27          178      0.05%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::28           25      0.01%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::29           30      0.01%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::30           42      0.01%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::31          162      0.05%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::32          587      0.17%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::257            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::258            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::259            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::260            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::261            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::262            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::263            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::264            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::265            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::266            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::267            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::268            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::269            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::270            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::271            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::272            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::273            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::274            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::275            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::276            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::277            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::278            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::279            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::280            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::281            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::282            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::283            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::284            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::285            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::286            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::287            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::288            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::289            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::290            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::291            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::292            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::293            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::294            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::295            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::296            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::297            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::298            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::299            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::300            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::301            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::302            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::303            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::304            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::305            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::306            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::307            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::308            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::309            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::310            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::311            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::312            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::313            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::314            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::315            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::316            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::317            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::318            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::319            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::320            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::321            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::322            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::323            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::324            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::325            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::326            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::327            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::328            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::329            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::330            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::331            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::332            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::333            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::334            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::335            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::336            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::337            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::338            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::339            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::340            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::341            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::342            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::343            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::344            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::345            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::346            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::347            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::348            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::349            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::350            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::351            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::352            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::353            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::354            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::355            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::356            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::357            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::358            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::359            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::360            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::361            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::362            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::363            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::364            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::365            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::366            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::367            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::368            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::369            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::370            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::371            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::372            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::373            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::374            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::375            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::376            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::377            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::378            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::379            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::380            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::381            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::382            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::383            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::384            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::385            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::386            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::387            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::388            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::389            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::390            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::391            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::392            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::393            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::394            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::395            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::396            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::397            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::398            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::399            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::400            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::401            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::402            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::403            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::404            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::405            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::406            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::407            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::408            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::409            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::410            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::411            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::412            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::413            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::414            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::415            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::416            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::417            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::418            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::419            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::420            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::421            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::422            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::423            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::424            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::425            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::426            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::427            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::428            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::429            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::430            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::431            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::432            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::433            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::434            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::435            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::436            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::437            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::438            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::439            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::440            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::441            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::442            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::443            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::444            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::445            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::446            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::447            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::448            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::449            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::450            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::451            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::452            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::453            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::454            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::455            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::456            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::457            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::458            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::459            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::460            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::461            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::462            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::463            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::464            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::465            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::466            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::467            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::468            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::469            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::470            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::471            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::472            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::473            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::474            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::475            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::476            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::477            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::478            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::479            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::480            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::481            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::482            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::483            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::484            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::485            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::486            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::487            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::488            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::489            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::490            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::491            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::492            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::493            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::494            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::495            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::496            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::497            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::498            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::499            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::500            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::501            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::502            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::503            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::504            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::505            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::506            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::507            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::508            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::509            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::510            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::511            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::512            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::max_value           32                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::total       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_old_inst_not_finished            0                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores0.core.cc_buffer.num_fault_insts           28                       # Number of fault insts executed (Unspecified)
board.processor.cores0.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores0.core.cc_buffer.ooo_stall_signals            0                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores0.core.cc_buffer.regfile_bandwidth_reached            0                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores0.core.cc_buffer.regfile_insts_processed      4090602                       # Number of insts regfile has processes (Unspecified)
board.processor.cores1.core.cc_buffer.bank_queue_full_block            0                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores1.core.cc_buffer.cc_buffer_cycles       351173                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores1.core.cc_buffer.decode_bandwidth_stalls            0                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::samples       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::0       351173    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::total       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_execute_full_stalls            0                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::samples       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::0       351173    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::257            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::258            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::259            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::260            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::261            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::262            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::263            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::264            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::265            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::266            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::267            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::268            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::269            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::270            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::271            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::272            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::273            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::274            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::275            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::276            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::277            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::278            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::279            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::280            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::281            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::282            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::283            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::284            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::285            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::286            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::287            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::288            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::289            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::290            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::291            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::292            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::293            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::294            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::295            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::296            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::297            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::298            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::299            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::300            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::301            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::302            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::303            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::304            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::305            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::306            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::307            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::308            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::309            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::310            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::311            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::312            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::313            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::314            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::315            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::316            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::317            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::318            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::319            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::320            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::321            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::322            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::323            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::324            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::325            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::326            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::327            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::328            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::329            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::330            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::331            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::332            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::333            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::334            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::335            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::336            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::337            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::338            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::339            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::340            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::341            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::342            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::343            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::344            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::345            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::346            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::347            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::348            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::349            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::350            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::351            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::352            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::353            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::354            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::355            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::356            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::357            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::358            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::359            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::360            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::361            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::362            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::363            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::364            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::365            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::366            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::367            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::368            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::369            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::370            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::371            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::372            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::373            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::374            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::375            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::376            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::377            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::378            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::379            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::380            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::381            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::382            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::383            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::384            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::385            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::386            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::387            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::388            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::389            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::390            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::391            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::392            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::393            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::394            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::395            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::396            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::397            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::398            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::399            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::400            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::401            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::402            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::403            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::404            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::405            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::406            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::407            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::408            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::409            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::410            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::411            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::412            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::413            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::414            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::415            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::416            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::417            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::418            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::419            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::420            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::421            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::422            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::423            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::424            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::425            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::426            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::427            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::428            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::429            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::430            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::431            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::432            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::433            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::434            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::435            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::436            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::437            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::438            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::439            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::440            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::441            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::442            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::443            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::444            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::445            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::446            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::447            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::448            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::449            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::450            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::451            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::452            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::453            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::454            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::455            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::456            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::457            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::458            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::459            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::460            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::461            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::462            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::463            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::464            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::465            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::466            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::467            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::468            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::469            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::470            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::471            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::472            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::473            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::474            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::475            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::476            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::477            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::478            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::479            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::480            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::481            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::482            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::483            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::484            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::485            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::486            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::487            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::488            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::489            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::490            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::491            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::492            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::493            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::494            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::495            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::496            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::497            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::498            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::499            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::500            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::501            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::502            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::503            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::504            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::505            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::506            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::507            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::508            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::509            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::510            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::511            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::512            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::total       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_old_inst_not_finished            0                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores1.core.cc_buffer.num_fault_insts            0                       # Number of fault insts executed (Unspecified)
board.processor.cores1.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores1.core.cc_buffer.ooo_stall_signals            0                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores1.core.cc_buffer.regfile_bandwidth_reached            0                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores1.core.cc_buffer.regfile_insts_processed            0                       # Number of insts regfile has processes (Unspecified)
board.processor.cores2.core.cc_buffer.bank_queue_full_block            0                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores2.core.cc_buffer.cc_buffer_cycles       351173                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores2.core.cc_buffer.decode_bandwidth_stalls            0                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::samples       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::0       351173    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::total       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_execute_full_stalls            0                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::samples       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::0       351173    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::257            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::258            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::259            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::260            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::261            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::262            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::263            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::264            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::265            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::266            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::267            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::268            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::269            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::270            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::271            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::272            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::273            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::274            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::275            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::276            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::277            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::278            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::279            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::280            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::281            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::282            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::283            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::284            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::285            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::286            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::287            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::288            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::289            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::290            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::291            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::292            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::293            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::294            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::295            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::296            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::297            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::298            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::299            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::300            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::301            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::302            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::303            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::304            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::305            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::306            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::307            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::308            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::309            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::310            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::311            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::312            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::313            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::314            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::315            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::316            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::317            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::318            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::319            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::320            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::321            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::322            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::323            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::324            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::325            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::326            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::327            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::328            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::329            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::330            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::331            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::332            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::333            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::334            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::335            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::336            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::337            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::338            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::339            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::340            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::341            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::342            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::343            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::344            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::345            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::346            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::347            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::348            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::349            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::350            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::351            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::352            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::353            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::354            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::355            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::356            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::357            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::358            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::359            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::360            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::361            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::362            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::363            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::364            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::365            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::366            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::367            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::368            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::369            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::370            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::371            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::372            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::373            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::374            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::375            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::376            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::377            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::378            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::379            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::380            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::381            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::382            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::383            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::384            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::385            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::386            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::387            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::388            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::389            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::390            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::391            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::392            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::393            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::394            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::395            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::396            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::397            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::398            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::399            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::400            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::401            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::402            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::403            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::404            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::405            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::406            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::407            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::408            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::409            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::410            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::411            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::412            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::413            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::414            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::415            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::416            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::417            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::418            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::419            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::420            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::421            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::422            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::423            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::424            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::425            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::426            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::427            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::428            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::429            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::430            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::431            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::432            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::433            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::434            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::435            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::436            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::437            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::438            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::439            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::440            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::441            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::442            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::443            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::444            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::445            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::446            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::447            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::448            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::449            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::450            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::451            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::452            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::453            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::454            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::455            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::456            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::457            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::458            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::459            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::460            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::461            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::462            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::463            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::464            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::465            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::466            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::467            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::468            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::469            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::470            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::471            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::472            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::473            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::474            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::475            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::476            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::477            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::478            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::479            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::480            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::481            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::482            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::483            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::484            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::485            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::486            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::487            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::488            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::489            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::490            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::491            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::492            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::493            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::494            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::495            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::496            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::497            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::498            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::499            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::500            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::501            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::502            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::503            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::504            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::505            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::506            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::507            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::508            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::509            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::510            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::511            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::512            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::total       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_old_inst_not_finished            0                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores2.core.cc_buffer.num_fault_insts            0                       # Number of fault insts executed (Unspecified)
board.processor.cores2.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores2.core.cc_buffer.ooo_stall_signals            0                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores2.core.cc_buffer.regfile_bandwidth_reached            0                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores2.core.cc_buffer.regfile_insts_processed            0                       # Number of insts regfile has processes (Unspecified)
board.processor.cores3.core.cc_buffer.bank_queue_full_block            0                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores3.core.cc_buffer.cc_buffer_cycles       351173                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores3.core.cc_buffer.decode_bandwidth_stalls            0                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::samples       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::0       351173    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::total       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_execute_full_stalls            0                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::samples       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::0       351173    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::257            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::258            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::259            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::260            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::261            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::262            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::263            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::264            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::265            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::266            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::267            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::268            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::269            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::270            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::271            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::272            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::273            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::274            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::275            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::276            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::277            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::278            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::279            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::280            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::281            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::282            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::283            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::284            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::285            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::286            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::287            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::288            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::289            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::290            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::291            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::292            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::293            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::294            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::295            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::296            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::297            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::298            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::299            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::300            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::301            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::302            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::303            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::304            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::305            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::306            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::307            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::308            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::309            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::310            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::311            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::312            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::313            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::314            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::315            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::316            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::317            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::318            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::319            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::320            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::321            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::322            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::323            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::324            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::325            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::326            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::327            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::328            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::329            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::330            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::331            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::332            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::333            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::334            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::335            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::336            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::337            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::338            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::339            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::340            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::341            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::342            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::343            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::344            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::345            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::346            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::347            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::348            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::349            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::350            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::351            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::352            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::353            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::354            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::355            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::356            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::357            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::358            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::359            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::360            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::361            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::362            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::363            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::364            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::365            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::366            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::367            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::368            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::369            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::370            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::371            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::372            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::373            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::374            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::375            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::376            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::377            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::378            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::379            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::380            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::381            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::382            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::383            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::384            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::385            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::386            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::387            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::388            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::389            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::390            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::391            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::392            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::393            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::394            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::395            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::396            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::397            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::398            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::399            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::400            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::401            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::402            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::403            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::404            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::405            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::406            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::407            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::408            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::409            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::410            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::411            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::412            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::413            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::414            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::415            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::416            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::417            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::418            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::419            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::420            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::421            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::422            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::423            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::424            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::425            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::426            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::427            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::428            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::429            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::430            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::431            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::432            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::433            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::434            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::435            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::436            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::437            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::438            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::439            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::440            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::441            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::442            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::443            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::444            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::445            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::446            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::447            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::448            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::449            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::450            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::451            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::452            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::453            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::454            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::455            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::456            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::457            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::458            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::459            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::460            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::461            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::462            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::463            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::464            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::465            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::466            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::467            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::468            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::469            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::470            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::471            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::472            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::473            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::474            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::475            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::476            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::477            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::478            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::479            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::480            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::481            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::482            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::483            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::484            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::485            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::486            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::487            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::488            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::489            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::490            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::491            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::492            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::493            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::494            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::495            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::496            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::497            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::498            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::499            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::500            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::501            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::502            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::503            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::504            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::505            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::506            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::507            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::508            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::509            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::510            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::511            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::512            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::total       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_old_inst_not_finished            0                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores3.core.cc_buffer.num_fault_insts            0                       # Number of fault insts executed (Unspecified)
board.processor.cores3.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores3.core.cc_buffer.ooo_stall_signals            0                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores3.core.cc_buffer.regfile_bandwidth_reached            0                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores3.core.cc_buffer.regfile_insts_processed            0                       # Number of insts regfile has processes (Unspecified)
board.processor.cores4.core.cc_buffer.bank_queue_full_block            0                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores4.core.cc_buffer.cc_buffer_cycles       351173                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores4.core.cc_buffer.decode_bandwidth_stalls            0                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::samples       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::0       351173    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::total       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_execute_full_stalls            0                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::samples       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::0       351173    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::257            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::258            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::259            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::260            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::261            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::262            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::263            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::264            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::265            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::266            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::267            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::268            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::269            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::270            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::271            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::272            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::273            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::274            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::275            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::276            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::277            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::278            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::279            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::280            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::281            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::282            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::283            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::284            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::285            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::286            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::287            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::288            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::289            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::290            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::291            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::292            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::293            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::294            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::295            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::296            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::297            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::298            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::299            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::300            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::301            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::302            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::303            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::304            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::305            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::306            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::307            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::308            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::309            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::310            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::311            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::312            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::313            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::314            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::315            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::316            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::317            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::318            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::319            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::320            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::321            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::322            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::323            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::324            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::325            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::326            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::327            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::328            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::329            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::330            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::331            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::332            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::333            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::334            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::335            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::336            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::337            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::338            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::339            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::340            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::341            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::342            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::343            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::344            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::345            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::346            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::347            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::348            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::349            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::350            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::351            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::352            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::353            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::354            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::355            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::356            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::357            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::358            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::359            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::360            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::361            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::362            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::363            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::364            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::365            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::366            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::367            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::368            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::369            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::370            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::371            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::372            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::373            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::374            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::375            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::376            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::377            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::378            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::379            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::380            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::381            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::382            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::383            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::384            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::385            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::386            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::387            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::388            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::389            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::390            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::391            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::392            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::393            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::394            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::395            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::396            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::397            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::398            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::399            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::400            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::401            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::402            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::403            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::404            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::405            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::406            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::407            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::408            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::409            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::410            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::411            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::412            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::413            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::414            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::415            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::416            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::417            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::418            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::419            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::420            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::421            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::422            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::423            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::424            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::425            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::426            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::427            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::428            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::429            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::430            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::431            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::432            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::433            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::434            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::435            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::436            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::437            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::438            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::439            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::440            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::441            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::442            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::443            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::444            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::445            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::446            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::447            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::448            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::449            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::450            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::451            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::452            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::453            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::454            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::455            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::456            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::457            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::458            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::459            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::460            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::461            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::462            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::463            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::464            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::465            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::466            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::467            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::468            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::469            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::470            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::471            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::472            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::473            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::474            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::475            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::476            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::477            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::478            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::479            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::480            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::481            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::482            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::483            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::484            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::485            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::486            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::487            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::488            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::489            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::490            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::491            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::492            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::493            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::494            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::495            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::496            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::497            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::498            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::499            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::500            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::501            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::502            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::503            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::504            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::505            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::506            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::507            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::508            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::509            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::510            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::511            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::512            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::total       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_old_inst_not_finished            0                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores4.core.cc_buffer.num_fault_insts            0                       # Number of fault insts executed (Unspecified)
board.processor.cores4.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores4.core.cc_buffer.ooo_stall_signals            0                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores4.core.cc_buffer.regfile_bandwidth_reached            0                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores4.core.cc_buffer.regfile_insts_processed            0                       # Number of insts regfile has processes (Unspecified)
board.processor.cores5.core.cc_buffer.bank_queue_full_block            0                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores5.core.cc_buffer.cc_buffer_cycles       351173                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores5.core.cc_buffer.decode_bandwidth_stalls            0                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::samples       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::0       351173    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::total       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_execute_full_stalls            0                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::samples       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::0       351173    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::257            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::258            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::259            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::260            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::261            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::262            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::263            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::264            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::265            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::266            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::267            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::268            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::269            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::270            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::271            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::272            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::273            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::274            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::275            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::276            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::277            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::278            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::279            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::280            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::281            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::282            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::283            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::284            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::285            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::286            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::287            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::288            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::289            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::290            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::291            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::292            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::293            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::294            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::295            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::296            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::297            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::298            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::299            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::300            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::301            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::302            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::303            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::304            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::305            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::306            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::307            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::308            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::309            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::310            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::311            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::312            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::313            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::314            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::315            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::316            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::317            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::318            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::319            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::320            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::321            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::322            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::323            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::324            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::325            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::326            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::327            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::328            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::329            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::330            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::331            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::332            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::333            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::334            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::335            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::336            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::337            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::338            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::339            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::340            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::341            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::342            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::343            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::344            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::345            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::346            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::347            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::348            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::349            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::350            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::351            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::352            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::353            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::354            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::355            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::356            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::357            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::358            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::359            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::360            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::361            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::362            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::363            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::364            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::365            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::366            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::367            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::368            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::369            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::370            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::371            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::372            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::373            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::374            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::375            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::376            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::377            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::378            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::379            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::380            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::381            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::382            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::383            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::384            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::385            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::386            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::387            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::388            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::389            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::390            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::391            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::392            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::393            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::394            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::395            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::396            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::397            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::398            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::399            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::400            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::401            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::402            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::403            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::404            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::405            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::406            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::407            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::408            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::409            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::410            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::411            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::412            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::413            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::414            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::415            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::416            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::417            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::418            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::419            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::420            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::421            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::422            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::423            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::424            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::425            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::426            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::427            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::428            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::429            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::430            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::431            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::432            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::433            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::434            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::435            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::436            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::437            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::438            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::439            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::440            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::441            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::442            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::443            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::444            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::445            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::446            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::447            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::448            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::449            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::450            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::451            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::452            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::453            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::454            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::455            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::456            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::457            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::458            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::459            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::460            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::461            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::462            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::463            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::464            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::465            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::466            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::467            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::468            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::469            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::470            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::471            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::472            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::473            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::474            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::475            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::476            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::477            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::478            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::479            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::480            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::481            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::482            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::483            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::484            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::485            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::486            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::487            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::488            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::489            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::490            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::491            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::492            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::493            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::494            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::495            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::496            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::497            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::498            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::499            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::500            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::501            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::502            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::503            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::504            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::505            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::506            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::507            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::508            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::509            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::510            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::511            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::512            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::total       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_old_inst_not_finished            0                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores5.core.cc_buffer.num_fault_insts            0                       # Number of fault insts executed (Unspecified)
board.processor.cores5.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores5.core.cc_buffer.ooo_stall_signals            0                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores5.core.cc_buffer.regfile_bandwidth_reached            0                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores5.core.cc_buffer.regfile_insts_processed            0                       # Number of insts regfile has processes (Unspecified)
board.processor.cores6.core.cc_buffer.bank_queue_full_block            0                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores6.core.cc_buffer.cc_buffer_cycles       351173                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores6.core.cc_buffer.decode_bandwidth_stalls            0                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::samples       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::0       351173    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::total       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_execute_full_stalls            0                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::samples       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::0       351173    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::257            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::258            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::259            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::260            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::261            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::262            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::263            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::264            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::265            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::266            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::267            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::268            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::269            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::270            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::271            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::272            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::273            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::274            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::275            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::276            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::277            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::278            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::279            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::280            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::281            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::282            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::283            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::284            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::285            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::286            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::287            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::288            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::289            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::290            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::291            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::292            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::293            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::294            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::295            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::296            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::297            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::298            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::299            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::300            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::301            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::302            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::303            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::304            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::305            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::306            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::307            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::308            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::309            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::310            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::311            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::312            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::313            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::314            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::315            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::316            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::317            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::318            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::319            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::320            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::321            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::322            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::323            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::324            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::325            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::326            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::327            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::328            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::329            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::330            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::331            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::332            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::333            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::334            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::335            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::336            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::337            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::338            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::339            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::340            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::341            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::342            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::343            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::344            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::345            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::346            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::347            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::348            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::349            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::350            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::351            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::352            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::353            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::354            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::355            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::356            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::357            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::358            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::359            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::360            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::361            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::362            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::363            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::364            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::365            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::366            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::367            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::368            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::369            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::370            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::371            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::372            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::373            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::374            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::375            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::376            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::377            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::378            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::379            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::380            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::381            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::382            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::383            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::384            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::385            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::386            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::387            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::388            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::389            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::390            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::391            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::392            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::393            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::394            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::395            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::396            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::397            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::398            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::399            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::400            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::401            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::402            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::403            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::404            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::405            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::406            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::407            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::408            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::409            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::410            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::411            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::412            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::413            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::414            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::415            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::416            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::417            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::418            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::419            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::420            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::421            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::422            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::423            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::424            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::425            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::426            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::427            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::428            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::429            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::430            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::431            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::432            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::433            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::434            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::435            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::436            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::437            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::438            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::439            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::440            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::441            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::442            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::443            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::444            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::445            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::446            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::447            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::448            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::449            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::450            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::451            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::452            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::453            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::454            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::455            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::456            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::457            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::458            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::459            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::460            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::461            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::462            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::463            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::464            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::465            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::466            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::467            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::468            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::469            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::470            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::471            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::472            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::473            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::474            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::475            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::476            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::477            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::478            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::479            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::480            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::481            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::482            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::483            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::484            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::485            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::486            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::487            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::488            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::489            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::490            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::491            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::492            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::493            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::494            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::495            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::496            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::497            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::498            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::499            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::500            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::501            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::502            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::503            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::504            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::505            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::506            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::507            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::508            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::509            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::510            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::511            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::512            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::total       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_old_inst_not_finished            0                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores6.core.cc_buffer.num_fault_insts            0                       # Number of fault insts executed (Unspecified)
board.processor.cores6.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores6.core.cc_buffer.ooo_stall_signals            0                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores6.core.cc_buffer.regfile_bandwidth_reached            0                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores6.core.cc_buffer.regfile_insts_processed            0                       # Number of insts regfile has processes (Unspecified)
board.processor.cores7.core.cc_buffer.bank_queue_full_block            0                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores7.core.cc_buffer.cc_buffer_cycles       351173                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores7.core.cc_buffer.decode_bandwidth_stalls            0                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::samples       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::0       351173    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::total       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_execute_full_stalls            0                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::samples       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::mean            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::stdev            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::0       351173    100.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::1            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::2            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::3            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::4            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::5            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::6            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::7            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::8            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::9            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::10            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::11            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::12            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::13            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::14            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::15            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::16            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::17            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::18            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::19            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::20            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::21            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::22            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::23            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::24            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::25            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::26            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::27            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::28            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::29            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::30            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::31            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::32            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::33            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::34            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::35            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::36            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::37            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::38            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::39            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::40            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::42            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::44            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::46            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::47            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::48            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::51            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::52            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::54            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::55            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::56            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::58            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::59            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::60            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::61            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::62            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::64            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::65            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::66            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::67            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::68            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::69            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::70            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::71            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::72            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::74            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::75            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::76            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::77            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::79            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::81            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::83            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::84            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::86            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::87            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::88            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::89            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::94            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::95            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::98            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::115            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::119            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::123            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::127            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::131            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::133            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::139            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::143            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::227            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::230            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::231            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::232            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::237            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::243            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::247            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::249            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::250            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::252            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::253            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::256            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::257            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::258            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::259            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::260            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::261            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::262            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::263            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::264            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::265            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::266            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::267            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::268            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::269            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::270            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::271            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::272            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::273            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::274            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::275            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::276            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::277            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::278            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::279            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::280            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::281            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::282            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::283            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::284            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::285            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::286            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::287            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::288            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::289            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::290            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::291            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::292            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::293            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::294            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::295            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::296            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::297            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::298            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::299            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::300            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::301            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::302            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::303            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::304            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::305            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::306            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::307            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::308            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::309            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::310            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::311            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::312            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::313            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::314            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::315            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::316            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::317            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::318            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::319            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::320            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::321            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::322            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::323            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::324            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::325            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::326            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::327            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::328            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::329            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::330            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::331            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::332            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::333            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::334            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::335            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::336            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::337            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::338            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::339            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::340            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::341            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::342            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::343            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::344            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::345            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::346            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::347            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::348            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::349            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::350            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::351            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::352            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::353            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::354            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::355            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::356            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::357            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::358            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::359            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::360            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::361            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::362            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::363            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::364            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::365            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::366            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::367            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::368            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::369            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::370            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::371            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::372            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::373            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::374            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::375            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::376            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::377            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::378            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::379            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::380            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::381            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::382            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::383            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::384            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::385            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::386            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::387            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::388            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::389            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::390            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::391            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::392            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::393            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::394            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::395            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::396            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::397            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::398            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::399            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::400            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::401            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::402            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::403            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::404            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::405            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::406            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::407            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::408            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::409            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::410            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::411            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::412            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::413            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::414            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::415            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::416            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::417            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::418            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::419            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::420            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::421            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::422            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::423            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::424            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::425            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::426            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::427            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::428            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::429            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::430            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::431            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::432            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::433            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::434            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::435            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::436            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::437            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::438            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::439            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::440            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::441            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::442            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::443            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::444            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::445            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::446            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::447            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::448            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::449            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::450            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::451            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::452            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::453            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::454            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::455            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::456            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::457            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::458            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::459            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::460            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::461            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::462            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::463            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::464            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::465            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::466            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::467            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::468            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::469            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::470            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::471            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::472            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::473            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::474            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::475            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::476            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::477            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::478            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::479            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::480            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::481            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::482            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::483            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::484            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::485            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::486            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::487            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::488            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::489            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::490            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::491            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::492            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::493            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::494            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::495            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::496            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::497            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::498            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::499            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::500            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::501            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::502            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::503            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::504            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::505            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::506            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::507            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::508            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::509            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::510            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::511            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::512            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::max_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::total       351173                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_old_inst_not_finished            0                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores7.core.cc_buffer.num_fault_insts            0                       # Number of fault insts executed (Unspecified)
board.processor.cores7.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores7.core.cc_buffer.ooo_stall_signals            0                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores7.core.cc_buffer.regfile_bandwidth_reached            0                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores7.core.cc_buffer.regfile_insts_processed            0                       # Number of insts regfile has processes (Unspecified)

---------- End Simulation Statistics   ----------
