<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1602425590">
  <File Type="VDS-TIMING-PB" Name="double_dds_wrapper_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="double_dds_wrapper_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="double_dds_wrapper.dcp"/>
  <File Type="PA-TCL" Name="double_dds_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="double_dds_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="double_dds_wrapper.vds"/>
  <File Type="RDS-PROPCONSTRS" Name="double_dds_wrapper_drc_synth.rpt"/>
  <File Type="RDS-UTIL" Name="double_dds_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="double_dds_wrapper_utilization_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/double_dds/double_dds.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/double_dds/hdl/double_dds_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="double_dds_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../../../../../github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters_adc.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../pwm_axi_test.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="double_dds_nco_counter_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_dds_dds_ampl_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_dds_conv_nco_counter_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_dds_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_dds_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_dds_ps7_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_dds_dataReal_to_ram_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_dds_conv_nco_counter_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_dds_adc2_offset_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_dds_redpitaya_converters_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_dds_ps7_rst_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_dds_mixer_sin_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_dds_mixer_sin_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_dds_dds1_offset_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_dds_nco_counter_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_dds_adc1_offset_0"/>
  <BlockFileSet Type="BlockSrcs" Name="double_dds_dds2_offset_0"/>
</GenRun>
