Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Jun 19 21:52:46 2017
| Host         : trakaros-lemonsqueezy running 64-bit Ubuntu 16.04 LTS
| Command      : report_control_sets -verbose -file project_5_wrapper_control_sets_placed.rpt
| Design       : project_5_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   276 |
| Unused register locations in slices containing registers |   780 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             511 |          159 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             470 |          219 |
| Yes          | No                    | No                     |            1829 |          504 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1442 |          473 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                                                                                                  Enable Signal                                                                                                  |                                                                                       Set/Reset Signal                                                                                      | Slice Load Count | Bel Load Count |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                          |                                                                                                                                                                                             |                1 |              1 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/load_mesg                                                             | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                 |                1 |              1 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl1_i_1__2_n_0 |                                                                                                                                                                                             |                1 |              1 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                          |                                                                                                                                                                                             |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/wreq_throttl/next_loop                                                                                                                                  |                                                                                                                                                                                             |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                                        |                                                                                                                                                                                             |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/w_cmd_fifo/gen_srls[2].srl_nx1/push_qual                                                                                                     |                                                                                                                                                                                             |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                 |                                                                                                                                                                                             |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                |                                                                                                                                                                                             |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/gen_pipelined.mesg_reg_reg[0]                                                    |                                                                                                                                                                                             |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                           |                                                                                                                                                                                             |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                          |                                                                                                                                                                                             |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/load_mesg                                                             |                                                                                                                                                                                             |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_a                                                                                                       |                                                                                                                                                                                             |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_b                                                                                                       |                                                                                                                                                                                             |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/gen_srls[13].srl_nx1/gen_pipelined.mesg_reg_reg[1]                    |                                                                                                                                                                                             |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_a                                                                                                       |                                                                                                                                                                                             |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_b                                                                                                       |                                                                                                                                                                                             |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                              |                                                                                                                                                                                             |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                |                                                                                                                                                                                             |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                          |                                                                                                                                                                                             |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                          |                                                                                                                                                                                             |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                                                                             |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                1 |              2 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                   |                3 |              3 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                     |                                                                                                                                                                                             |                1 |              3 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                   |                                                                                                                                                                                             |                1 |              3 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                   |                3 |              3 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                2 |              3 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                             |                                                                                                                                                                                             |                2 |              3 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                     |                                                                                                                                                                                             |                1 |              3 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                   |                                                                                                                                                                                             |                1 |              3 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                1 |              3 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                   |                3 |              3 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                2 |              3 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                   |                2 |              3 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                             |                2 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/fifoaddr_reg[0]                               |                                                                                                                                                                                             |                1 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                2 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                    | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                   |                2 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_AXILiteS_s_axi_U/waddr                                                                                                                                                     |                                                                                                                                                                                             |                1 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                                             |                3 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                             |                2 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_split/split_ongoing_reg[0]                                                                                                             | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                            |                3 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                                                                             |                1 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]       |                3 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/load_mesg                                                         |                                                                                                                                                                                             |                2 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_0                                                                                                                       | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                2 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                4 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                4 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                                             |                2 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                             |                2 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset                                                                                                                              |                2 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                               |                1 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                  |                3 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                  |                4 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_0                                                                                                                  | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                1 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                  |                                                                                                                                                                                             |                1 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                2 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                     | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                   |                1 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset                                                                                                                             |                2 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                2 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1144]_0                                                                                                                         | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                                    |                1 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/b_cmd_split/E[0]                                                                                                                             | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                         |                1 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                              |                2 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                |                1 |              4 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/load_mesg                                                    |                                                                                                                                                                                             |                2 |              5 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_AXILiteS_s_axi_U/ar_hs                                                                                                                                                     |                                                                                                                                                                                             |                2 |              5 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/gen_pipelined.mesg_reg_reg[4]            |                                                                                                                                                                                             |                2 |              5 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                                      | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |                2 |              5 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                         | project_5_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                             |                3 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                           | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                             |                3 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                  | project_5_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                             |                3 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/j_mid2_reg_627_reg[5]_0[0]                                                                                                             | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/j_mid2_reg_627_reg[5]_1[0]                                                                                         |                3 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/j_1_reg_694_reg[0][0]                                                                                                                  |                                                                                                                                                                                             |                2 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                           | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                2 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                    | project_5_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                         |                2 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                           | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                2 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_cnt_reg[5]_1[0]                                                                                                                 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                3 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                           |                2 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/wreq_throttl/next_loop                                                                                                                                  | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/could_multi_bursts.loop_cnt[5]_i_1__0_n_0                                                                                 |                2 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                   | project_5_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset                                                                                                                              |                3 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                   | project_5_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                              |                2 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                          | project_5_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset                                                                                                                              |                2 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                  | project_5_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                5 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_loop                                                                                                               | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[0][0]                                                               |                2 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                               | project_5_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                4 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                  | project_5_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset                                                                                                                             |                2 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                         | project_5_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset                                                                                                                             |                2 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                  | project_5_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                             |                2 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                         | project_5_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                             |                2 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                         | project_5_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                             |                2 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/load_mesg                                                             |                                                                                                                                                                                             |                3 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_cnt_reg[5]_1[0]                                                                                                                 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                             |                3 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                           | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                             |                4 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/tmp_2_mid2_v_v_reg_646_reg[0][0]                                                                                                       |                                                                                                                                                                                             |                3 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                   | project_5_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                              |                4 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                   | project_5_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                              |                1 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                          | project_5_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                              |                3 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                  | project_5_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]       |                3 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                               | project_5_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                4 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                  | project_5_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                             |                2 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                         | project_5_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                3 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                3 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                     | project_5_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                          |                2 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                           |                2 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                3 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                           | project_5_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                2 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset                                                                                                                              |                2 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset                                                                                                                              |                4 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/count_r                                                                              | project_5_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                2 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/fifo_node_payld_pop_early                                                                                     | project_5_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset                                                                                                                              |                3 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                          | project_5_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset                                                                                                                              |                3 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/fifo_node_payld_pop_early                                                                                     | project_5_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset                                                                                                                              |                4 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                          | project_5_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset                                                                                                                              |                4 |              6 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/gen_srls[13].srl_nx1/gen_pipelined.mesg_reg_reg[1]                    |                                                                                                                                                                                             |                2 |              7 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[3].data_buf_reg[16]_0[0]                                                                        | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[3].data_buf_reg[16][0]                                                      |                3 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/wreq_throttl/push                                                                                                                                       |                                                                                                                                                                                             |                2 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/reg_142_reg[0][0]                                                                                                                      |                                                                                                                                                                                             |                2 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_0                                                                                                                  | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                3 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/tmp_6_reg_813_reg[0][0]                                                                                                                |                                                                                                                                                                                             |                2 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/rs_wreq/reg_146_reg[0][0]                                                                                                                     |                                                                                                                                                                                             |                2 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                              |                                                                                                                                                                                             |                1 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                |                                                                                                                                                                                             |                2 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[2].data_buf_reg[8][0]                                                                           | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[2].data_buf_reg[15][0]                                                      |                1 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[1].data_buf_reg[7][0]                                                                           | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[1].data_buf_reg[0][0]                                                       |                1 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/E[0]                                                                                                                                          | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                2 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                                                                 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                2 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                                                   | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                3 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                    | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                             |                3 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/first_pad                                                                                                             | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                                                    |                4 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                  | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/SR[0]                                                                                             |                1 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                    | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                4 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_loop                                                                                                               |                                                                                                                                                                                             |                2 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/input_img_addr_3_rea_reg_751_reg[0][0]                                                                                                 |                                                                                                                                                                                             |                3 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                   |                                                                                                                                                                                             |                3 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                              |                                                                                                                                                                                             |                1 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                 |                3 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/input_img_addr_4_rea_reg_756_reg[7][0]                                                                                                 |                                                                                                                                                                                             |                2 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                              |                                                                                                                                                                                             |                1 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                              |                                                                                                                                                                                             |                1 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/input_img_addr_5_rea_reg_761_reg[7][0]                                                                                                 |                                                                                                                                                                                             |                2 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/last_split                                                                                                              | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                                                      |                2 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                |                                                                                                                                                                                             |                2 |              8 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                    | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                3 |              9 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset                                                                                                                             |                3 |              9 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                                     | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |                3 |              9 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                  | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                3 |              9 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                5 |             10 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                    |                5 |             10 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                              |                4 |             11 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rreq/tmp_2_mid2_reg_661_reg[11][0]                                                                                                           |                                                                                                                                                                                             |                2 |             11 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                             | project_5_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                              |                6 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/q_reg[0]_0                                                                                                                          | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/sect_addr_buf[11]_i_1__0_n_0                                                                                              |                3 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | project_5_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                5 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/indvar_flatten_next_reg_6170                                                                                                           |                                                                                                                                                                                             |                3 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                3 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                               |                                                                                                                                                                                             |                5 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | project_5_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                4 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                               |                                                                                                                                                                                             |                4 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sect_addr_buf_reg[31][0]                                                                                                | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sect_addr_buf_reg[1][0]                                                                             |                2 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rreq/input_img_addr_7_reg_740_reg[0][0]                                                                                                      |                                                                                                                                                                                             |                4 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                             | project_5_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset                                                                                                                              |                7 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                        | project_5_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset                                                                                                                             |                5 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                        | project_5_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset                                                                                                                             |                5 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                             | project_5_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                              |                6 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | project_5_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]       |                5 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                              | project_5_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                3 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                              | project_5_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                3 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                         | project_5_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                              |                6 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                 |                                                                                                                                                                                             |                3 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                 |                                                                                                                                                                                             |                3 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_fifo/gen_srls[16].srl_nx1/push_qual                                                                                                    |                                                                                                                                                                                             |                3 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | project_5_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                4 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/input_img_addr_5_reg_728_reg[0][0]                                                                                                     |                                                                                                                                                                                             |                4 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/input_img_addr_3_reg_711_reg[0][0]                                                                                                     |                                                                                                                                                                                             |                3 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/input_img_addr_2_reg_705_reg[0][0]                                                                                                     |                                                                                                                                                                                             |                4 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_fifo/mesg_reg                                                                                                                          |                                                                                                                                                                                             |                3 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | project_5_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                4 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                             | project_5_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset                                                                                                                              |                6 |             12 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                     |                                                                                                                                                                                             |                6 |             13 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                                                                             |                4 |             13 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                  | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                3 |             13 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                4 |             13 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rreq/push                                                                                                                                    |                                                                                                                                                                                             |                3 |             13 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/rs_wreq/push                                                                                                                                  |                                                                                                                                                                                             |                3 |             13 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                    |                                                                                                                                                                                             |                4 |             13 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                  | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                4 |             14 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                                                             |                2 |             14 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                4 |             14 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                                                                             |                2 |             14 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/ap_reg_pp0_iter2_output_img_addr_reg_723_reg[0][0]                                                                                     |                                                                                                                                                                                             |                3 |             14 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                 |                                                                                                                                                                                             |                3 |             16 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                             |                2 |             16 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/buff_wdata/push                                                                                                                               | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                6 |             17 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rreq/abscond_reg_797_reg[0][0]                                                                                                               |                                                                                                                                                                                             |                6 |             18 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rreq/x_dir_2_0_2_reg_766_reg[0][0]                                                                                                           |                                                                                                                                                                                             |                6 |             18 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset                                                                                                                             |                6 |             18 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                            | project_5_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                6 |             18 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[19]_0                                                                                                                  | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                5 |             20 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rreq/b_reg0_reg[6][0]                                                                                                                        |                                                                                                                                                                                             |                4 |             20 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg_19__s_net_1                                                                                                              | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                5 |             20 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rreq/tmp_8_reg_7860                                                                                                                          |                                                                                                                                                                                             |                6 |             22 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                | project_5_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                9 |             24 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                | project_5_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                9 |             24 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                           | project_5_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                   |               11 |             24 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/i_reg_120_reg[0][0]                                                                                                                    | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/i_reg_120_reg[0]_0[0]                                                                                              |                9 |             24 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                           | project_5_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                   |               12 |             24 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                            | project_5_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                9 |             24 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                           | project_5_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                   |               10 |             24 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/input_img_addr_4_reg_717_reg[0][0]                                                                                                     |                                                                                                                                                                                             |                6 |             24 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                           | project_5_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                   |               12 |             24 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                                                                             |                5 |             27 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                        |                                                                                                                                                                                             |                5 |             27 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                  |                                                                                                                                                                                             |                6 |             27 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                        |                                                                                                                                                                                             |                5 |             27 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sect_addr_buf_reg[31][0]                                                                                                | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                8 |             30 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/b_cmd_split/E[0]                                                                                                                             | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |               10 |             30 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/q_reg[0]_0                                                                                                                          | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                8 |             30 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_split/split_ongoing_reg[0]                                                                                                             | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |                9 |             30 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                 |                                                                                                                                                                                             |               12 |             32 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                                                                             |               10 |             34 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/wreq_throttl/next_loop                                                                                                                                  | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                6 |             34 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_2_n_0                                                                                                                       | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                   |                9 |             34 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_loop                                                                                                               | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                6 |             34 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |               17 |             34 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                             |               11 |             35 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                             |               18 |             35 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                 |                                                                                                                                                                                             |                8 |             36 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                          |                                                                                                                                                                                             |               12 |             36 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                           |                                                                                                                                                                                             |               11 |             36 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                                        |                                                                                                                                                                                             |                8 |             36 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                          |                                                                                                                                                                                             |               10 |             36 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                       |                                                                                                                                                                                             |                8 |             36 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                |                                                                                                                                                                                             |               10 |             36 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                              |                                                                                                                                                                                             |                6 |             36 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                |                                                                                                                                                                                             |               11 |             36 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/accum                                                                                               |                                                                                                                                                                                             |                8 |             36 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                             |               12 |             37 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                     |                                                                                                                                                                                             |               11 |             37 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                   |                                                                                                                                                                                             |               11 |             37 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                     |                                                                                                                                                                                             |               13 |             37 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                       |                                                                                                                                                                                             |                8 |             37 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                   |                                                                                                                                                                                             |               11 |             37 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                  | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                9 |             38 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/push                                                                                                                                 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |                8 |             41 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1144]_0                                                                                                                         |                                                                                                                                                                                             |                9 |             43 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                                                                             |               11 |             47 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                      |                                                                                                                                                                                             |               14 |             47 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                      |                                                                                                                                                                                             |               18 |             47 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                                                             |               11 |             47 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/rs_rdata/input_img_addr_reg_674_reg[0][0]                                                                                                       |                                                                                                                                                                                             |               13 |             47 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                    |                                                                                                                                                                                             |               12 |             47 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                             | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |               12 |             54 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/ip_sobel_0/inst/ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/fifo_wreq_valid_buf_reg[0]                                                                                                          | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |               13 |             56 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                       |               15 |             56 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                  | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |               13 |             60 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                        | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |               13 |             63 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |               29 |             67 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                       |                                                                                                                                                                                             |               23 |             67 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                        |                                                                                                                                                                                             |               11 |             67 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                       |                                                                                                                                                                                             |               21 |             73 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                        |                                                                                                                                                                                             |               14 |             73 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                             |               11 |             88 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                             |               11 |             88 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                             |               11 |             88 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                             |               12 |             96 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                             |               12 |             96 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                             |               12 |             96 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                             |               12 |             96 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | project_5_i/ip_sobel_0/inst/ip_sobel_input_img_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]_0                                                                                                   |               47 |             99 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/p_0_in                                     |                                                                                                                                                                                             |               13 |            104 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/p_0_in                                     |                                                                                                                                                                                             |               13 |            104 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                             |               13 |            104 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 | project_5_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                             |               14 |            112 |
|  project_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 |                                                                                                                                                                                             |              161 |            513 |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                    21 |
| 3      |                    12 |
| 4      |                    30 |
| 5      |                     4 |
| 6      |                    45 |
| 7      |                     1 |
| 8      |                    28 |
| 9      |                     4 |
| 10     |                     2 |
| 11     |                     2 |
| 12     |                    28 |
| 13     |                     7 |
| 14     |                     5 |
| 16+    |                    84 |
+--------+-----------------------+


