=====
SETUP
-9.592
31.091
21.500
sys_clk_ibuf
18.519
20.833
UART1/n3301_s0
21.095
21.553
initialize/PSRAM_com/n700_s9
23.659
24.691
initialize/PSRAM_com/n700_s10
26.144
26.966
initialize/PSRAM_com/n700_s5
26.972
27.794
initialize/PSRAM_com/n700_s2
28.614
29.640
initialize/PSRAM_com/n700_s0
30.059
31.091
initialize/PSRAM_com/n557_s0
31.091
=====
SETUP
-8.806
30.306
21.500
sys_clk_ibuf
18.519
20.833
UART1/read_write_1_s0
21.095
21.553
read_write_1_s0
22.368
23.394
read_15_s9
23.820
24.919
initialize/PSRAM_com/n588_s17
25.905
26.931
initialize/PSRAM_com/n625_s13
27.354
28.453
initialize/PSRAM_com/n625_s10
29.274
30.306
initialize/PSRAM_com/n555_s0
30.306
=====
SETUP
-8.696
30.196
21.500
sys_clk_ibuf
18.519
20.833
UART1/n3334_s0
21.095
21.553
address_7_s0
23.196
24.295
initialize/PSRAM_com/n588_s16
26.091
26.913
initialize/PSRAM_com/n588_s13
27.717
28.749
initialize/PSRAM_com/n588_s11
29.570
30.196
initialize/PSRAM_com/n554_s0
30.196
=====
SETUP
-8.336
29.836
21.500
sys_clk_ibuf
18.519
20.833
UART1/n3334_s0
21.095
21.553
address_1_s3
22.722
23.348
address_1_s1
24.829
25.651
initialize/PSRAM_com/n662_s17
26.626
27.725
initialize/PSRAM_com/n662_s13
27.730
28.791
initialize/PSRAM_com/n662_s11
29.210
29.836
initialize/PSRAM_com/n556_s0
29.836
=====
SETUP
-8.039
29.895
21.856
sys_clk_ibuf
18.519
20.833
UART1/read_write_1_s0
21.095
21.553
read_write_1_s0
22.368
23.394
n868_s2
23.820
24.919
initialize/PSRAM_com/n580_s1
25.729
26.355
initialize/PSRAM_com/n580_s0
28.145
28.770
initialize/PSRAM_com/n591_s0
29.895
=====
SETUP
-8.039
29.895
21.856
sys_clk_ibuf
18.519
20.833
UART1/read_write_1_s0
21.095
21.553
read_write_1_s0
22.368
23.394
n868_s2
23.820
24.919
initialize/PSRAM_com/n580_s1
25.729
26.355
initialize/PSRAM_com/n580_s0
28.145
28.770
initialize/PSRAM_com/n557_s0
29.895
=====
SETUP
-7.639
29.495
21.856
sys_clk_ibuf
18.519
20.833
UART1/com_start_s0
21.095
21.553
quad_start_s1
22.383
23.482
quad_start_s0
24.771
25.870
initialize/PSRAM_com/n864_s0
26.684
27.710
initialize/PSRAM_com/writing_s4
28.133
29.159
initialize/PSRAM_com/writing_s1
29.495
=====
SETUP
-7.518
30.018
22.499
sys_clk_ibuf
18.519
20.833
UART1/read_write_1_s0
21.095
21.553
read_write_1_s0
22.368
23.394
n868_s2
23.820
24.919
n868_s3
25.729
26.355
process_2_s6
27.500
28.599
process_2_s5
28.604
29.229
process_0_s0
30.018
=====
SETUP
-7.395
29.251
21.856
sys_clk_ibuf
18.519
20.833
UART1/com_start_s0
21.095
21.553
quad_start_s1
22.383
23.482
quad_start_s0
24.771
25.870
initialize/PSRAM_com/data_write_15_s4
26.684
27.710
initialize/PSRAM_com/data_write_4_s1
29.251
=====
SETUP
-7.395
29.251
21.856
sys_clk_ibuf
18.519
20.833
UART1/com_start_s0
21.095
21.553
quad_start_s1
22.383
23.482
quad_start_s0
24.771
25.870
initialize/PSRAM_com/data_write_15_s4
26.684
27.710
initialize/PSRAM_com/data_write_5_s1
29.251
=====
SETUP
-7.345
29.488
22.143
sys_clk_ibuf
18.519
20.833
UART1/read_write_1_s0
21.095
21.553
read_write_1_s0
22.368
23.394
n868_s2
23.820
24.919
n868_s3
25.729
26.355
n467_s15
27.814
28.439
n463_s9
28.862
29.488
debug_0_s0
29.488
=====
SETUP
-7.344
29.487
22.143
sys_clk_ibuf
18.519
20.833
UART1/read_write_1_s0
21.095
21.553
read_write_1_s0
22.368
23.394
n868_s2
23.820
24.919
n868_s3
25.729
26.355
n467_s15
27.814
28.439
process_2_s0
29.487
=====
SETUP
-7.292
29.148
21.856
sys_clk_ibuf
18.519
20.833
UART1/read_write_1_s0
21.095
21.553
read_write_1_s0
22.368
23.394
n868_s2
23.820
24.919
initialize/PSRAM_com/n580_s1
25.729
26.355
initialize/PSRAM_com/n580_s0
28.145
28.770
initialize/PSRAM_com/n703_s0
29.148
=====
SETUP
-7.292
29.148
21.856
sys_clk_ibuf
18.519
20.833
UART1/read_write_1_s0
21.095
21.553
read_write_1_s0
22.368
23.394
n868_s2
23.820
24.919
initialize/PSRAM_com/n580_s1
25.729
26.355
initialize/PSRAM_com/n580_s0
28.145
28.770
initialize/PSRAM_com/n555_s0
29.148
=====
SETUP
-7.287
29.144
21.856
sys_clk_ibuf
18.519
20.833
UART1/read_write_1_s0
21.095
21.553
read_write_1_s0
22.368
23.394
n868_s2
23.820
24.919
initialize/PSRAM_com/n580_s1
25.729
26.355
initialize/PSRAM_com/n580_s0
28.145
28.770
initialize/PSRAM_com/n556_s0
29.144
=====
SETUP
-7.287
29.144
21.856
sys_clk_ibuf
18.519
20.833
UART1/read_write_1_s0
21.095
21.553
read_write_1_s0
22.368
23.394
n868_s2
23.820
24.919
initialize/PSRAM_com/n580_s1
25.729
26.355
initialize/PSRAM_com/n580_s0
28.145
28.770
initialize/PSRAM_com/n554_s0
29.144
=====
SETUP
-7.170
28.670
21.500
sys_clk_ibuf
18.519
20.833
UART1/com_start_s0
21.095
21.553
quad_start_s1
22.383
23.482
quad_start_s0
24.771
25.870
initialize/PSRAM_com/n506_s2
27.020
27.842
initialize/PSRAM_com/n506_s0
27.848
28.670
initialize/PSRAM_com/reading_s0
28.670
=====
SETUP
-7.145
28.645
21.500
sys_clk_ibuf
18.519
20.833
UART1/com_start_s0
21.095
21.553
quad_start_s1
22.383
23.482
quad_start_s0
24.771
25.870
initialize/PSRAM_com/n496_s1
27.164
27.790
initialize/PSRAM_com/n501_s0
27.823
28.645
initialize/PSRAM_com/counter_0_s0
28.645
=====
SETUP
-7.145
28.645
21.500
sys_clk_ibuf
18.519
20.833
UART1/com_start_s0
21.095
21.553
quad_start_s1
22.383
23.482
quad_start_s0
24.771
25.870
initialize/PSRAM_com/n496_s1
27.164
27.790
initialize/PSRAM_com/n500_s0
27.823
28.645
initialize/PSRAM_com/counter_1_s0
28.645
=====
SETUP
-7.145
28.645
21.500
sys_clk_ibuf
18.519
20.833
UART1/com_start_s0
21.095
21.553
quad_start_s1
22.383
23.482
quad_start_s0
24.771
25.870
initialize/PSRAM_com/n496_s1
27.164
27.790
initialize/PSRAM_com/n499_s0
27.823
28.645
initialize/PSRAM_com/counter_2_s0
28.645
=====
SETUP
-7.145
28.645
21.500
sys_clk_ibuf
18.519
20.833
UART1/com_start_s0
21.095
21.553
quad_start_s1
22.383
23.482
quad_start_s0
24.771
25.870
initialize/PSRAM_com/n496_s1
27.164
27.790
initialize/PSRAM_com/n498_s0
27.823
28.645
initialize/PSRAM_com/counter_3_s0
28.645
=====
SETUP
-7.145
28.645
21.500
sys_clk_ibuf
18.519
20.833
UART1/com_start_s0
21.095
21.553
quad_start_s1
22.383
23.482
quad_start_s0
24.771
25.870
initialize/PSRAM_com/n496_s1
27.164
27.790
initialize/PSRAM_com/n497_s0
27.823
28.645
initialize/PSRAM_com/counter_4_s0
28.645
=====
SETUP
-7.145
28.645
21.500
sys_clk_ibuf
18.519
20.833
UART1/com_start_s0
21.095
21.553
quad_start_s1
22.383
23.482
quad_start_s0
24.771
25.870
initialize/PSRAM_com/n496_s1
27.164
27.790
initialize/PSRAM_com/n496_s0
27.823
28.645
initialize/PSRAM_com/counter_5_s0
28.645
=====
SETUP
-7.141
29.284
22.143
sys_clk_ibuf
18.519
20.833
UART1/read_write_1_s0
21.095
21.553
read_write_1_s0
22.368
23.394
n868_s2
23.820
24.919
n433_s10
25.729
26.761
n457_s9
28.252
29.284
debug_3_s0
29.284
=====
SETUP
-7.141
29.284
22.143
sys_clk_ibuf
18.519
20.833
UART1/read_write_1_s0
21.095
21.553
read_write_1_s0
22.368
23.394
n868_s2
23.820
24.919
n433_s10
25.729
26.761
n455_s9
28.252
29.284
debug_4_s0
29.284
=====
HOLD
-0.353
2.879
3.232
sys_clk_ibuf
0.000
1.392
gw_gao_inst_0/u_ao_top/capture_start_sel_s1
1.577
1.910
gw_gao_inst_0/u_ao_top/n1299_s1
2.155
2.879
gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0
2.879
=====
HOLD
0.503
2.154
1.652
sys_clk_ibuf
0.000
1.392
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s1
1.577
1.910
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_2_s
2.154
=====
HOLD
0.571
3.773
3.202
gw_gao_inst_0/tck_ibuf
0.000
1.392
gw_gao_inst_0/u_gw_jtag
1.392
2.236
gw_gao_inst_0/u_ao_top/data_register_32_s0
3.202
3.536
gw_gao_inst_0/u_ao_top/data_register_31_s0
3.773
=====
HOLD
0.571
3.773
3.202
gw_gao_inst_0/tck_ibuf
0.000
1.392
gw_gao_inst_0/u_gw_jtag
1.392
2.236
gw_gao_inst_0/u_ao_top/data_register_35_s0
3.202
3.536
gw_gao_inst_0/u_ao_top/data_register_34_s0
3.773
=====
HOLD
0.571
3.243
2.672
debuttonB/sync_button_debounced/resync_2_s0
2.672
3.005
debuttonB/sync_button_debounced/resync_3_s0
3.243
=====
HOLD
0.571
3.243
2.672
debuttonB/deb_button/shift_2_s0
2.672
3.005
debuttonB/deb_button/shift_3_s0
3.243
=====
HOLD
0.572
3.774
3.202
gw_gao_inst_0/tck_ibuf
0.000
1.392
gw_gao_inst_0/u_gw_jtag
1.392
2.236
gw_gao_inst_0/u_ao_top/data_register_77_s0
3.202
3.536
gw_gao_inst_0/u_ao_top/data_register_76_s0
3.774
=====
HOLD
0.572
3.244
2.672
debuttonB/deb_button/shift_22_s0
2.672
3.005
debuttonB/deb_button/shift_23_s0
3.244
=====
HOLD
0.574
20.830
20.256
sys_clk_ibuf
18.519
20.061
UART1/dataIn_3_s0
20.256
20.589
UART1/dataIn_2_s0
20.830
=====
HOLD
0.574
2.151
1.577
sys_clk_ibuf
0.000
1.392
gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0
1.577
1.910
gw_gao_inst_0/u_ao_top/capture_start_sel_s1
2.151
=====
HOLD
0.576
3.778
3.202
gw_gao_inst_0/tck_ibuf
0.000
1.392
gw_gao_inst_0/u_gw_jtag
1.392
2.236
gw_gao_inst_0/u_ao_top/data_register_61_s0
3.202
3.536
gw_gao_inst_0/u_ao_top/internal_reg_status_61_s0
3.778
=====
HOLD
0.576
3.778
3.202
gw_gao_inst_0/tck_ibuf
0.000
1.392
gw_gao_inst_0/u_gw_jtag
1.392
2.236
gw_gao_inst_0/u_ao_top/data_register_79_s0
3.202
3.536
gw_gao_inst_0/u_ao_top/data_register_78_s0
3.778
=====
HOLD
0.577
3.249
2.672
debuttonB/deb_button/shift_23_s0
2.672
3.005
debuttonB/deb_button/shift_24_s0
3.249
=====
HOLD
0.578
20.834
20.256
sys_clk_ibuf
18.519
20.061
UART1/dataIn_4_s0
20.256
20.589
UART1/dataIn_3_s0
20.834
=====
HOLD
0.582
3.254
2.672
debuttonB/deb_button/shift_26_s0
2.672
3.005
debuttonB/deb_button/shift_27_s0
3.254
=====
HOLD
0.582
3.254
2.672
debuttonB/deb_button/shift_20_s0
2.672
3.005
debuttonB/deb_button/shift_21_s0
3.254
=====
HOLD
0.582
3.254
2.672
debuttonB/deb_button/shift_21_s0
2.672
3.005
debuttonB/deb_button/shift_22_s0
3.254
=====
HOLD
0.582
3.254
2.672
debuttonB/deb_button/shift_25_s0
2.672
3.005
debuttonB/deb_button/shift_26_s0
3.254
=====
HOLD
0.678
4.041
3.362
gw_gao_inst_0/tck_ibuf
0.000
1.392
gw_gao_inst_0/u_gw_jtag
1.392
2.236
gw_gao_inst_0/u_ao_top/address_counter_9_s0
3.202
3.536
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
4.041
=====
HOLD
0.678
4.041
3.362
gw_gao_inst_0/tck_ibuf
0.000
1.392
gw_gao_inst_0/u_gw_jtag
1.392
2.236
gw_gao_inst_0/u_ao_top/address_counter_8_s0
3.202
3.536
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
4.041
=====
HOLD
0.708
20.964
20.256
sys_clk_ibuf
18.519
20.061
UART1/txState_1_s11
20.256
20.589
UART1/n1696_s24
20.592
20.964
UART1/txState_1_s11
20.964
=====
HOLD
0.708
20.964
20.256
sys_clk_ibuf
18.519
20.061
UART1/read_write_0_s2
20.256
20.589
UART1/n859_s4
20.592
20.964
UART1/read_write_0_s2
20.964
=====
HOLD
0.708
20.964
20.256
sys_clk_ibuf
18.519
20.061
UART1/txCounter_15_s2
20.256
20.589
UART1/n1707_s21
20.592
20.964
UART1/txCounter_15_s2
20.964
=====
HOLD
0.708
20.964
20.256
sys_clk_ibuf
18.519
20.061
UART1/txCounter_24_s2
20.256
20.589
UART1/n1698_s21
20.592
20.964
UART1/txCounter_24_s2
20.964
=====
HOLD
0.708
3.910
3.202
gw_gao_inst_0/tck_ibuf
0.000
1.392
gw_gao_inst_0/u_gw_jtag
1.392
2.236
gw_gao_inst_0/u_ao_top/bit_count_3_s1
3.202
3.536
gw_gao_inst_0/u_ao_top/n713_s2
3.538
3.910
gw_gao_inst_0/u_ao_top/bit_count_3_s1
3.910
