{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717425592949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717425592950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  3 11:39:52 2024 " "Processing started: Mon Jun  3 11:39:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717425592950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717425592950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto-final -c projeto-final " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto-final -c projeto-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717425592950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717425593097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717425593097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bar.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bar.v" { { "Info" "ISGN_ENTITY_NAME" "1 bar " "Found entity 1: bar" {  } { { "../bar.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717425597443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717425597443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/ball.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "../ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717425597444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717425597444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bloco.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bloco.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloco " "Found entity 1: bloco" {  } { { "../bloco.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bloco.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717425597445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717425597445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../vga.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717425597447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717425597447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717425597448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717425597448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../timer.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717425597449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717425597449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/placar.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/placar.v" { { "Info" "ISGN_ENTITY_NAME" "1 placar " "Found entity 1: placar" {  } { { "../placar.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/placar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717425597451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717425597451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/cb7s.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/cb7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cb7s " "Found entity 1: cb7s" {  } { { "../cb7s.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/cb7s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717425597452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717425597452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/button.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/button.v" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "../button.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717425597454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717425597454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "../bcd.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bcd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717425597455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717425597455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_center ball.v(52) " "Verilog HDL Implicit Net warning at ball.v(52): created implicit net for \"hit_center\"" {  } { { "../ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/ball.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717425597455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_left ball.v(53) " "Verilog HDL Implicit Net warning at ball.v(53): created implicit net for \"hit_left\"" {  } { { "../ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/ball.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717425597455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_right ball.v(54) " "Verilog HDL Implicit Net warning at ball.v(54): created implicit net for \"hit_right\"" {  } { { "../ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/ball.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717425597455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block_d top.v(92) " "Verilog HDL Implicit Net warning at top.v(92): created implicit net for \"hit_block_d\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717425597455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block_u top.v(93) " "Verilog HDL Implicit Net warning at top.v(93): created implicit net for \"hit_block_u\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717425597455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block_r top.v(94) " "Verilog HDL Implicit Net warning at top.v(94): created implicit net for \"hit_block_r\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717425597455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block_l top.v(95) " "Verilog HDL Implicit Net warning at top.v(95): created implicit net for \"hit_block_l\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717425597455 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "next_x ball.v(157) " "Verilog HDL error at ball.v(157): object \"next_x\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/ball.v" 157 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1717425597455 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "next_y ball.v(157) " "Verilog HDL error at ball.v(157): object \"next_y\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/ball.v" 157 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1717425597455 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1135 " "Peak virtual memory: 1135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717425597489 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun  3 11:39:57 2024 " "Processing ended: Mon Jun  3 11:39:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717425597489 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717425597489 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717425597489 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717425597489 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717425597539 ""}
