# TIE-50307 - Exercise 05 - Q&A

## 1. What is the goal of this exercise? What did you accomplish?

## 2. Describe your verilog coding process in 2 paragraphs

## 3. How much difference there is in latency between the regular driver build and the debug driver build? Why?

## 4. How can you find the base address for the IP block register space in Vivado? Does it match the contents of the devicetree?

## 5. Feedback (what was difficult? what was easy? how would you improve it?)
