<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Mon Jan 27 18:35:34 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     top
Device,speed:    LFE5U-25F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'dpll_clkout2_c' 8.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "dpll_clkout2_c" 8.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'sdr_txclk_c' 64.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "sdr_txclk_c" 64.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'int_clk_out' 9.700000 MH"></A>================================================================================
Preference: FREQUENCY NET "int_clk_out" 9.700000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 95.294ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:i2c_slave/SLICE_82">i2c_slave/addr_reg_1307__i0</A>  (from <A href="#@net:int_clk_out">int_clk_out</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_233">spi1_test_pattern_i3</A>  (to <A href="#@net:int_clk_out">int_clk_out</A> +)
                   FF                        <A href="#@net:spi1_test_pattern_i2">spi1_test_pattern_i2</A>

   Delay:               7.926ns  (18.5% logic, 81.5% route), 5 logic levels.

 Constraint Details:

      7.926ns physical path delay i2c_slave/SLICE_82 to SLICE_233 meets
    103.093ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 103.220ns) by 95.294ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:REG_DEL, 0.525,R35C28B.CLK,R35C28B.Q0,i2c_slave/SLICE_82:ROUTE, 2.749,R35C28B.Q0,R34C33D.B0,wb_adr_o_0:CTOF_DEL, 0.236,R34C33D.B0,R34C33D.F0,i2c_slave/SLICE_815:ROUTE, 0.382,R34C33D.F0,R34C33A.C1,i2c_slave/n12891:CTOF_DEL, 0.236,R34C33A.C1,R34C33A.F1,i2c_slave/SLICE_585:ROUTE, 0.778,R34C33A.F1,R33C33B.B1,i2c_slave/n12903:CTOF_DEL, 0.236,R33C33B.B1,R33C33B.F1,i2c_slave/SLICE_598:ROUTE, 1.186,R33C33B.F1,R29C32D.C0,int_clk_out_enable_122:CTOF_DEL, 0.236,R29C32D.C0,R29C32D.F0,i2c_slave/i2c_slave_inst/SLICE_849:ROUTE, 1.362,R29C32D.F0,R28C28C.CE,int_clk_out_enable_121">Data path</A> i2c_slave/SLICE_82 to SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R35C28B.CLK to     R35C28B.Q0 <A href="#@comp:i2c_slave/SLICE_82">i2c_slave/SLICE_82</A> (from <A href="#@net:int_clk_out">int_clk_out</A>)
ROUTE       109     2.749<A href="#@net:wb_adr_o_0:R35C28B.Q0:R34C33D.B0:2.749">     R35C28B.Q0 to R34C33D.B0    </A> <A href="#@net:wb_adr_o_0">wb_adr_o_0</A>
CTOF_DEL    ---     0.236     R34C33D.B0 to     R34C33D.F0 <A href="#@comp:i2c_slave/SLICE_815">i2c_slave/SLICE_815</A>
ROUTE         1     0.382<A href="#@net:i2c_slave/n12891:R34C33D.F0:R34C33A.C1:0.382">     R34C33D.F0 to R34C33A.C1    </A> <A href="#@net:i2c_slave/n12891">i2c_slave/n12891</A>
CTOF_DEL    ---     0.236     R34C33A.C1 to     R34C33A.F1 <A href="#@comp:i2c_slave/SLICE_585">i2c_slave/SLICE_585</A>
ROUTE         1     0.778<A href="#@net:i2c_slave/n12903:R34C33A.F1:R33C33B.B1:0.778">     R34C33A.F1 to R33C33B.B1    </A> <A href="#@net:i2c_slave/n12903">i2c_slave/n12903</A>
CTOF_DEL    ---     0.236     R33C33B.B1 to     R33C33B.F1 <A href="#@comp:i2c_slave/SLICE_598">i2c_slave/SLICE_598</A>
ROUTE         4     1.186<A href="#@net:int_clk_out_enable_122:R33C33B.F1:R29C32D.C0:1.186">     R33C33B.F1 to R29C32D.C0    </A> <A href="#@net:int_clk_out_enable_122">int_clk_out_enable_122</A>
CTOF_DEL    ---     0.236     R29C32D.C0 to     R29C32D.F0 <A href="#@comp:i2c_slave/i2c_slave_inst/SLICE_849">i2c_slave/i2c_slave_inst/SLICE_849</A>
ROUTE         4     1.362<A href="#@net:int_clk_out_enable_121:R29C32D.F0:R28C28C.CE:1.362">     R29C32D.F0 to R28C28C.CE    </A> <A href="#@net:int_clk_out_enable_121">int_clk_out_enable_121</A> (to <A href="#@net:int_clk_out">int_clk_out</A>)
                  --------
                    7.926   (18.5% logic, 81.5% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:ROUTE, 2.137,OSC.OSC,R35C28B.CLK,int_clk_out">Source Clock Path</A> osch_inst to i2c_slave/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       194     2.137<A href="#@net:int_clk_out:OSC.OSC:R35C28B.CLK:2.137">        OSC.OSC to R35C28B.CLK   </A> <A href="#@net:int_clk_out">int_clk_out</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:ROUTE, 2.137,OSC.OSC,R28C28C.CLK,int_clk_out">Destination Clock Path</A> osch_inst to SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       194     2.137<A href="#@net:int_clk_out:OSC.OSC:R28C28C.CLK:2.137">        OSC.OSC to R28C28C.CLK   </A> <A href="#@net:int_clk_out">int_clk_out</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 95.525ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:i2c_slave/SLICE_82">i2c_slave/addr_reg_1307__i0</A>  (from <A href="#@net:int_clk_out">int_clk_out</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_231">spi1_test_pattern_i0</A>  (to <A href="#@net:int_clk_out">int_clk_out</A> +)

   Delay:               7.695ns  (19.1% logic, 80.9% route), 5 logic levels.

 Constraint Details:

      7.695ns physical path delay i2c_slave/SLICE_82 to SLICE_231 meets
    103.093ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 103.220ns) by 95.525ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:REG_DEL, 0.525,R35C28B.CLK,R35C28B.Q0,i2c_slave/SLICE_82:ROUTE, 2.749,R35C28B.Q0,R34C33D.B0,wb_adr_o_0:CTOF_DEL, 0.236,R34C33D.B0,R34C33D.F0,i2c_slave/SLICE_815:ROUTE, 0.382,R34C33D.F0,R34C33A.C1,i2c_slave/n12891:CTOF_DEL, 0.236,R34C33A.C1,R34C33A.F1,i2c_slave/SLICE_585:ROUTE, 0.778,R34C33A.F1,R33C33B.B1,i2c_slave/n12903:CTOF_DEL, 0.236,R33C33B.B1,R33C33B.F1,i2c_slave/SLICE_598:ROUTE, 1.186,R33C33B.F1,R29C32D.C0,int_clk_out_enable_122:CTOF_DEL, 0.236,R29C32D.C0,R29C32D.F0,i2c_slave/i2c_slave_inst/SLICE_849:ROUTE, 1.131,R29C32D.F0,R27C31B.CE,int_clk_out_enable_121">Data path</A> i2c_slave/SLICE_82 to SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R35C28B.CLK to     R35C28B.Q0 <A href="#@comp:i2c_slave/SLICE_82">i2c_slave/SLICE_82</A> (from <A href="#@net:int_clk_out">int_clk_out</A>)
ROUTE       109     2.749<A href="#@net:wb_adr_o_0:R35C28B.Q0:R34C33D.B0:2.749">     R35C28B.Q0 to R34C33D.B0    </A> <A href="#@net:wb_adr_o_0">wb_adr_o_0</A>
CTOF_DEL    ---     0.236     R34C33D.B0 to     R34C33D.F0 <A href="#@comp:i2c_slave/SLICE_815">i2c_slave/SLICE_815</A>
ROUTE         1     0.382<A href="#@net:i2c_slave/n12891:R34C33D.F0:R34C33A.C1:0.382">     R34C33D.F0 to R34C33A.C1    </A> <A href="#@net:i2c_slave/n12891">i2c_slave/n12891</A>
CTOF_DEL    ---     0.236     R34C33A.C1 to     R34C33A.F1 <A href="#@comp:i2c_slave/SLICE_585">i2c_slave/SLICE_585</A>
ROUTE         1     0.778<A href="#@net:i2c_slave/n12903:R34C33A.F1:R33C33B.B1:0.778">     R34C33A.F1 to R33C33B.B1    </A> <A href="#@net:i2c_slave/n12903">i2c_slave/n12903</A>
CTOF_DEL    ---     0.236     R33C33B.B1 to     R33C33B.F1 <A href="#@comp:i2c_slave/SLICE_598">i2c_slave/SLICE_598</A>
ROUTE         4     1.186<A href="#@net:int_clk_out_enable_122:R33C33B.F1:R29C32D.C0:1.186">     R33C33B.F1 to R29C32D.C0    </A> <A href="#@net:int_clk_out_enable_122">int_clk_out_enable_122</A>
CTOF_DEL    ---     0.236     R29C32D.C0 to     R29C32D.F0 <A href="#@comp:i2c_slave/i2c_slave_inst/SLICE_849">i2c_slave/i2c_slave_inst/SLICE_849</A>
ROUTE         4     1.131<A href="#@net:int_clk_out_enable_121:R29C32D.F0:R27C31B.CE:1.131">     R29C32D.F0 to R27C31B.CE    </A> <A href="#@net:int_clk_out_enable_121">int_clk_out_enable_121</A> (to <A href="#@net:int_clk_out">int_clk_out</A>)
                  --------
                    7.695   (19.1% logic, 80.9% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:ROUTE, 2.137,OSC.OSC,R35C28B.CLK,int_clk_out">Source Clock Path</A> osch_inst to i2c_slave/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       194     2.137<A href="#@net:int_clk_out:OSC.OSC:R35C28B.CLK:2.137">        OSC.OSC to R35C28B.CLK   </A> <A href="#@net:int_clk_out">int_clk_out</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:ROUTE, 2.137,OSC.OSC,R27C31B.CLK,int_clk_out">Destination Clock Path</A> osch_inst to SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       194     2.137<A href="#@net:int_clk_out:OSC.OSC:R27C31B.CLK:2.137">        OSC.OSC to R27C31B.CLK   </A> <A href="#@net:int_clk_out">int_clk_out</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 95.608ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:i2c_slave/SLICE_79">i2c_slave/addr_reg_1307__i6</A>  (from <A href="#@net:int_clk_out">int_clk_out</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_492">wifi_rx_invert_223</A>  (to <A href="#@net:int_clk_out">int_clk_out</A> +)

   Delay:               7.612ns  (19.3% logic, 80.7% route), 5 logic levels.

 Constraint Details:

      7.612ns physical path delay i2c_slave/SLICE_79 to SLICE_492 meets
    103.093ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 103.220ns) by 95.608ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:REG_DEL, 0.525,R35C29A.CLK,R35C29A.Q0,i2c_slave/SLICE_79:ROUTE, 1.350,R35C29A.Q0,R34C32A.B0,i2c_slave/wb_adr_o_6:CTOF_DEL, 0.236,R34C32A.B0,R34C32A.F0,i2c_slave/SLICE_672:ROUTE, 0.602,R34C32A.F0,R35C32C.C1,i2c_slave/n12879:CTOF_DEL, 0.236,R35C32C.C1,R35C32C.F1,i2c_slave/SLICE_592:ROUTE, 1.091,R35C32C.F1,R34C31C.A1,i2c_slave/n11497:CTOF_DEL, 0.236,R34C31C.A1,R34C31C.F1,SLICE_567:ROUTE, 1.324,R34C31C.F1,R33C32D.B1,n12131:CTOF_DEL, 0.236,R33C32D.B1,R33C32D.F1,i2c_slave/SLICE_575:ROUTE, 1.776,R33C32D.F1,R26C31B.CE,int_clk_out_enable_154">Data path</A> i2c_slave/SLICE_79 to SLICE_492:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R35C29A.CLK to     R35C29A.Q0 <A href="#@comp:i2c_slave/SLICE_79">i2c_slave/SLICE_79</A> (from <A href="#@net:int_clk_out">int_clk_out</A>)
ROUTE         6     1.350<A href="#@net:i2c_slave/wb_adr_o_6:R35C29A.Q0:R34C32A.B0:1.350">     R35C29A.Q0 to R34C32A.B0    </A> <A href="#@net:i2c_slave/wb_adr_o_6">i2c_slave/wb_adr_o_6</A>
CTOF_DEL    ---     0.236     R34C32A.B0 to     R34C32A.F0 <A href="#@comp:i2c_slave/SLICE_672">i2c_slave/SLICE_672</A>
ROUTE         1     0.602<A href="#@net:i2c_slave/n12879:R34C32A.F0:R35C32C.C1:0.602">     R34C32A.F0 to R35C32C.C1    </A> <A href="#@net:i2c_slave/n12879">i2c_slave/n12879</A>
CTOF_DEL    ---     0.236     R35C32C.C1 to     R35C32C.F1 <A href="#@comp:i2c_slave/SLICE_592">i2c_slave/SLICE_592</A>
ROUTE         2     1.091<A href="#@net:i2c_slave/n11497:R35C32C.F1:R34C31C.A1:1.091">     R35C32C.F1 to R34C31C.A1    </A> <A href="#@net:i2c_slave/n11497">i2c_slave/n11497</A>
CTOF_DEL    ---     0.236     R34C31C.A1 to     R34C31C.F1 <A href="#@comp:SLICE_567">SLICE_567</A>
ROUTE         5     1.324<A href="#@net:n12131:R34C31C.F1:R33C32D.B1:1.324">     R34C31C.F1 to R33C32D.B1    </A> <A href="#@net:n12131">n12131</A>
CTOF_DEL    ---     0.236     R33C32D.B1 to     R33C32D.F1 <A href="#@comp:i2c_slave/SLICE_575">i2c_slave/SLICE_575</A>
ROUTE         4     1.776<A href="#@net:int_clk_out_enable_154:R33C32D.F1:R26C31B.CE:1.776">     R33C32D.F1 to R26C31B.CE    </A> <A href="#@net:int_clk_out_enable_154">int_clk_out_enable_154</A> (to <A href="#@net:int_clk_out">int_clk_out</A>)
                  --------
                    7.612   (19.3% logic, 80.7% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:ROUTE, 2.137,OSC.OSC,R35C29A.CLK,int_clk_out">Source Clock Path</A> osch_inst to i2c_slave/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       194     2.137<A href="#@net:int_clk_out:OSC.OSC:R35C29A.CLK:2.137">        OSC.OSC to R35C29A.CLK   </A> <A href="#@net:int_clk_out">int_clk_out</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:ROUTE, 2.137,OSC.OSC,R26C31B.CLK,int_clk_out">Destination Clock Path</A> osch_inst to SLICE_492:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       194     2.137<A href="#@net:int_clk_out:OSC.OSC:R26C31B.CLK:2.137">        OSC.OSC to R26C31B.CLK   </A> <A href="#@net:int_clk_out">int_clk_out</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 95.621ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:i2c_slave/SLICE_81">i2c_slave/addr_reg_1307__i2</A>  (from <A href="#@net:int_clk_out">int_clk_out</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_732">spi4_test_pattern_i5</A>  (to <A href="#@net:int_clk_out">int_clk_out</A> +)

   Delay:               7.599ns  (19.3% logic, 80.7% route), 5 logic levels.

 Constraint Details:

      7.599ns physical path delay i2c_slave/SLICE_81 to SLICE_732 meets
    103.093ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 103.220ns) by 95.621ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:REG_DEL, 0.525,R35C28C.CLK,R35C28C.Q0,i2c_slave/SLICE_81:ROUTE, 1.999,R35C28C.Q0,R34C33C.A0,wb_adr_o_2:CTOF_DEL, 0.236,R34C33C.A0,R34C33C.F0,i2c_slave/SLICE_571:ROUTE, 0.382,R34C33C.F0,R34C33C.C1,i2c_slave/n12639:CTOF_DEL, 0.236,R34C33C.C1,R34C33C.F1,i2c_slave/SLICE_571:ROUTE, 0.791,R34C33C.F1,R34C32B.B1,i2c_slave/n12653:CTOF_DEL, 0.236,R34C32B.B1,R34C32B.F1,i2c_slave/SLICE_581:ROUTE, 1.876,R34C32B.F1,R29C25D.A0,i2c_slave/n7819:CTOF_DEL, 0.236,R29C25D.A0,R29C25D.F0,i2c_slave/SLICE_647:ROUTE, 1.082,R29C25D.F0,R27C23A.CE,int_clk_out_enable_76">Data path</A> i2c_slave/SLICE_81 to SLICE_732:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R35C28C.CLK to     R35C28C.Q0 <A href="#@comp:i2c_slave/SLICE_81">i2c_slave/SLICE_81</A> (from <A href="#@net:int_clk_out">int_clk_out</A>)
ROUTE        47     1.999<A href="#@net:wb_adr_o_2:R35C28C.Q0:R34C33C.A0:1.999">     R35C28C.Q0 to R34C33C.A0    </A> <A href="#@net:wb_adr_o_2">wb_adr_o_2</A>
CTOF_DEL    ---     0.236     R34C33C.A0 to     R34C33C.F0 <A href="#@comp:i2c_slave/SLICE_571">i2c_slave/SLICE_571</A>
ROUTE         1     0.382<A href="#@net:i2c_slave/n12639:R34C33C.F0:R34C33C.C1:0.382">     R34C33C.F0 to R34C33C.C1    </A> <A href="#@net:i2c_slave/n12639">i2c_slave/n12639</A>
CTOF_DEL    ---     0.236     R34C33C.C1 to     R34C33C.F1 <A href="#@comp:i2c_slave/SLICE_571">i2c_slave/SLICE_571</A>
ROUTE         1     0.791<A href="#@net:i2c_slave/n12653:R34C33C.F1:R34C32B.B1:0.791">     R34C33C.F1 to R34C32B.B1    </A> <A href="#@net:i2c_slave/n12653">i2c_slave/n12653</A>
CTOF_DEL    ---     0.236     R34C32B.B1 to     R34C32B.F1 <A href="#@comp:i2c_slave/SLICE_581">i2c_slave/SLICE_581</A>
ROUTE         8     1.876<A href="#@net:i2c_slave/n7819:R34C32B.F1:R29C25D.A0:1.876">     R34C32B.F1 to R29C25D.A0    </A> <A href="#@net:i2c_slave/n7819">i2c_slave/n7819</A>
CTOF_DEL    ---     0.236     R29C25D.A0 to     R29C25D.F0 <A href="#@comp:i2c_slave/SLICE_647">i2c_slave/SLICE_647</A>
ROUTE         4     1.082<A href="#@net:int_clk_out_enable_76:R29C25D.F0:R27C23A.CE:1.082">     R29C25D.F0 to R27C23A.CE    </A> <A href="#@net:int_clk_out_enable_76">int_clk_out_enable_76</A> (to <A href="#@net:int_clk_out">int_clk_out</A>)
                  --------
                    7.599   (19.3% logic, 80.7% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:ROUTE, 2.137,OSC.OSC,R35C28C.CLK,int_clk_out">Source Clock Path</A> osch_inst to i2c_slave/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       194     2.137<A href="#@net:int_clk_out:OSC.OSC:R35C28C.CLK:2.137">        OSC.OSC to R35C28C.CLK   </A> <A href="#@net:int_clk_out">int_clk_out</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:ROUTE, 2.137,OSC.OSC,R27C23A.CLK,int_clk_out">Destination Clock Path</A> osch_inst to SLICE_732:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       194     2.137<A href="#@net:int_clk_out:OSC.OSC:R27C23A.CLK:2.137">        OSC.OSC to R27C23A.CLK   </A> <A href="#@net:int_clk_out">int_clk_out</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 95.621ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:i2c_slave/SLICE_81">i2c_slave/addr_reg_1307__i2</A>  (from <A href="#@net:int_clk_out">int_clk_out</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_773">spi4_test_pattern_i0</A>  (to <A href="#@net:int_clk_out">int_clk_out</A> +)

   Delay:               7.599ns  (19.3% logic, 80.7% route), 5 logic levels.

 Constraint Details:

      7.599ns physical path delay i2c_slave/SLICE_81 to SLICE_773 meets
    103.093ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 103.220ns) by 95.621ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:REG_DEL, 0.525,R35C28C.CLK,R35C28C.Q0,i2c_slave/SLICE_81:ROUTE, 1.999,R35C28C.Q0,R34C33C.A0,wb_adr_o_2:CTOF_DEL, 0.236,R34C33C.A0,R34C33C.F0,i2c_slave/SLICE_571:ROUTE, 0.382,R34C33C.F0,R34C33C.C1,i2c_slave/n12639:CTOF_DEL, 0.236,R34C33C.C1,R34C33C.F1,i2c_slave/SLICE_571:ROUTE, 0.791,R34C33C.F1,R34C32B.B1,i2c_slave/n12653:CTOF_DEL, 0.236,R34C32B.B1,R34C32B.F1,i2c_slave/SLICE_581:ROUTE, 1.876,R34C32B.F1,R29C25D.A0,i2c_slave/n7819:CTOF_DEL, 0.236,R29C25D.A0,R29C25D.F0,i2c_slave/SLICE_647:ROUTE, 1.082,R29C25D.F0,R27C23B.CE,int_clk_out_enable_76">Data path</A> i2c_slave/SLICE_81 to SLICE_773:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R35C28C.CLK to     R35C28C.Q0 <A href="#@comp:i2c_slave/SLICE_81">i2c_slave/SLICE_81</A> (from <A href="#@net:int_clk_out">int_clk_out</A>)
ROUTE        47     1.999<A href="#@net:wb_adr_o_2:R35C28C.Q0:R34C33C.A0:1.999">     R35C28C.Q0 to R34C33C.A0    </A> <A href="#@net:wb_adr_o_2">wb_adr_o_2</A>
CTOF_DEL    ---     0.236     R34C33C.A0 to     R34C33C.F0 <A href="#@comp:i2c_slave/SLICE_571">i2c_slave/SLICE_571</A>
ROUTE         1     0.382<A href="#@net:i2c_slave/n12639:R34C33C.F0:R34C33C.C1:0.382">     R34C33C.F0 to R34C33C.C1    </A> <A href="#@net:i2c_slave/n12639">i2c_slave/n12639</A>
CTOF_DEL    ---     0.236     R34C33C.C1 to     R34C33C.F1 <A href="#@comp:i2c_slave/SLICE_571">i2c_slave/SLICE_571</A>
ROUTE         1     0.791<A href="#@net:i2c_slave/n12653:R34C33C.F1:R34C32B.B1:0.791">     R34C33C.F1 to R34C32B.B1    </A> <A href="#@net:i2c_slave/n12653">i2c_slave/n12653</A>
CTOF_DEL    ---     0.236     R34C32B.B1 to     R34C32B.F1 <A href="#@comp:i2c_slave/SLICE_581">i2c_slave/SLICE_581</A>
ROUTE         8     1.876<A href="#@net:i2c_slave/n7819:R34C32B.F1:R29C25D.A0:1.876">     R34C32B.F1 to R29C25D.A0    </A> <A href="#@net:i2c_slave/n7819">i2c_slave/n7819</A>
CTOF_DEL    ---     0.236     R29C25D.A0 to     R29C25D.F0 <A href="#@comp:i2c_slave/SLICE_647">i2c_slave/SLICE_647</A>
ROUTE         4     1.082<A href="#@net:int_clk_out_enable_76:R29C25D.F0:R27C23B.CE:1.082">     R29C25D.F0 to R27C23B.CE    </A> <A href="#@net:int_clk_out_enable_76">int_clk_out_enable_76</A> (to <A href="#@net:int_clk_out">int_clk_out</A>)
                  --------
                    7.599   (19.3% logic, 80.7% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:ROUTE, 2.137,OSC.OSC,R35C28C.CLK,int_clk_out">Source Clock Path</A> osch_inst to i2c_slave/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       194     2.137<A href="#@net:int_clk_out:OSC.OSC:R35C28C.CLK:2.137">        OSC.OSC to R35C28C.CLK   </A> <A href="#@net:int_clk_out">int_clk_out</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:ROUTE, 2.137,OSC.OSC,R27C23B.CLK,int_clk_out">Destination Clock Path</A> osch_inst to SLICE_773:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       194     2.137<A href="#@net:int_clk_out:OSC.OSC:R27C23B.CLK:2.137">        OSC.OSC to R27C23B.CLK   </A> <A href="#@net:int_clk_out">int_clk_out</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 95.632ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:i2c_slave/SLICE_81">i2c_slave/addr_reg_1307__i2</A>  (from <A href="#@net:int_clk_out">int_clk_out</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_740">spi4_test_pattern_i13</A>  (to <A href="#@net:int_clk_out">int_clk_out</A> +)

   Delay:               7.588ns  (19.4% logic, 80.6% route), 5 logic levels.

 Constraint Details:

      7.588ns physical path delay i2c_slave/SLICE_81 to SLICE_740 meets
    103.093ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 103.220ns) by 95.632ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:REG_DEL, 0.525,R35C28C.CLK,R35C28C.Q0,i2c_slave/SLICE_81:ROUTE, 1.999,R35C28C.Q0,R34C33C.A0,wb_adr_o_2:CTOF_DEL, 0.236,R34C33C.A0,R34C33C.F0,i2c_slave/SLICE_571:ROUTE, 0.382,R34C33C.F0,R34C33C.C1,i2c_slave/n12639:CTOF_DEL, 0.236,R34C33C.C1,R34C33C.F1,i2c_slave/SLICE_571:ROUTE, 0.791,R34C33C.F1,R34C32B.B1,i2c_slave/n12653:CTOF_DEL, 0.236,R34C32B.B1,R34C32B.F1,i2c_slave/SLICE_581:ROUTE, 1.876,R34C32B.F1,R29C25D.A1,i2c_slave/n7819:CTOF_DEL, 0.236,R29C25D.A1,R29C25D.F1,i2c_slave/SLICE_647:ROUTE, 1.071,R29C25D.F1,R27C22B.CE,int_clk_out_enable_70">Data path</A> i2c_slave/SLICE_81 to SLICE_740:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R35C28C.CLK to     R35C28C.Q0 <A href="#@comp:i2c_slave/SLICE_81">i2c_slave/SLICE_81</A> (from <A href="#@net:int_clk_out">int_clk_out</A>)
ROUTE        47     1.999<A href="#@net:wb_adr_o_2:R35C28C.Q0:R34C33C.A0:1.999">     R35C28C.Q0 to R34C33C.A0    </A> <A href="#@net:wb_adr_o_2">wb_adr_o_2</A>
CTOF_DEL    ---     0.236     R34C33C.A0 to     R34C33C.F0 <A href="#@comp:i2c_slave/SLICE_571">i2c_slave/SLICE_571</A>
ROUTE         1     0.382<A href="#@net:i2c_slave/n12639:R34C33C.F0:R34C33C.C1:0.382">     R34C33C.F0 to R34C33C.C1    </A> <A href="#@net:i2c_slave/n12639">i2c_slave/n12639</A>
CTOF_DEL    ---     0.236     R34C33C.C1 to     R34C33C.F1 <A href="#@comp:i2c_slave/SLICE_571">i2c_slave/SLICE_571</A>
ROUTE         1     0.791<A href="#@net:i2c_slave/n12653:R34C33C.F1:R34C32B.B1:0.791">     R34C33C.F1 to R34C32B.B1    </A> <A href="#@net:i2c_slave/n12653">i2c_slave/n12653</A>
CTOF_DEL    ---     0.236     R34C32B.B1 to     R34C32B.F1 <A href="#@comp:i2c_slave/SLICE_581">i2c_slave/SLICE_581</A>
ROUTE         8     1.876<A href="#@net:i2c_slave/n7819:R34C32B.F1:R29C25D.A1:1.876">     R34C32B.F1 to R29C25D.A1    </A> <A href="#@net:i2c_slave/n7819">i2c_slave/n7819</A>
CTOF_DEL    ---     0.236     R29C25D.A1 to     R29C25D.F1 <A href="#@comp:i2c_slave/SLICE_647">i2c_slave/SLICE_647</A>
ROUTE         4     1.071<A href="#@net:int_clk_out_enable_70:R29C25D.F1:R27C22B.CE:1.071">     R29C25D.F1 to R27C22B.CE    </A> <A href="#@net:int_clk_out_enable_70">int_clk_out_enable_70</A> (to <A href="#@net:int_clk_out">int_clk_out</A>)
                  --------
                    7.588   (19.4% logic, 80.6% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:ROUTE, 2.137,OSC.OSC,R35C28C.CLK,int_clk_out">Source Clock Path</A> osch_inst to i2c_slave/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       194     2.137<A href="#@net:int_clk_out:OSC.OSC:R35C28C.CLK:2.137">        OSC.OSC to R35C28C.CLK   </A> <A href="#@net:int_clk_out">int_clk_out</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:ROUTE, 2.137,OSC.OSC,R27C22B.CLK,int_clk_out">Destination Clock Path</A> osch_inst to SLICE_740:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       194     2.137<A href="#@net:int_clk_out:OSC.OSC:R27C22B.CLK:2.137">        OSC.OSC to R27C22B.CLK   </A> <A href="#@net:int_clk_out">int_clk_out</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 95.668ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:i2c_slave/SLICE_435">i2c_slave/wb_stb_o_reg_142</A>  (from <A href="#@net:int_clk_out">int_clk_out</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_773">spi4_test_pattern_i0</A>  (to <A href="#@net:int_clk_out">int_clk_out</A> +)

   Delay:               7.552ns  (19.5% logic, 80.5% route), 5 logic levels.

 Constraint Details:

      7.552ns physical path delay i2c_slave/SLICE_435 to SLICE_773 meets
    103.093ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 103.220ns) by 95.668ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:REG_DEL, 0.525,R38C26A.CLK,R38C26A.Q0,i2c_slave/SLICE_435:ROUTE, 1.519,R38C26A.Q0,R34C32C.A1,wb_stb_o:CTOF_DEL, 0.236,R34C32C.A1,R34C32C.F1,i2c_slave/SLICE_580:ROUTE, 0.815,R34C32C.F1,R34C33C.A1,n14354:CTOF_DEL, 0.236,R34C33C.A1,R34C33C.F1,i2c_slave/SLICE_571:ROUTE, 0.791,R34C33C.F1,R34C32B.B1,i2c_slave/n12653:CTOF_DEL, 0.236,R34C32B.B1,R34C32B.F1,i2c_slave/SLICE_581:ROUTE, 1.876,R34C32B.F1,R29C25D.A0,i2c_slave/n7819:CTOF_DEL, 0.236,R29C25D.A0,R29C25D.F0,i2c_slave/SLICE_647:ROUTE, 1.082,R29C25D.F0,R27C23B.CE,int_clk_out_enable_76">Data path</A> i2c_slave/SLICE_435 to SLICE_773:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C26A.CLK to     R38C26A.Q0 <A href="#@comp:i2c_slave/SLICE_435">i2c_slave/SLICE_435</A> (from <A href="#@net:int_clk_out">int_clk_out</A>)
ROUTE         5     1.519<A href="#@net:wb_stb_o:R38C26A.Q0:R34C32C.A1:1.519">     R38C26A.Q0 to R34C32C.A1    </A> <A href="#@net:wb_stb_o">wb_stb_o</A>
CTOF_DEL    ---     0.236     R34C32C.A1 to     R34C32C.F1 <A href="#@comp:i2c_slave/SLICE_580">i2c_slave/SLICE_580</A>
ROUTE         6     0.815<A href="#@net:n14354:R34C32C.F1:R34C33C.A1:0.815">     R34C32C.F1 to R34C33C.A1    </A> <A href="#@net:n14354">n14354</A>
CTOF_DEL    ---     0.236     R34C33C.A1 to     R34C33C.F1 <A href="#@comp:i2c_slave/SLICE_571">i2c_slave/SLICE_571</A>
ROUTE         1     0.791<A href="#@net:i2c_slave/n12653:R34C33C.F1:R34C32B.B1:0.791">     R34C33C.F1 to R34C32B.B1    </A> <A href="#@net:i2c_slave/n12653">i2c_slave/n12653</A>
CTOF_DEL    ---     0.236     R34C32B.B1 to     R34C32B.F1 <A href="#@comp:i2c_slave/SLICE_581">i2c_slave/SLICE_581</A>
ROUTE         8     1.876<A href="#@net:i2c_slave/n7819:R34C32B.F1:R29C25D.A0:1.876">     R34C32B.F1 to R29C25D.A0    </A> <A href="#@net:i2c_slave/n7819">i2c_slave/n7819</A>
CTOF_DEL    ---     0.236     R29C25D.A0 to     R29C25D.F0 <A href="#@comp:i2c_slave/SLICE_647">i2c_slave/SLICE_647</A>
ROUTE         4     1.082<A href="#@net:int_clk_out_enable_76:R29C25D.F0:R27C23B.CE:1.082">     R29C25D.F0 to R27C23B.CE    </A> <A href="#@net:int_clk_out_enable_76">int_clk_out_enable_76</A> (to <A href="#@net:int_clk_out">int_clk_out</A>)
                  --------
                    7.552   (19.5% logic, 80.5% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:ROUTE, 2.137,OSC.OSC,R38C26A.CLK,int_clk_out">Source Clock Path</A> osch_inst to i2c_slave/SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       194     2.137<A href="#@net:int_clk_out:OSC.OSC:R38C26A.CLK:2.137">        OSC.OSC to R38C26A.CLK   </A> <A href="#@net:int_clk_out">int_clk_out</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:ROUTE, 2.137,OSC.OSC,R27C23B.CLK,int_clk_out">Destination Clock Path</A> osch_inst to SLICE_773:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       194     2.137<A href="#@net:int_clk_out:OSC.OSC:R27C23B.CLK:2.137">        OSC.OSC to R27C23B.CLK   </A> <A href="#@net:int_clk_out">int_clk_out</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 95.668ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:i2c_slave/SLICE_435">i2c_slave/wb_stb_o_reg_142</A>  (from <A href="#@net:int_clk_out">int_clk_out</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_732">spi4_test_pattern_i5</A>  (to <A href="#@net:int_clk_out">int_clk_out</A> +)

   Delay:               7.552ns  (19.5% logic, 80.5% route), 5 logic levels.

 Constraint Details:

      7.552ns physical path delay i2c_slave/SLICE_435 to SLICE_732 meets
    103.093ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 103.220ns) by 95.668ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:REG_DEL, 0.525,R38C26A.CLK,R38C26A.Q0,i2c_slave/SLICE_435:ROUTE, 1.519,R38C26A.Q0,R34C32C.A1,wb_stb_o:CTOF_DEL, 0.236,R34C32C.A1,R34C32C.F1,i2c_slave/SLICE_580:ROUTE, 0.815,R34C32C.F1,R34C33C.A1,n14354:CTOF_DEL, 0.236,R34C33C.A1,R34C33C.F1,i2c_slave/SLICE_571:ROUTE, 0.791,R34C33C.F1,R34C32B.B1,i2c_slave/n12653:CTOF_DEL, 0.236,R34C32B.B1,R34C32B.F1,i2c_slave/SLICE_581:ROUTE, 1.876,R34C32B.F1,R29C25D.A0,i2c_slave/n7819:CTOF_DEL, 0.236,R29C25D.A0,R29C25D.F0,i2c_slave/SLICE_647:ROUTE, 1.082,R29C25D.F0,R27C23A.CE,int_clk_out_enable_76">Data path</A> i2c_slave/SLICE_435 to SLICE_732:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C26A.CLK to     R38C26A.Q0 <A href="#@comp:i2c_slave/SLICE_435">i2c_slave/SLICE_435</A> (from <A href="#@net:int_clk_out">int_clk_out</A>)
ROUTE         5     1.519<A href="#@net:wb_stb_o:R38C26A.Q0:R34C32C.A1:1.519">     R38C26A.Q0 to R34C32C.A1    </A> <A href="#@net:wb_stb_o">wb_stb_o</A>
CTOF_DEL    ---     0.236     R34C32C.A1 to     R34C32C.F1 <A href="#@comp:i2c_slave/SLICE_580">i2c_slave/SLICE_580</A>
ROUTE         6     0.815<A href="#@net:n14354:R34C32C.F1:R34C33C.A1:0.815">     R34C32C.F1 to R34C33C.A1    </A> <A href="#@net:n14354">n14354</A>
CTOF_DEL    ---     0.236     R34C33C.A1 to     R34C33C.F1 <A href="#@comp:i2c_slave/SLICE_571">i2c_slave/SLICE_571</A>
ROUTE         1     0.791<A href="#@net:i2c_slave/n12653:R34C33C.F1:R34C32B.B1:0.791">     R34C33C.F1 to R34C32B.B1    </A> <A href="#@net:i2c_slave/n12653">i2c_slave/n12653</A>
CTOF_DEL    ---     0.236     R34C32B.B1 to     R34C32B.F1 <A href="#@comp:i2c_slave/SLICE_581">i2c_slave/SLICE_581</A>
ROUTE         8     1.876<A href="#@net:i2c_slave/n7819:R34C32B.F1:R29C25D.A0:1.876">     R34C32B.F1 to R29C25D.A0    </A> <A href="#@net:i2c_slave/n7819">i2c_slave/n7819</A>
CTOF_DEL    ---     0.236     R29C25D.A0 to     R29C25D.F0 <A href="#@comp:i2c_slave/SLICE_647">i2c_slave/SLICE_647</A>
ROUTE         4     1.082<A href="#@net:int_clk_out_enable_76:R29C25D.F0:R27C23A.CE:1.082">     R29C25D.F0 to R27C23A.CE    </A> <A href="#@net:int_clk_out_enable_76">int_clk_out_enable_76</A> (to <A href="#@net:int_clk_out">int_clk_out</A>)
                  --------
                    7.552   (19.5% logic, 80.5% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:ROUTE, 2.137,OSC.OSC,R38C26A.CLK,int_clk_out">Source Clock Path</A> osch_inst to i2c_slave/SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       194     2.137<A href="#@net:int_clk_out:OSC.OSC:R38C26A.CLK:2.137">        OSC.OSC to R38C26A.CLK   </A> <A href="#@net:int_clk_out">int_clk_out</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:ROUTE, 2.137,OSC.OSC,R27C23A.CLK,int_clk_out">Destination Clock Path</A> osch_inst to SLICE_732:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       194     2.137<A href="#@net:int_clk_out:OSC.OSC:R27C23A.CLK:2.137">        OSC.OSC to R27C23A.CLK   </A> <A href="#@net:int_clk_out">int_clk_out</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 95.679ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:i2c_slave/SLICE_435">i2c_slave/wb_stb_o_reg_142</A>  (from <A href="#@net:int_clk_out">int_clk_out</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_740">spi4_test_pattern_i13</A>  (to <A href="#@net:int_clk_out">int_clk_out</A> +)

   Delay:               7.541ns  (19.5% logic, 80.5% route), 5 logic levels.

 Constraint Details:

      7.541ns physical path delay i2c_slave/SLICE_435 to SLICE_740 meets
    103.093ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 103.220ns) by 95.679ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:REG_DEL, 0.525,R38C26A.CLK,R38C26A.Q0,i2c_slave/SLICE_435:ROUTE, 1.519,R38C26A.Q0,R34C32C.A1,wb_stb_o:CTOF_DEL, 0.236,R34C32C.A1,R34C32C.F1,i2c_slave/SLICE_580:ROUTE, 0.815,R34C32C.F1,R34C33C.A1,n14354:CTOF_DEL, 0.236,R34C33C.A1,R34C33C.F1,i2c_slave/SLICE_571:ROUTE, 0.791,R34C33C.F1,R34C32B.B1,i2c_slave/n12653:CTOF_DEL, 0.236,R34C32B.B1,R34C32B.F1,i2c_slave/SLICE_581:ROUTE, 1.876,R34C32B.F1,R29C25D.A1,i2c_slave/n7819:CTOF_DEL, 0.236,R29C25D.A1,R29C25D.F1,i2c_slave/SLICE_647:ROUTE, 1.071,R29C25D.F1,R27C22B.CE,int_clk_out_enable_70">Data path</A> i2c_slave/SLICE_435 to SLICE_740:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C26A.CLK to     R38C26A.Q0 <A href="#@comp:i2c_slave/SLICE_435">i2c_slave/SLICE_435</A> (from <A href="#@net:int_clk_out">int_clk_out</A>)
ROUTE         5     1.519<A href="#@net:wb_stb_o:R38C26A.Q0:R34C32C.A1:1.519">     R38C26A.Q0 to R34C32C.A1    </A> <A href="#@net:wb_stb_o">wb_stb_o</A>
CTOF_DEL    ---     0.236     R34C32C.A1 to     R34C32C.F1 <A href="#@comp:i2c_slave/SLICE_580">i2c_slave/SLICE_580</A>
ROUTE         6     0.815<A href="#@net:n14354:R34C32C.F1:R34C33C.A1:0.815">     R34C32C.F1 to R34C33C.A1    </A> <A href="#@net:n14354">n14354</A>
CTOF_DEL    ---     0.236     R34C33C.A1 to     R34C33C.F1 <A href="#@comp:i2c_slave/SLICE_571">i2c_slave/SLICE_571</A>
ROUTE         1     0.791<A href="#@net:i2c_slave/n12653:R34C33C.F1:R34C32B.B1:0.791">     R34C33C.F1 to R34C32B.B1    </A> <A href="#@net:i2c_slave/n12653">i2c_slave/n12653</A>
CTOF_DEL    ---     0.236     R34C32B.B1 to     R34C32B.F1 <A href="#@comp:i2c_slave/SLICE_581">i2c_slave/SLICE_581</A>
ROUTE         8     1.876<A href="#@net:i2c_slave/n7819:R34C32B.F1:R29C25D.A1:1.876">     R34C32B.F1 to R29C25D.A1    </A> <A href="#@net:i2c_slave/n7819">i2c_slave/n7819</A>
CTOF_DEL    ---     0.236     R29C25D.A1 to     R29C25D.F1 <A href="#@comp:i2c_slave/SLICE_647">i2c_slave/SLICE_647</A>
ROUTE         4     1.071<A href="#@net:int_clk_out_enable_70:R29C25D.F1:R27C22B.CE:1.071">     R29C25D.F1 to R27C22B.CE    </A> <A href="#@net:int_clk_out_enable_70">int_clk_out_enable_70</A> (to <A href="#@net:int_clk_out">int_clk_out</A>)
                  --------
                    7.541   (19.5% logic, 80.5% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:ROUTE, 2.137,OSC.OSC,R38C26A.CLK,int_clk_out">Source Clock Path</A> osch_inst to i2c_slave/SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       194     2.137<A href="#@net:int_clk_out:OSC.OSC:R38C26A.CLK:2.137">        OSC.OSC to R38C26A.CLK   </A> <A href="#@net:int_clk_out">int_clk_out</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:ROUTE, 2.137,OSC.OSC,R27C22B.CLK,int_clk_out">Destination Clock Path</A> osch_inst to SLICE_740:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       194     2.137<A href="#@net:int_clk_out:OSC.OSC:R27C22B.CLK:2.137">        OSC.OSC to R27C22B.CLK   </A> <A href="#@net:int_clk_out">int_clk_out</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 95.697ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:i2c_slave/SLICE_82">i2c_slave/addr_reg_1307__i0</A>  (from <A href="#@net:int_clk_out">int_clk_out</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_237">spi1_test_pattern_i7</A>  (to <A href="#@net:int_clk_out">int_clk_out</A> +)

   Delay:               7.523ns  (19.5% logic, 80.5% route), 5 logic levels.

 Constraint Details:

      7.523ns physical path delay i2c_slave/SLICE_82 to SLICE_237 meets
    103.093ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 103.220ns) by 95.697ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:REG_DEL, 0.525,R35C28B.CLK,R35C28B.Q0,i2c_slave/SLICE_82:ROUTE, 2.749,R35C28B.Q0,R34C33D.B0,wb_adr_o_0:CTOF_DEL, 0.236,R34C33D.B0,R34C33D.F0,i2c_slave/SLICE_815:ROUTE, 0.382,R34C33D.F0,R34C33A.C1,i2c_slave/n12891:CTOF_DEL, 0.236,R34C33A.C1,R34C33A.F1,i2c_slave/SLICE_585:ROUTE, 0.778,R34C33A.F1,R33C33B.B1,i2c_slave/n12903:CTOF_DEL, 0.236,R33C33B.B1,R33C33B.F1,i2c_slave/SLICE_598:ROUTE, 1.186,R33C33B.F1,R29C32D.C0,int_clk_out_enable_122:CTOF_DEL, 0.236,R29C32D.C0,R29C32D.F0,i2c_slave/i2c_slave_inst/SLICE_849:ROUTE, 0.959,R29C32D.F0,R29C31D.CE,int_clk_out_enable_121">Data path</A> i2c_slave/SLICE_82 to SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R35C28B.CLK to     R35C28B.Q0 <A href="#@comp:i2c_slave/SLICE_82">i2c_slave/SLICE_82</A> (from <A href="#@net:int_clk_out">int_clk_out</A>)
ROUTE       109     2.749<A href="#@net:wb_adr_o_0:R35C28B.Q0:R34C33D.B0:2.749">     R35C28B.Q0 to R34C33D.B0    </A> <A href="#@net:wb_adr_o_0">wb_adr_o_0</A>
CTOF_DEL    ---     0.236     R34C33D.B0 to     R34C33D.F0 <A href="#@comp:i2c_slave/SLICE_815">i2c_slave/SLICE_815</A>
ROUTE         1     0.382<A href="#@net:i2c_slave/n12891:R34C33D.F0:R34C33A.C1:0.382">     R34C33D.F0 to R34C33A.C1    </A> <A href="#@net:i2c_slave/n12891">i2c_slave/n12891</A>
CTOF_DEL    ---     0.236     R34C33A.C1 to     R34C33A.F1 <A href="#@comp:i2c_slave/SLICE_585">i2c_slave/SLICE_585</A>
ROUTE         1     0.778<A href="#@net:i2c_slave/n12903:R34C33A.F1:R33C33B.B1:0.778">     R34C33A.F1 to R33C33B.B1    </A> <A href="#@net:i2c_slave/n12903">i2c_slave/n12903</A>
CTOF_DEL    ---     0.236     R33C33B.B1 to     R33C33B.F1 <A href="#@comp:i2c_slave/SLICE_598">i2c_slave/SLICE_598</A>
ROUTE         4     1.186<A href="#@net:int_clk_out_enable_122:R33C33B.F1:R29C32D.C0:1.186">     R33C33B.F1 to R29C32D.C0    </A> <A href="#@net:int_clk_out_enable_122">int_clk_out_enable_122</A>
CTOF_DEL    ---     0.236     R29C32D.C0 to     R29C32D.F0 <A href="#@comp:i2c_slave/i2c_slave_inst/SLICE_849">i2c_slave/i2c_slave_inst/SLICE_849</A>
ROUTE         4     0.959<A href="#@net:int_clk_out_enable_121:R29C32D.F0:R29C31D.CE:0.959">     R29C32D.F0 to R29C31D.CE    </A> <A href="#@net:int_clk_out_enable_121">int_clk_out_enable_121</A> (to <A href="#@net:int_clk_out">int_clk_out</A>)
                  --------
                    7.523   (19.5% logic, 80.5% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:ROUTE, 2.137,OSC.OSC,R35C28B.CLK,int_clk_out">Source Clock Path</A> osch_inst to i2c_slave/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       194     2.137<A href="#@net:int_clk_out:OSC.OSC:R35C28B.CLK:2.137">        OSC.OSC to R35C28B.CLK   </A> <A href="#@net:int_clk_out">int_clk_out</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'int_clk_out' 9.700000 MHz ;:ROUTE, 2.137,OSC.OSC,R29C31D.CLK,int_clk_out">Destination Clock Path</A> osch_inst to SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       194     2.137<A href="#@net:int_clk_out:OSC.OSC:R29C31D.CLK:2.137">        OSC.OSC to R29C31D.CLK   </A> <A href="#@net:int_clk_out">int_clk_out</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

Report:  128.222MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'dpll_clkout0_c' 10.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "dpll_clkout0_c" 10.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'second_pll/CLKOP' 200.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "second_pll/CLKOP" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY PORT 'dpll_clkout2' 8.000000 MH"></A>================================================================================
Preference: FREQUENCY PORT "dpll_clkout2" 8.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 120.000ns
         The internal maximum frequency of the following component is 200.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            <A href="#@comp:dpll_clkout2">dpll_clkout2</A>

   Delay:               5.000ns -- based on Minimum Pulse Width

Report:  200.000MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY PORT 'dpll_clkout0' 10.000000 MH"></A>================================================================================
Preference: FREQUENCY PORT "dpll_clkout0" 10.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 95.000ns
         The internal maximum frequency of the following component is 200.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            <A href="#@comp:dpll_clkout0">dpll_clkout0</A>

   Delay:               5.000ns -- based on Minimum Pulse Width

Report:  200.000MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'internal_80MHz' 80.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "internal_80MHz" 80.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 4.287ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           <A href="#@comp:wifi_q_fifo_dc/pdp_ram_0_0_0">wifi_q_fifo_dc/pdp_ram_0_0_0</A>(ASIC)  (from <A href="#@net:internal_80MHz">internal_80MHz</A> +)
   Destination:    FF         Data in        <A href="#@comp:wifi_q_spi/SLICE_488">wifi_q_spi/shift_reg_i10</A>  (to <A href="#@net:internal_80MHz">internal_80MHz</A> +)

   Delay:               8.373ns  (75.3% logic, 24.7% route), 3 logic levels.

 Constraint Details:

      8.373ns physical path delay wifi_q_fifo_dc/pdp_ram_0_0_0 to wifi_q_spi/SLICE_488 meets
     12.500ns delay constraint less
      0.100ns skew and
     -0.260ns DIN_SET requirement (totaling 12.660ns) by 4.287ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:C2Q_DEL, 5.830,EBR_R25C19.CLKB,EBR_R25C19.DOB10,wifi_q_fifo_dc/pdp_ram_0_0_0:ROUTE, 1.248,EBR_R25C19.DOB10,R28C23C.B0,wifi_q_fifo_data_out_10:CTOF_DEL, 0.236,R28C23C.B0,R28C23C.F0,SLICE_737:ROUTE, 0.823,R28C23C.F0,R27C21D.C0,spi4_sck_N_442_10:CTOF_DEL, 0.236,R27C21D.C0,R27C21D.F0,wifi_q_spi/SLICE_488:ROUTE, 0.000,R27C21D.F0,R27C21D.DI0,wifi_q_spi/shift_reg_15_N_1129_10">Data path</A> wifi_q_fifo_dc/pdp_ram_0_0_0 to wifi_q_spi/SLICE_488:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.830 EBR_R25C19.CLKB to EBR_R25C19.DOB10 <A href="#@comp:wifi_q_fifo_dc/pdp_ram_0_0_0">wifi_q_fifo_dc/pdp_ram_0_0_0</A> (from <A href="#@net:internal_80MHz">internal_80MHz</A>)
ROUTE         1     1.248<A href="#@net:wifi_q_fifo_data_out_10:EBR_R25C19.DOB10:R28C23C.B0:1.248"> EBR_R25C19.DOB10 to R28C23C.B0    </A> <A href="#@net:wifi_q_fifo_data_out_10">wifi_q_fifo_data_out_10</A>
CTOF_DEL    ---     0.236     R28C23C.B0 to     R28C23C.F0 <A href="#@comp:SLICE_737">SLICE_737</A>
ROUTE         1     0.823<A href="#@net:spi4_sck_N_442_10:R28C23C.F0:R27C21D.C0:0.823">     R28C23C.F0 to R27C21D.C0    </A> <A href="#@net:spi4_sck_N_442_10">spi4_sck_N_442_10</A>
CTOF_DEL    ---     0.236     R27C21D.C0 to     R27C21D.F0 <A href="#@comp:wifi_q_spi/SLICE_488">wifi_q_spi/SLICE_488</A>
ROUTE         1     0.000<A href="#@net:wifi_q_spi/shift_reg_15_N_1129_10:R27C21D.F0:R27C21D.DI0:0.000">     R27C21D.F0 to R27C21D.DI0   </A> <A href="#@net:wifi_q_spi/shift_reg_15_N_1129_10">wifi_q_spi/shift_reg_15_N_1129_10</A> (to <A href="#@net:internal_80MHz">internal_80MHz</A>)
                  --------
                    8.373   (75.3% logic, 24.7% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:ROUTE, 2.237,PLL_BL0.CLKOS2,EBR_R25C19.CLKB,internal_80MHz">Source Clock Path</A> my_pll/PLLInst_0 to wifi_q_fifo_dc/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.237<A href="#@net:internal_80MHz:PLL_BL0.CLKOS2:EBR_R25C19.CLKB:2.237"> PLL_BL0.CLKOS2 to EBR_R25C19.CLKB</A> <A href="#@net:internal_80MHz">internal_80MHz</A>
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOS2,R27C21D.CLK,internal_80MHz">Destination Clock Path</A> my_pll/PLLInst_0 to wifi_q_spi/SLICE_488:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.137<A href="#@net:internal_80MHz:PLL_BL0.CLKOS2:R27C21D.CLK:2.137"> PLL_BL0.CLKOS2 to R27C21D.CLK   </A> <A href="#@net:internal_80MHz">internal_80MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 4.399ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           <A href="#@comp:subg_q_fifo_dc/pdp_ram_0_0_0">subg_q_fifo_dc/pdp_ram_0_0_0</A>(ASIC)  (from <A href="#@net:internal_80MHz">internal_80MHz</A> +)
   Destination:    FF         Data in        <A href="#@comp:subg_q_spi/SLICE_338">subg_q_spi/shift_reg_i7</A>  (to <A href="#@net:internal_80MHz">internal_80MHz</A> +)

   Delay:               8.267ns  (76.2% logic, 23.8% route), 3 logic levels.

 Constraint Details:

      8.267ns physical path delay subg_q_fifo_dc/pdp_ram_0_0_0 to subg_q_spi/SLICE_338 meets
     12.500ns delay constraint less
      0.100ns skew and
     -0.266ns DIN_SET requirement (totaling 12.666ns) by 4.399ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:C2Q_DEL, 5.830,EBR_R25C35.CLKB,EBR_R25C35.DOB7,subg_q_fifo_dc/pdp_ram_0_0_0:ROUTE, 1.142,EBR_R25C35.DOB7,R27C33D.D0,subg_q_fifo_data_out_7:CTOF_DEL, 0.236,R27C33D.D0,R27C33D.F0,SLICE_704:ROUTE, 0.823,R27C33D.F0,R28C35B.C1,spi2_sck_N_410_7:CTOF_DEL, 0.236,R28C35B.C1,R28C35B.F1,subg_q_spi/SLICE_338:ROUTE, 0.000,R28C35B.F1,R28C35B.DI1,subg_q_spi/shift_reg_15_N_1129_7">Data path</A> subg_q_fifo_dc/pdp_ram_0_0_0 to subg_q_spi/SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.830 EBR_R25C35.CLKB to EBR_R25C35.DOB7 <A href="#@comp:subg_q_fifo_dc/pdp_ram_0_0_0">subg_q_fifo_dc/pdp_ram_0_0_0</A> (from <A href="#@net:internal_80MHz">internal_80MHz</A>)
ROUTE         1     1.142<A href="#@net:subg_q_fifo_data_out_7:EBR_R25C35.DOB7:R27C33D.D0:1.142"> EBR_R25C35.DOB7 to R27C33D.D0    </A> <A href="#@net:subg_q_fifo_data_out_7">subg_q_fifo_data_out_7</A>
CTOF_DEL    ---     0.236     R27C33D.D0 to     R27C33D.F0 <A href="#@comp:SLICE_704">SLICE_704</A>
ROUTE         1     0.823<A href="#@net:spi2_sck_N_410_7:R27C33D.F0:R28C35B.C1:0.823">     R27C33D.F0 to R28C35B.C1    </A> <A href="#@net:spi2_sck_N_410_7">spi2_sck_N_410_7</A>
CTOF_DEL    ---     0.236     R28C35B.C1 to     R28C35B.F1 <A href="#@comp:subg_q_spi/SLICE_338">subg_q_spi/SLICE_338</A>
ROUTE         1     0.000<A href="#@net:subg_q_spi/shift_reg_15_N_1129_7:R28C35B.F1:R28C35B.DI1:0.000">     R28C35B.F1 to R28C35B.DI1   </A> <A href="#@net:subg_q_spi/shift_reg_15_N_1129_7">subg_q_spi/shift_reg_15_N_1129_7</A> (to <A href="#@net:internal_80MHz">internal_80MHz</A>)
                  --------
                    8.267   (76.2% logic, 23.8% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:ROUTE, 2.237,PLL_BL0.CLKOS2,EBR_R25C35.CLKB,internal_80MHz">Source Clock Path</A> my_pll/PLLInst_0 to subg_q_fifo_dc/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.237<A href="#@net:internal_80MHz:PLL_BL0.CLKOS2:EBR_R25C35.CLKB:2.237"> PLL_BL0.CLKOS2 to EBR_R25C35.CLKB</A> <A href="#@net:internal_80MHz">internal_80MHz</A>
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOS2,R28C35B.CLK,internal_80MHz">Destination Clock Path</A> my_pll/PLLInst_0 to subg_q_spi/SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.137<A href="#@net:internal_80MHz:PLL_BL0.CLKOS2:R28C35B.CLK:2.137"> PLL_BL0.CLKOS2 to R28C35B.CLK   </A> <A href="#@net:internal_80MHz">internal_80MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 4.430ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           <A href="#@comp:wifi_i_fifo_dc/pdp_ram_0_0_0">wifi_i_fifo_dc/pdp_ram_0_0_0</A>(ASIC)  (from <A href="#@net:internal_80MHz">internal_80MHz</A> +)
   Destination:    FF         Data in        <A href="#@comp:wifi_i_spi/SLICE_455">wifi_i_spi/shift_reg_i0</A>  (to <A href="#@net:internal_80MHz">internal_80MHz</A> +)

   Delay:               8.230ns  (76.6% logic, 23.4% route), 3 logic levels.

 Constraint Details:

      8.230ns physical path delay wifi_i_fifo_dc/pdp_ram_0_0_0 to wifi_i_spi/SLICE_455 meets
     12.500ns delay constraint less
      0.100ns skew and
     -0.260ns DIN_SET requirement (totaling 12.660ns) by 4.430ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:C2Q_DEL, 5.830,EBR_R25C22.CLKB,EBR_R25C22.DOB0,wifi_i_fifo_dc/pdp_ram_0_0_0:ROUTE, 1.111,EBR_R25C22.DOB0,R26C27D.D0,wifi_i_fifo_data_out_0:CTOF_DEL, 0.236,R26C27D.D0,R26C27D.F0,SLICE_752:ROUTE, 0.817,R26C27D.F0,R26C23B.D0,spi3_sck_N_426_0:CTOF_DEL, 0.236,R26C23B.D0,R26C23B.F0,wifi_i_spi/SLICE_455:ROUTE, 0.000,R26C23B.F0,R26C23B.DI0,wifi_i_spi/shift_reg_15_N_1129_0">Data path</A> wifi_i_fifo_dc/pdp_ram_0_0_0 to wifi_i_spi/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.830 EBR_R25C22.CLKB to EBR_R25C22.DOB0 <A href="#@comp:wifi_i_fifo_dc/pdp_ram_0_0_0">wifi_i_fifo_dc/pdp_ram_0_0_0</A> (from <A href="#@net:internal_80MHz">internal_80MHz</A>)
ROUTE         1     1.111<A href="#@net:wifi_i_fifo_data_out_0:EBR_R25C22.DOB0:R26C27D.D0:1.111"> EBR_R25C22.DOB0 to R26C27D.D0    </A> <A href="#@net:wifi_i_fifo_data_out_0">wifi_i_fifo_data_out_0</A>
CTOF_DEL    ---     0.236     R26C27D.D0 to     R26C27D.F0 <A href="#@comp:SLICE_752">SLICE_752</A>
ROUTE         1     0.817<A href="#@net:spi3_sck_N_426_0:R26C27D.F0:R26C23B.D0:0.817">     R26C27D.F0 to R26C23B.D0    </A> <A href="#@net:spi3_sck_N_426_0">spi3_sck_N_426_0</A>
CTOF_DEL    ---     0.236     R26C23B.D0 to     R26C23B.F0 <A href="#@comp:wifi_i_spi/SLICE_455">wifi_i_spi/SLICE_455</A>
ROUTE         1     0.000<A href="#@net:wifi_i_spi/shift_reg_15_N_1129_0:R26C23B.F0:R26C23B.DI0:0.000">     R26C23B.F0 to R26C23B.DI0   </A> <A href="#@net:wifi_i_spi/shift_reg_15_N_1129_0">wifi_i_spi/shift_reg_15_N_1129_0</A> (to <A href="#@net:internal_80MHz">internal_80MHz</A>)
                  --------
                    8.230   (76.6% logic, 23.4% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:ROUTE, 2.237,PLL_BL0.CLKOS2,EBR_R25C22.CLKB,internal_80MHz">Source Clock Path</A> my_pll/PLLInst_0 to wifi_i_fifo_dc/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.237<A href="#@net:internal_80MHz:PLL_BL0.CLKOS2:EBR_R25C22.CLKB:2.237"> PLL_BL0.CLKOS2 to EBR_R25C22.CLKB</A> <A href="#@net:internal_80MHz">internal_80MHz</A>
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOS2,R26C23B.CLK,internal_80MHz">Destination Clock Path</A> my_pll/PLLInst_0 to wifi_i_spi/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.137<A href="#@net:internal_80MHz:PLL_BL0.CLKOS2:R26C23B.CLK:2.137"> PLL_BL0.CLKOS2 to R26C23B.CLK   </A> <A href="#@net:internal_80MHz">internal_80MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 4.457ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           <A href="#@comp:wifi_q_fifo_dc/pdp_ram_0_0_0">wifi_q_fifo_dc/pdp_ram_0_0_0</A>(ASIC)  (from <A href="#@net:internal_80MHz">internal_80MHz</A> +)
   Destination:    FF         Data in        <A href="#@comp:wifi_q_spi/SLICE_486">wifi_q_spi/shift_reg_i6</A>  (to <A href="#@net:internal_80MHz">internal_80MHz</A> +)

   Delay:               8.203ns  (76.8% logic, 23.2% route), 3 logic levels.

 Constraint Details:

      8.203ns physical path delay wifi_q_fifo_dc/pdp_ram_0_0_0 to wifi_q_spi/SLICE_486 meets
     12.500ns delay constraint less
      0.100ns skew and
     -0.260ns DIN_SET requirement (totaling 12.660ns) by 4.457ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:C2Q_DEL, 5.830,EBR_R25C19.CLKB,EBR_R25C19.DOB6,wifi_q_fifo_dc/pdp_ram_0_0_0:ROUTE, 1.299,EBR_R25C19.DOB6,R28C24D.D0,wifi_q_fifo_data_out_6:CTOF_DEL, 0.236,R28C24D.D0,R28C24D.F0,SLICE_733:ROUTE, 0.602,R28C24D.F0,R28C22C.C0,spi4_sck_N_442_6:CTOF_DEL, 0.236,R28C22C.C0,R28C22C.F0,wifi_q_spi/SLICE_486:ROUTE, 0.000,R28C22C.F0,R28C22C.DI0,wifi_q_spi/shift_reg_15_N_1129_6">Data path</A> wifi_q_fifo_dc/pdp_ram_0_0_0 to wifi_q_spi/SLICE_486:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.830 EBR_R25C19.CLKB to EBR_R25C19.DOB6 <A href="#@comp:wifi_q_fifo_dc/pdp_ram_0_0_0">wifi_q_fifo_dc/pdp_ram_0_0_0</A> (from <A href="#@net:internal_80MHz">internal_80MHz</A>)
ROUTE         1     1.299<A href="#@net:wifi_q_fifo_data_out_6:EBR_R25C19.DOB6:R28C24D.D0:1.299"> EBR_R25C19.DOB6 to R28C24D.D0    </A> <A href="#@net:wifi_q_fifo_data_out_6">wifi_q_fifo_data_out_6</A>
CTOF_DEL    ---     0.236     R28C24D.D0 to     R28C24D.F0 <A href="#@comp:SLICE_733">SLICE_733</A>
ROUTE         1     0.602<A href="#@net:spi4_sck_N_442_6:R28C24D.F0:R28C22C.C0:0.602">     R28C24D.F0 to R28C22C.C0    </A> <A href="#@net:spi4_sck_N_442_6">spi4_sck_N_442_6</A>
CTOF_DEL    ---     0.236     R28C22C.C0 to     R28C22C.F0 <A href="#@comp:wifi_q_spi/SLICE_486">wifi_q_spi/SLICE_486</A>
ROUTE         1     0.000<A href="#@net:wifi_q_spi/shift_reg_15_N_1129_6:R28C22C.F0:R28C22C.DI0:0.000">     R28C22C.F0 to R28C22C.DI0   </A> <A href="#@net:wifi_q_spi/shift_reg_15_N_1129_6">wifi_q_spi/shift_reg_15_N_1129_6</A> (to <A href="#@net:internal_80MHz">internal_80MHz</A>)
                  --------
                    8.203   (76.8% logic, 23.2% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:ROUTE, 2.237,PLL_BL0.CLKOS2,EBR_R25C19.CLKB,internal_80MHz">Source Clock Path</A> my_pll/PLLInst_0 to wifi_q_fifo_dc/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.237<A href="#@net:internal_80MHz:PLL_BL0.CLKOS2:EBR_R25C19.CLKB:2.237"> PLL_BL0.CLKOS2 to EBR_R25C19.CLKB</A> <A href="#@net:internal_80MHz">internal_80MHz</A>
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOS2,R28C22C.CLK,internal_80MHz">Destination Clock Path</A> my_pll/PLLInst_0 to wifi_q_spi/SLICE_486:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.137<A href="#@net:internal_80MHz:PLL_BL0.CLKOS2:R28C22C.CLK:2.137"> PLL_BL0.CLKOS2 to R28C22C.CLK   </A> <A href="#@net:internal_80MHz">internal_80MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 4.501ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           <A href="#@comp:wifi_q_fifo_dc/pdp_ram_0_0_0">wifi_q_fifo_dc/pdp_ram_0_0_0</A>(ASIC)  (from <A href="#@net:internal_80MHz">internal_80MHz</A> +)
   Destination:    FF         Data in        <A href="#@comp:wifi_q_spi/SLICE_487">wifi_q_spi/shift_reg_i8</A>  (to <A href="#@net:internal_80MHz">internal_80MHz</A> +)

   Delay:               8.159ns  (77.2% logic, 22.8% route), 3 logic levels.

 Constraint Details:

      8.159ns physical path delay wifi_q_fifo_dc/pdp_ram_0_0_0 to wifi_q_spi/SLICE_487 meets
     12.500ns delay constraint less
      0.100ns skew and
     -0.260ns DIN_SET requirement (totaling 12.660ns) by 4.501ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:C2Q_DEL, 5.830,EBR_R25C19.CLKB,EBR_R25C19.DOB8,wifi_q_fifo_dc/pdp_ram_0_0_0:ROUTE, 1.255,EBR_R25C19.DOB8,R27C23D.B0,wifi_q_fifo_data_out_8:CTOF_DEL, 0.236,R27C23D.B0,R27C23D.F0,SLICE_735:ROUTE, 0.602,R27C23D.F0,R27C22A.C0,spi4_sck_N_442_8:CTOF_DEL, 0.236,R27C22A.C0,R27C22A.F0,wifi_q_spi/SLICE_487:ROUTE, 0.000,R27C22A.F0,R27C22A.DI0,wifi_q_spi/shift_reg_15_N_1129_8">Data path</A> wifi_q_fifo_dc/pdp_ram_0_0_0 to wifi_q_spi/SLICE_487:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.830 EBR_R25C19.CLKB to EBR_R25C19.DOB8 <A href="#@comp:wifi_q_fifo_dc/pdp_ram_0_0_0">wifi_q_fifo_dc/pdp_ram_0_0_0</A> (from <A href="#@net:internal_80MHz">internal_80MHz</A>)
ROUTE         1     1.255<A href="#@net:wifi_q_fifo_data_out_8:EBR_R25C19.DOB8:R27C23D.B0:1.255"> EBR_R25C19.DOB8 to R27C23D.B0    </A> <A href="#@net:wifi_q_fifo_data_out_8">wifi_q_fifo_data_out_8</A>
CTOF_DEL    ---     0.236     R27C23D.B0 to     R27C23D.F0 <A href="#@comp:SLICE_735">SLICE_735</A>
ROUTE         1     0.602<A href="#@net:spi4_sck_N_442_8:R27C23D.F0:R27C22A.C0:0.602">     R27C23D.F0 to R27C22A.C0    </A> <A href="#@net:spi4_sck_N_442_8">spi4_sck_N_442_8</A>
CTOF_DEL    ---     0.236     R27C22A.C0 to     R27C22A.F0 <A href="#@comp:wifi_q_spi/SLICE_487">wifi_q_spi/SLICE_487</A>
ROUTE         1     0.000<A href="#@net:wifi_q_spi/shift_reg_15_N_1129_8:R27C22A.F0:R27C22A.DI0:0.000">     R27C22A.F0 to R27C22A.DI0   </A> <A href="#@net:wifi_q_spi/shift_reg_15_N_1129_8">wifi_q_spi/shift_reg_15_N_1129_8</A> (to <A href="#@net:internal_80MHz">internal_80MHz</A>)
                  --------
                    8.159   (77.2% logic, 22.8% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:ROUTE, 2.237,PLL_BL0.CLKOS2,EBR_R25C19.CLKB,internal_80MHz">Source Clock Path</A> my_pll/PLLInst_0 to wifi_q_fifo_dc/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.237<A href="#@net:internal_80MHz:PLL_BL0.CLKOS2:EBR_R25C19.CLKB:2.237"> PLL_BL0.CLKOS2 to EBR_R25C19.CLKB</A> <A href="#@net:internal_80MHz">internal_80MHz</A>
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOS2,R27C22A.CLK,internal_80MHz">Destination Clock Path</A> my_pll/PLLInst_0 to wifi_q_spi/SLICE_487:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.137<A href="#@net:internal_80MHz:PLL_BL0.CLKOS2:R27C22A.CLK:2.137"> PLL_BL0.CLKOS2 to R27C22A.CLK   </A> <A href="#@net:internal_80MHz">internal_80MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 4.502ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           <A href="#@comp:subg_i_fifo_dc/pdp_ram_0_0_0">subg_i_fifo_dc/pdp_ram_0_0_0</A>(ASIC)  (from <A href="#@net:internal_80MHz">internal_80MHz</A> +)
   Destination:    FF         Data in        <A href="#@comp:subg_i_spi/SLICE_312">subg_i_spi/shift_reg_i10</A>  (to <A href="#@net:internal_80MHz">internal_80MHz</A> +)

   Delay:               8.158ns  (77.2% logic, 22.8% route), 3 logic levels.

 Constraint Details:

      8.158ns physical path delay subg_i_fifo_dc/pdp_ram_0_0_0 to subg_i_spi/SLICE_312 meets
     12.500ns delay constraint less
      0.100ns skew and
     -0.260ns DIN_SET requirement (totaling 12.660ns) by 4.502ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:C2Q_DEL, 5.830,EBR_R25C33.CLKB,EBR_R25C33.DOB10,subg_i_fifo_dc/pdp_ram_0_0_0:ROUTE, 1.179,EBR_R25C33.DOB10,R28C31C.D0,subg_i_fifo_data_out_10:CTOF_DEL, 0.236,R28C31C.D0,R28C31C.F0,SLICE_700:ROUTE, 0.677,R28C31C.F0,R28C32C.C0,spi1_sck_N_394_10:CTOF_DEL, 0.236,R28C32C.C0,R28C32C.F0,subg_i_spi/SLICE_312:ROUTE, 0.000,R28C32C.F0,R28C32C.DI0,subg_i_spi/shift_reg_15_N_1129_10">Data path</A> subg_i_fifo_dc/pdp_ram_0_0_0 to subg_i_spi/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.830 EBR_R25C33.CLKB to EBR_R25C33.DOB10 <A href="#@comp:subg_i_fifo_dc/pdp_ram_0_0_0">subg_i_fifo_dc/pdp_ram_0_0_0</A> (from <A href="#@net:internal_80MHz">internal_80MHz</A>)
ROUTE         1     1.179<A href="#@net:subg_i_fifo_data_out_10:EBR_R25C33.DOB10:R28C31C.D0:1.179"> EBR_R25C33.DOB10 to R28C31C.D0    </A> <A href="#@net:subg_i_fifo_data_out_10">subg_i_fifo_data_out_10</A>
CTOF_DEL    ---     0.236     R28C31C.D0 to     R28C31C.F0 <A href="#@comp:SLICE_700">SLICE_700</A>
ROUTE         1     0.677<A href="#@net:spi1_sck_N_394_10:R28C31C.F0:R28C32C.C0:0.677">     R28C31C.F0 to R28C32C.C0    </A> <A href="#@net:spi1_sck_N_394_10">spi1_sck_N_394_10</A>
CTOF_DEL    ---     0.236     R28C32C.C0 to     R28C32C.F0 <A href="#@comp:subg_i_spi/SLICE_312">subg_i_spi/SLICE_312</A>
ROUTE         1     0.000<A href="#@net:subg_i_spi/shift_reg_15_N_1129_10:R28C32C.F0:R28C32C.DI0:0.000">     R28C32C.F0 to R28C32C.DI0   </A> <A href="#@net:subg_i_spi/shift_reg_15_N_1129_10">subg_i_spi/shift_reg_15_N_1129_10</A> (to <A href="#@net:internal_80MHz">internal_80MHz</A>)
                  --------
                    8.158   (77.2% logic, 22.8% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:ROUTE, 2.237,PLL_BL0.CLKOS2,EBR_R25C33.CLKB,internal_80MHz">Source Clock Path</A> my_pll/PLLInst_0 to subg_i_fifo_dc/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.237<A href="#@net:internal_80MHz:PLL_BL0.CLKOS2:EBR_R25C33.CLKB:2.237"> PLL_BL0.CLKOS2 to EBR_R25C33.CLKB</A> <A href="#@net:internal_80MHz">internal_80MHz</A>
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOS2,R28C32C.CLK,internal_80MHz">Destination Clock Path</A> my_pll/PLLInst_0 to subg_i_spi/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.137<A href="#@net:internal_80MHz:PLL_BL0.CLKOS2:R28C32C.CLK:2.137"> PLL_BL0.CLKOS2 to R28C32C.CLK   </A> <A href="#@net:internal_80MHz">internal_80MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 4.507ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           <A href="#@comp:wifi_q_fifo_dc/pdp_ram_0_0_0">wifi_q_fifo_dc/pdp_ram_0_0_0</A>(ASIC)  (from <A href="#@net:internal_80MHz">internal_80MHz</A> +)
   Destination:    FF         Data in        <A href="#@comp:wifi_q_spi/SLICE_485">wifi_q_spi/shift_reg_i5</A>  (to <A href="#@net:internal_80MHz">internal_80MHz</A> +)

   Delay:               8.159ns  (77.2% logic, 22.8% route), 3 logic levels.

 Constraint Details:

      8.159ns physical path delay wifi_q_fifo_dc/pdp_ram_0_0_0 to wifi_q_spi/SLICE_485 meets
     12.500ns delay constraint less
      0.100ns skew and
     -0.266ns DIN_SET requirement (totaling 12.666ns) by 4.507ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:C2Q_DEL, 5.830,EBR_R25C19.CLKB,EBR_R25C19.DOB5,wifi_q_fifo_dc/pdp_ram_0_0_0:ROUTE, 1.255,EBR_R25C19.DOB5,R27C23A.B0,wifi_q_fifo_data_out_5:CTOF_DEL, 0.236,R27C23A.B0,R27C23A.F0,SLICE_732:ROUTE, 0.602,R27C23A.F0,R28C23D.C1,spi4_sck_N_442_5:CTOF_DEL, 0.236,R28C23D.C1,R28C23D.F1,wifi_q_spi/SLICE_485:ROUTE, 0.000,R28C23D.F1,R28C23D.DI1,wifi_q_spi/shift_reg_15_N_1129_5">Data path</A> wifi_q_fifo_dc/pdp_ram_0_0_0 to wifi_q_spi/SLICE_485:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.830 EBR_R25C19.CLKB to EBR_R25C19.DOB5 <A href="#@comp:wifi_q_fifo_dc/pdp_ram_0_0_0">wifi_q_fifo_dc/pdp_ram_0_0_0</A> (from <A href="#@net:internal_80MHz">internal_80MHz</A>)
ROUTE         1     1.255<A href="#@net:wifi_q_fifo_data_out_5:EBR_R25C19.DOB5:R27C23A.B0:1.255"> EBR_R25C19.DOB5 to R27C23A.B0    </A> <A href="#@net:wifi_q_fifo_data_out_5">wifi_q_fifo_data_out_5</A>
CTOF_DEL    ---     0.236     R27C23A.B0 to     R27C23A.F0 <A href="#@comp:SLICE_732">SLICE_732</A>
ROUTE         1     0.602<A href="#@net:spi4_sck_N_442_5:R27C23A.F0:R28C23D.C1:0.602">     R27C23A.F0 to R28C23D.C1    </A> <A href="#@net:spi4_sck_N_442_5">spi4_sck_N_442_5</A>
CTOF_DEL    ---     0.236     R28C23D.C1 to     R28C23D.F1 <A href="#@comp:wifi_q_spi/SLICE_485">wifi_q_spi/SLICE_485</A>
ROUTE         1     0.000<A href="#@net:wifi_q_spi/shift_reg_15_N_1129_5:R28C23D.F1:R28C23D.DI1:0.000">     R28C23D.F1 to R28C23D.DI1   </A> <A href="#@net:wifi_q_spi/shift_reg_15_N_1129_5">wifi_q_spi/shift_reg_15_N_1129_5</A> (to <A href="#@net:internal_80MHz">internal_80MHz</A>)
                  --------
                    8.159   (77.2% logic, 22.8% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:ROUTE, 2.237,PLL_BL0.CLKOS2,EBR_R25C19.CLKB,internal_80MHz">Source Clock Path</A> my_pll/PLLInst_0 to wifi_q_fifo_dc/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.237<A href="#@net:internal_80MHz:PLL_BL0.CLKOS2:EBR_R25C19.CLKB:2.237"> PLL_BL0.CLKOS2 to EBR_R25C19.CLKB</A> <A href="#@net:internal_80MHz">internal_80MHz</A>
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOS2,R28C23D.CLK,internal_80MHz">Destination Clock Path</A> my_pll/PLLInst_0 to wifi_q_spi/SLICE_485:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.137<A href="#@net:internal_80MHz:PLL_BL0.CLKOS2:R28C23D.CLK:2.137"> PLL_BL0.CLKOS2 to R28C23D.CLK   </A> <A href="#@net:internal_80MHz">internal_80MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 4.519ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           <A href="#@comp:wifi_i_fifo_dc/pdp_ram_0_0_0">wifi_i_fifo_dc/pdp_ram_0_0_0</A>(ASIC)  (from <A href="#@net:internal_80MHz">internal_80MHz</A> +)
   Destination:    FF         Data in        <A href="#@comp:wifi_i_spi/SLICE_461">wifi_i_spi/shift_reg_i13</A>  (to <A href="#@net:internal_80MHz">internal_80MHz</A> +)

   Delay:               8.147ns  (77.4% logic, 22.6% route), 3 logic levels.

 Constraint Details:

      8.147ns physical path delay wifi_i_fifo_dc/pdp_ram_0_0_0 to wifi_i_spi/SLICE_461 meets
     12.500ns delay constraint less
      0.100ns skew and
     -0.266ns DIN_SET requirement (totaling 12.666ns) by 4.519ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:C2Q_DEL, 5.830,EBR_R25C22.CLKB,EBR_R25C22.DOB13,wifi_i_fifo_dc/pdp_ram_0_0_0:ROUTE, 1.230,EBR_R25C22.DOB13,R27C25B.A0,wifi_i_fifo_data_out_13:CTOF_DEL, 0.236,R27C25B.A0,R27C25B.F0,SLICE_727:ROUTE, 0.615,R27C25B.F0,R26C25D.C1,spi3_sck_N_426_13:CTOF_DEL, 0.236,R26C25D.C1,R26C25D.F1,wifi_i_spi/SLICE_461:ROUTE, 0.000,R26C25D.F1,R26C25D.DI1,wifi_i_spi/shift_reg_15_N_1129_13">Data path</A> wifi_i_fifo_dc/pdp_ram_0_0_0 to wifi_i_spi/SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.830 EBR_R25C22.CLKB to EBR_R25C22.DOB13 <A href="#@comp:wifi_i_fifo_dc/pdp_ram_0_0_0">wifi_i_fifo_dc/pdp_ram_0_0_0</A> (from <A href="#@net:internal_80MHz">internal_80MHz</A>)
ROUTE         1     1.230<A href="#@net:wifi_i_fifo_data_out_13:EBR_R25C22.DOB13:R27C25B.A0:1.230"> EBR_R25C22.DOB13 to R27C25B.A0    </A> <A href="#@net:wifi_i_fifo_data_out_13">wifi_i_fifo_data_out_13</A>
CTOF_DEL    ---     0.236     R27C25B.A0 to     R27C25B.F0 <A href="#@comp:SLICE_727">SLICE_727</A>
ROUTE         1     0.615<A href="#@net:spi3_sck_N_426_13:R27C25B.F0:R26C25D.C1:0.615">     R27C25B.F0 to R26C25D.C1    </A> <A href="#@net:spi3_sck_N_426_13">spi3_sck_N_426_13</A>
CTOF_DEL    ---     0.236     R26C25D.C1 to     R26C25D.F1 <A href="#@comp:wifi_i_spi/SLICE_461">wifi_i_spi/SLICE_461</A>
ROUTE         1     0.000<A href="#@net:wifi_i_spi/shift_reg_15_N_1129_13:R26C25D.F1:R26C25D.DI1:0.000">     R26C25D.F1 to R26C25D.DI1   </A> <A href="#@net:wifi_i_spi/shift_reg_15_N_1129_13">wifi_i_spi/shift_reg_15_N_1129_13</A> (to <A href="#@net:internal_80MHz">internal_80MHz</A>)
                  --------
                    8.147   (77.4% logic, 22.6% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:ROUTE, 2.237,PLL_BL0.CLKOS2,EBR_R25C22.CLKB,internal_80MHz">Source Clock Path</A> my_pll/PLLInst_0 to wifi_i_fifo_dc/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.237<A href="#@net:internal_80MHz:PLL_BL0.CLKOS2:EBR_R25C22.CLKB:2.237"> PLL_BL0.CLKOS2 to EBR_R25C22.CLKB</A> <A href="#@net:internal_80MHz">internal_80MHz</A>
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOS2,R26C25D.CLK,internal_80MHz">Destination Clock Path</A> my_pll/PLLInst_0 to wifi_i_spi/SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.137<A href="#@net:internal_80MHz:PLL_BL0.CLKOS2:R26C25D.CLK:2.137"> PLL_BL0.CLKOS2 to R26C25D.CLK   </A> <A href="#@net:internal_80MHz">internal_80MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 4.532ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           <A href="#@comp:subg_i_fifo_dc/pdp_ram_0_0_0">subg_i_fifo_dc/pdp_ram_0_0_0</A>(ASIC)  (from <A href="#@net:internal_80MHz">internal_80MHz</A> +)
   Destination:    FF         Data in        <A href="#@comp:subg_i_spi/SLICE_311">subg_i_spi/shift_reg_i9</A>  (to <A href="#@net:internal_80MHz">internal_80MHz</A> +)

   Delay:               8.134ns  (77.5% logic, 22.5% route), 3 logic levels.

 Constraint Details:

      8.134ns physical path delay subg_i_fifo_dc/pdp_ram_0_0_0 to subg_i_spi/SLICE_311 meets
     12.500ns delay constraint less
      0.100ns skew and
     -0.266ns DIN_SET requirement (totaling 12.666ns) by 4.532ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:C2Q_DEL, 5.830,EBR_R25C33.CLKB,EBR_R25C33.DOB9,subg_i_fifo_dc/pdp_ram_0_0_0:ROUTE, 1.230,EBR_R25C33.DOB9,R26C32C.A0,subg_i_fifo_data_out_9:CTOF_DEL, 0.236,R26C32C.A0,R26C32C.F0,SLICE_698:ROUTE, 0.602,R26C32C.F0,R28C32B.C1,spi1_sck_N_394_9:CTOF_DEL, 0.236,R28C32B.C1,R28C32B.F1,subg_i_spi/SLICE_311:ROUTE, 0.000,R28C32B.F1,R28C32B.DI1,subg_i_spi/shift_reg_15_N_1129_9">Data path</A> subg_i_fifo_dc/pdp_ram_0_0_0 to subg_i_spi/SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.830 EBR_R25C33.CLKB to EBR_R25C33.DOB9 <A href="#@comp:subg_i_fifo_dc/pdp_ram_0_0_0">subg_i_fifo_dc/pdp_ram_0_0_0</A> (from <A href="#@net:internal_80MHz">internal_80MHz</A>)
ROUTE         1     1.230<A href="#@net:subg_i_fifo_data_out_9:EBR_R25C33.DOB9:R26C32C.A0:1.230"> EBR_R25C33.DOB9 to R26C32C.A0    </A> <A href="#@net:subg_i_fifo_data_out_9">subg_i_fifo_data_out_9</A>
CTOF_DEL    ---     0.236     R26C32C.A0 to     R26C32C.F0 <A href="#@comp:SLICE_698">SLICE_698</A>
ROUTE         1     0.602<A href="#@net:spi1_sck_N_394_9:R26C32C.F0:R28C32B.C1:0.602">     R26C32C.F0 to R28C32B.C1    </A> <A href="#@net:spi1_sck_N_394_9">spi1_sck_N_394_9</A>
CTOF_DEL    ---     0.236     R28C32B.C1 to     R28C32B.F1 <A href="#@comp:subg_i_spi/SLICE_311">subg_i_spi/SLICE_311</A>
ROUTE         1     0.000<A href="#@net:subg_i_spi/shift_reg_15_N_1129_9:R28C32B.F1:R28C32B.DI1:0.000">     R28C32B.F1 to R28C32B.DI1   </A> <A href="#@net:subg_i_spi/shift_reg_15_N_1129_9">subg_i_spi/shift_reg_15_N_1129_9</A> (to <A href="#@net:internal_80MHz">internal_80MHz</A>)
                  --------
                    8.134   (77.5% logic, 22.5% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:ROUTE, 2.237,PLL_BL0.CLKOS2,EBR_R25C33.CLKB,internal_80MHz">Source Clock Path</A> my_pll/PLLInst_0 to subg_i_fifo_dc/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.237<A href="#@net:internal_80MHz:PLL_BL0.CLKOS2:EBR_R25C33.CLKB:2.237"> PLL_BL0.CLKOS2 to EBR_R25C33.CLKB</A> <A href="#@net:internal_80MHz">internal_80MHz</A>
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOS2,R28C32B.CLK,internal_80MHz">Destination Clock Path</A> my_pll/PLLInst_0 to subg_i_spi/SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.137<A href="#@net:internal_80MHz:PLL_BL0.CLKOS2:R28C32B.CLK:2.137"> PLL_BL0.CLKOS2 to R28C32B.CLK   </A> <A href="#@net:internal_80MHz">internal_80MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 4.540ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           <A href="#@comp:subg_q_fifo_dc/pdp_ram_0_0_0">subg_q_fifo_dc/pdp_ram_0_0_0</A>(ASIC)  (from <A href="#@net:internal_80MHz">internal_80MHz</A> +)
   Destination:    FF         Data in        <A href="#@comp:subg_q_spi/SLICE_339">subg_q_spi/shift_reg_i9</A>  (to <A href="#@net:internal_80MHz">internal_80MHz</A> +)

   Delay:               8.126ns  (77.6% logic, 22.4% route), 3 logic levels.

 Constraint Details:

      8.126ns physical path delay subg_q_fifo_dc/pdp_ram_0_0_0 to subg_q_spi/SLICE_339 meets
     12.500ns delay constraint less
      0.100ns skew and
     -0.266ns DIN_SET requirement (totaling 12.666ns) by 4.540ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:C2Q_DEL, 5.830,EBR_R25C35.CLKB,EBR_R25C35.DOB9,subg_q_fifo_dc/pdp_ram_0_0_0:ROUTE, 1.222,EBR_R25C35.DOB9,R26C35A.B0,subg_q_fifo_data_out_9:CTOF_DEL, 0.236,R26C35A.B0,R26C35A.F0,SLICE_707:ROUTE, 0.602,R26C35A.F0,R27C35C.C1,spi2_sck_N_410_9:CTOF_DEL, 0.236,R27C35C.C1,R27C35C.F1,subg_q_spi/SLICE_339:ROUTE, 0.000,R27C35C.F1,R27C35C.DI1,subg_q_spi/shift_reg_15_N_1129_9">Data path</A> subg_q_fifo_dc/pdp_ram_0_0_0 to subg_q_spi/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.830 EBR_R25C35.CLKB to EBR_R25C35.DOB9 <A href="#@comp:subg_q_fifo_dc/pdp_ram_0_0_0">subg_q_fifo_dc/pdp_ram_0_0_0</A> (from <A href="#@net:internal_80MHz">internal_80MHz</A>)
ROUTE         1     1.222<A href="#@net:subg_q_fifo_data_out_9:EBR_R25C35.DOB9:R26C35A.B0:1.222"> EBR_R25C35.DOB9 to R26C35A.B0    </A> <A href="#@net:subg_q_fifo_data_out_9">subg_q_fifo_data_out_9</A>
CTOF_DEL    ---     0.236     R26C35A.B0 to     R26C35A.F0 <A href="#@comp:SLICE_707">SLICE_707</A>
ROUTE         1     0.602<A href="#@net:spi2_sck_N_410_9:R26C35A.F0:R27C35C.C1:0.602">     R26C35A.F0 to R27C35C.C1    </A> <A href="#@net:spi2_sck_N_410_9">spi2_sck_N_410_9</A>
CTOF_DEL    ---     0.236     R27C35C.C1 to     R27C35C.F1 <A href="#@comp:subg_q_spi/SLICE_339">subg_q_spi/SLICE_339</A>
ROUTE         1     0.000<A href="#@net:subg_q_spi/shift_reg_15_N_1129_9:R27C35C.F1:R27C35C.DI1:0.000">     R27C35C.F1 to R27C35C.DI1   </A> <A href="#@net:subg_q_spi/shift_reg_15_N_1129_9">subg_q_spi/shift_reg_15_N_1129_9</A> (to <A href="#@net:internal_80MHz">internal_80MHz</A>)
                  --------
                    8.126   (77.6% logic, 22.4% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:ROUTE, 2.237,PLL_BL0.CLKOS2,EBR_R25C35.CLKB,internal_80MHz">Source Clock Path</A> my_pll/PLLInst_0 to subg_q_fifo_dc/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.237<A href="#@net:internal_80MHz:PLL_BL0.CLKOS2:EBR_R25C35.CLKB:2.237"> PLL_BL0.CLKOS2 to EBR_R25C35.CLKB</A> <A href="#@net:internal_80MHz">internal_80MHz</A>
                  --------
                    2.237   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'internal_80MHz' 80.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOS2,R27C35C.CLK,internal_80MHz">Destination Clock Path</A> my_pll/PLLInst_0 to subg_q_spi/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     2.137<A href="#@net:internal_80MHz:PLL_BL0.CLKOS2:R27C35C.CLK:2.137"> PLL_BL0.CLKOS2 to R27C35C.CLK   </A> <A href="#@net:internal_80MHz">internal_80MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

Report:  121.758MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'internal_64MHz' 64.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "internal_64MHz" 64.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 9.919ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_18">tx_counter_1304__i4</A>  (from <A href="#@net:internal_64MHz">internal_64MHz</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_355">tx_ddr_data_i18</A>  (to <A href="#@net:internal_64MHz">internal_64MHz</A> +)

   Delay:               5.966ns  (24.6% logic, 75.4% route), 5 logic levels.

 Constraint Details:

      5.966ns physical path delay SLICE_18 to SLICE_355 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 15.885ns) by 9.919ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:REG_DEL, 0.522,R16C28C.CLK,R16C28C.Q1,SLICE_18:ROUTE, 0.792,R16C28C.Q1,R16C29D.A0,tx_counter_4:CTOF_DEL, 0.236,R16C29D.A0,R16C29D.F0,SLICE_661:ROUTE, 0.382,R16C29D.F0,R16C29C.C1,n13291:CTOF_DEL, 0.236,R16C29C.C1,R16C29C.F1,SLICE_553:ROUTE, 0.575,R16C29C.F1,R16C29C.A0,n13295:CTOF_DEL, 0.236,R16C29C.A0,R16C29C.F0,SLICE_553:ROUTE, 2.751,R16C29C.F0,R29C30B.A0,n14273:CTOF_DEL, 0.236,R29C30B.A0,R29C30B.F0,SLICE_355:ROUTE, 0.000,R29C30B.F0,R29C30B.DI0,tx_ddr_data_31_N_175_18">Data path</A> SLICE_18 to SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R16C28C.CLK to     R16C28C.Q1 <A href="#@comp:SLICE_18">SLICE_18</A> (from <A href="#@net:internal_64MHz">internal_64MHz</A>)
ROUTE         2     0.792<A href="#@net:tx_counter_4:R16C28C.Q1:R16C29D.A0:0.792">     R16C28C.Q1 to R16C29D.A0    </A> <A href="#@net:tx_counter_4">tx_counter_4</A>
CTOF_DEL    ---     0.236     R16C29D.A0 to     R16C29D.F0 <A href="#@comp:SLICE_661">SLICE_661</A>
ROUTE         1     0.382<A href="#@net:n13291:R16C29D.F0:R16C29C.C1:0.382">     R16C29D.F0 to R16C29C.C1    </A> <A href="#@net:n13291">n13291</A>
CTOF_DEL    ---     0.236     R16C29C.C1 to     R16C29C.F1 <A href="#@comp:SLICE_553">SLICE_553</A>
ROUTE         2     0.575<A href="#@net:n13295:R16C29C.F1:R16C29C.A0:0.575">     R16C29C.F1 to R16C29C.A0    </A> <A href="#@net:n13295">n13295</A>
CTOF_DEL    ---     0.236     R16C29C.A0 to     R16C29C.F0 <A href="#@comp:SLICE_553">SLICE_553</A>
ROUTE        31     2.751<A href="#@net:n14273:R16C29C.F0:R29C30B.A0:2.751">     R16C29C.F0 to R29C30B.A0    </A> <A href="#@net:n14273">n14273</A>
CTOF_DEL    ---     0.236     R29C30B.A0 to     R29C30B.F0 <A href="#@comp:SLICE_355">SLICE_355</A>
ROUTE         1     0.000<A href="#@net:tx_ddr_data_31_N_175_18:R29C30B.F0:R29C30B.DI0:0.000">     R29C30B.F0 to R29C30B.DI0   </A> <A href="#@net:tx_ddr_data_31_N_175_18">tx_ddr_data_31_N_175_18</A> (to <A href="#@net:internal_64MHz">internal_64MHz</A>)
                  --------
                    5.966   (24.6% logic, 75.4% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOP,R16C28C.CLK,internal_64MHz">Source Clock Path</A> my_pll/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137<A href="#@net:internal_64MHz:PLL_BL0.CLKOP:R16C28C.CLK:2.137">  PLL_BL0.CLKOP to R16C28C.CLK   </A> <A href="#@net:internal_64MHz">internal_64MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOP,R29C30B.CLK,internal_64MHz">Destination Clock Path</A> my_pll/PLLInst_0 to SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137<A href="#@net:internal_64MHz:PLL_BL0.CLKOP:R29C30B.CLK:2.137">  PLL_BL0.CLKOP to R29C30B.CLK   </A> <A href="#@net:internal_64MHz">internal_64MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 9.919ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_18">tx_counter_1304__i4</A>  (from <A href="#@net:internal_64MHz">internal_64MHz</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_356">tx_ddr_data_i20</A>  (to <A href="#@net:internal_64MHz">internal_64MHz</A> +)

   Delay:               5.966ns  (24.6% logic, 75.4% route), 5 logic levels.

 Constraint Details:

      5.966ns physical path delay SLICE_18 to SLICE_356 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 15.885ns) by 9.919ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:REG_DEL, 0.522,R16C28C.CLK,R16C28C.Q1,SLICE_18:ROUTE, 0.792,R16C28C.Q1,R16C29D.A0,tx_counter_4:CTOF_DEL, 0.236,R16C29D.A0,R16C29D.F0,SLICE_661:ROUTE, 0.382,R16C29D.F0,R16C29C.C1,n13291:CTOF_DEL, 0.236,R16C29C.C1,R16C29C.F1,SLICE_553:ROUTE, 0.575,R16C29C.F1,R16C29C.A0,n13295:CTOF_DEL, 0.236,R16C29C.A0,R16C29C.F0,SLICE_553:ROUTE, 2.751,R16C29C.F0,R29C30D.A0,n14273:CTOF_DEL, 0.236,R29C30D.A0,R29C30D.F0,SLICE_356:ROUTE, 0.000,R29C30D.F0,R29C30D.DI0,tx_ddr_data_31_N_175_20">Data path</A> SLICE_18 to SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R16C28C.CLK to     R16C28C.Q1 <A href="#@comp:SLICE_18">SLICE_18</A> (from <A href="#@net:internal_64MHz">internal_64MHz</A>)
ROUTE         2     0.792<A href="#@net:tx_counter_4:R16C28C.Q1:R16C29D.A0:0.792">     R16C28C.Q1 to R16C29D.A0    </A> <A href="#@net:tx_counter_4">tx_counter_4</A>
CTOF_DEL    ---     0.236     R16C29D.A0 to     R16C29D.F0 <A href="#@comp:SLICE_661">SLICE_661</A>
ROUTE         1     0.382<A href="#@net:n13291:R16C29D.F0:R16C29C.C1:0.382">     R16C29D.F0 to R16C29C.C1    </A> <A href="#@net:n13291">n13291</A>
CTOF_DEL    ---     0.236     R16C29C.C1 to     R16C29C.F1 <A href="#@comp:SLICE_553">SLICE_553</A>
ROUTE         2     0.575<A href="#@net:n13295:R16C29C.F1:R16C29C.A0:0.575">     R16C29C.F1 to R16C29C.A0    </A> <A href="#@net:n13295">n13295</A>
CTOF_DEL    ---     0.236     R16C29C.A0 to     R16C29C.F0 <A href="#@comp:SLICE_553">SLICE_553</A>
ROUTE        31     2.751<A href="#@net:n14273:R16C29C.F0:R29C30D.A0:2.751">     R16C29C.F0 to R29C30D.A0    </A> <A href="#@net:n14273">n14273</A>
CTOF_DEL    ---     0.236     R29C30D.A0 to     R29C30D.F0 <A href="#@comp:SLICE_356">SLICE_356</A>
ROUTE         1     0.000<A href="#@net:tx_ddr_data_31_N_175_20:R29C30D.F0:R29C30D.DI0:0.000">     R29C30D.F0 to R29C30D.DI0   </A> <A href="#@net:tx_ddr_data_31_N_175_20">tx_ddr_data_31_N_175_20</A> (to <A href="#@net:internal_64MHz">internal_64MHz</A>)
                  --------
                    5.966   (24.6% logic, 75.4% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOP,R16C28C.CLK,internal_64MHz">Source Clock Path</A> my_pll/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137<A href="#@net:internal_64MHz:PLL_BL0.CLKOP:R16C28C.CLK:2.137">  PLL_BL0.CLKOP to R16C28C.CLK   </A> <A href="#@net:internal_64MHz">internal_64MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOP,R29C30D.CLK,internal_64MHz">Destination Clock Path</A> my_pll/PLLInst_0 to SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137<A href="#@net:internal_64MHz:PLL_BL0.CLKOP:R29C30D.CLK:2.137">  PLL_BL0.CLKOP to R29C30D.CLK   </A> <A href="#@net:internal_64MHz">internal_64MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 9.925ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_18">tx_counter_1304__i4</A>  (from <A href="#@net:internal_64MHz">internal_64MHz</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_355">tx_ddr_data_i19</A>  (to <A href="#@net:internal_64MHz">internal_64MHz</A> +)

   Delay:               5.966ns  (24.6% logic, 75.4% route), 5 logic levels.

 Constraint Details:

      5.966ns physical path delay SLICE_18 to SLICE_355 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 15.891ns) by 9.925ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:REG_DEL, 0.522,R16C28C.CLK,R16C28C.Q1,SLICE_18:ROUTE, 0.792,R16C28C.Q1,R16C29D.A0,tx_counter_4:CTOF_DEL, 0.236,R16C29D.A0,R16C29D.F0,SLICE_661:ROUTE, 0.382,R16C29D.F0,R16C29C.C1,n13291:CTOF_DEL, 0.236,R16C29C.C1,R16C29C.F1,SLICE_553:ROUTE, 0.575,R16C29C.F1,R16C29C.A0,n13295:CTOF_DEL, 0.236,R16C29C.A0,R16C29C.F0,SLICE_553:ROUTE, 2.751,R16C29C.F0,R29C30B.A1,n14273:CTOF_DEL, 0.236,R29C30B.A1,R29C30B.F1,SLICE_355:ROUTE, 0.000,R29C30B.F1,R29C30B.DI1,tx_ddr_data_31_N_175_19">Data path</A> SLICE_18 to SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R16C28C.CLK to     R16C28C.Q1 <A href="#@comp:SLICE_18">SLICE_18</A> (from <A href="#@net:internal_64MHz">internal_64MHz</A>)
ROUTE         2     0.792<A href="#@net:tx_counter_4:R16C28C.Q1:R16C29D.A0:0.792">     R16C28C.Q1 to R16C29D.A0    </A> <A href="#@net:tx_counter_4">tx_counter_4</A>
CTOF_DEL    ---     0.236     R16C29D.A0 to     R16C29D.F0 <A href="#@comp:SLICE_661">SLICE_661</A>
ROUTE         1     0.382<A href="#@net:n13291:R16C29D.F0:R16C29C.C1:0.382">     R16C29D.F0 to R16C29C.C1    </A> <A href="#@net:n13291">n13291</A>
CTOF_DEL    ---     0.236     R16C29C.C1 to     R16C29C.F1 <A href="#@comp:SLICE_553">SLICE_553</A>
ROUTE         2     0.575<A href="#@net:n13295:R16C29C.F1:R16C29C.A0:0.575">     R16C29C.F1 to R16C29C.A0    </A> <A href="#@net:n13295">n13295</A>
CTOF_DEL    ---     0.236     R16C29C.A0 to     R16C29C.F0 <A href="#@comp:SLICE_553">SLICE_553</A>
ROUTE        31     2.751<A href="#@net:n14273:R16C29C.F0:R29C30B.A1:2.751">     R16C29C.F0 to R29C30B.A1    </A> <A href="#@net:n14273">n14273</A>
CTOF_DEL    ---     0.236     R29C30B.A1 to     R29C30B.F1 <A href="#@comp:SLICE_355">SLICE_355</A>
ROUTE         1     0.000<A href="#@net:tx_ddr_data_31_N_175_19:R29C30B.F1:R29C30B.DI1:0.000">     R29C30B.F1 to R29C30B.DI1   </A> <A href="#@net:tx_ddr_data_31_N_175_19">tx_ddr_data_31_N_175_19</A> (to <A href="#@net:internal_64MHz">internal_64MHz</A>)
                  --------
                    5.966   (24.6% logic, 75.4% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOP,R16C28C.CLK,internal_64MHz">Source Clock Path</A> my_pll/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137<A href="#@net:internal_64MHz:PLL_BL0.CLKOP:R16C28C.CLK:2.137">  PLL_BL0.CLKOP to R16C28C.CLK   </A> <A href="#@net:internal_64MHz">internal_64MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOP,R29C30B.CLK,internal_64MHz">Destination Clock Path</A> my_pll/PLLInst_0 to SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137<A href="#@net:internal_64MHz:PLL_BL0.CLKOP:R29C30B.CLK:2.137">  PLL_BL0.CLKOP to R29C30B.CLK   </A> <A href="#@net:internal_64MHz">internal_64MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 9.925ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_18">tx_counter_1304__i4</A>  (from <A href="#@net:internal_64MHz">internal_64MHz</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_356">tx_ddr_data_i21</A>  (to <A href="#@net:internal_64MHz">internal_64MHz</A> +)

   Delay:               5.966ns  (24.6% logic, 75.4% route), 5 logic levels.

 Constraint Details:

      5.966ns physical path delay SLICE_18 to SLICE_356 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 15.891ns) by 9.925ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:REG_DEL, 0.522,R16C28C.CLK,R16C28C.Q1,SLICE_18:ROUTE, 0.792,R16C28C.Q1,R16C29D.A0,tx_counter_4:CTOF_DEL, 0.236,R16C29D.A0,R16C29D.F0,SLICE_661:ROUTE, 0.382,R16C29D.F0,R16C29C.C1,n13291:CTOF_DEL, 0.236,R16C29C.C1,R16C29C.F1,SLICE_553:ROUTE, 0.575,R16C29C.F1,R16C29C.A0,n13295:CTOF_DEL, 0.236,R16C29C.A0,R16C29C.F0,SLICE_553:ROUTE, 2.751,R16C29C.F0,R29C30D.A1,n14273:CTOF_DEL, 0.236,R29C30D.A1,R29C30D.F1,SLICE_356:ROUTE, 0.000,R29C30D.F1,R29C30D.DI1,tx_ddr_data_31_N_175_21">Data path</A> SLICE_18 to SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R16C28C.CLK to     R16C28C.Q1 <A href="#@comp:SLICE_18">SLICE_18</A> (from <A href="#@net:internal_64MHz">internal_64MHz</A>)
ROUTE         2     0.792<A href="#@net:tx_counter_4:R16C28C.Q1:R16C29D.A0:0.792">     R16C28C.Q1 to R16C29D.A0    </A> <A href="#@net:tx_counter_4">tx_counter_4</A>
CTOF_DEL    ---     0.236     R16C29D.A0 to     R16C29D.F0 <A href="#@comp:SLICE_661">SLICE_661</A>
ROUTE         1     0.382<A href="#@net:n13291:R16C29D.F0:R16C29C.C1:0.382">     R16C29D.F0 to R16C29C.C1    </A> <A href="#@net:n13291">n13291</A>
CTOF_DEL    ---     0.236     R16C29C.C1 to     R16C29C.F1 <A href="#@comp:SLICE_553">SLICE_553</A>
ROUTE         2     0.575<A href="#@net:n13295:R16C29C.F1:R16C29C.A0:0.575">     R16C29C.F1 to R16C29C.A0    </A> <A href="#@net:n13295">n13295</A>
CTOF_DEL    ---     0.236     R16C29C.A0 to     R16C29C.F0 <A href="#@comp:SLICE_553">SLICE_553</A>
ROUTE        31     2.751<A href="#@net:n14273:R16C29C.F0:R29C30D.A1:2.751">     R16C29C.F0 to R29C30D.A1    </A> <A href="#@net:n14273">n14273</A>
CTOF_DEL    ---     0.236     R29C30D.A1 to     R29C30D.F1 <A href="#@comp:SLICE_356">SLICE_356</A>
ROUTE         1     0.000<A href="#@net:tx_ddr_data_31_N_175_21:R29C30D.F1:R29C30D.DI1:0.000">     R29C30D.F1 to R29C30D.DI1   </A> <A href="#@net:tx_ddr_data_31_N_175_21">tx_ddr_data_31_N_175_21</A> (to <A href="#@net:internal_64MHz">internal_64MHz</A>)
                  --------
                    5.966   (24.6% logic, 75.4% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOP,R16C28C.CLK,internal_64MHz">Source Clock Path</A> my_pll/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137<A href="#@net:internal_64MHz:PLL_BL0.CLKOP:R16C28C.CLK:2.137">  PLL_BL0.CLKOP to R16C28C.CLK   </A> <A href="#@net:internal_64MHz">internal_64MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOP,R29C30D.CLK,internal_64MHz">Destination Clock Path</A> my_pll/PLLInst_0 to SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137<A href="#@net:internal_64MHz:PLL_BL0.CLKOP:R29C30D.CLK:2.137">  PLL_BL0.CLKOP to R29C30D.CLK   </A> <A href="#@net:internal_64MHz">internal_64MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 9.941ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_18">tx_counter_1304__i4</A>  (from <A href="#@net:internal_64MHz">internal_64MHz</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_361">tx_ddr_data_i30</A>  (to <A href="#@net:internal_64MHz">internal_64MHz</A> +)

   Delay:               5.944ns  (24.7% logic, 75.3% route), 5 logic levels.

 Constraint Details:

      5.944ns physical path delay SLICE_18 to SLICE_361 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 15.885ns) by 9.941ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:REG_DEL, 0.522,R16C28C.CLK,R16C28C.Q1,SLICE_18:ROUTE, 0.792,R16C28C.Q1,R16C29D.A0,tx_counter_4:CTOF_DEL, 0.236,R16C29D.A0,R16C29D.F0,SLICE_661:ROUTE, 0.382,R16C29D.F0,R16C29C.C1,n13291:CTOF_DEL, 0.236,R16C29C.C1,R16C29C.F1,SLICE_553:ROUTE, 0.575,R16C29C.F1,R16C29C.A0,n13295:CTOF_DEL, 0.236,R16C29C.A0,R16C29C.F0,SLICE_553:ROUTE, 2.729,R16C29C.F0,R29C27D.A0,n14273:CTOF_DEL, 0.236,R29C27D.A0,R29C27D.F0,SLICE_361:ROUTE, 0.000,R29C27D.F0,R29C27D.DI0,tx_ddr_data_31_N_175_30">Data path</A> SLICE_18 to SLICE_361:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R16C28C.CLK to     R16C28C.Q1 <A href="#@comp:SLICE_18">SLICE_18</A> (from <A href="#@net:internal_64MHz">internal_64MHz</A>)
ROUTE         2     0.792<A href="#@net:tx_counter_4:R16C28C.Q1:R16C29D.A0:0.792">     R16C28C.Q1 to R16C29D.A0    </A> <A href="#@net:tx_counter_4">tx_counter_4</A>
CTOF_DEL    ---     0.236     R16C29D.A0 to     R16C29D.F0 <A href="#@comp:SLICE_661">SLICE_661</A>
ROUTE         1     0.382<A href="#@net:n13291:R16C29D.F0:R16C29C.C1:0.382">     R16C29D.F0 to R16C29C.C1    </A> <A href="#@net:n13291">n13291</A>
CTOF_DEL    ---     0.236     R16C29C.C1 to     R16C29C.F1 <A href="#@comp:SLICE_553">SLICE_553</A>
ROUTE         2     0.575<A href="#@net:n13295:R16C29C.F1:R16C29C.A0:0.575">     R16C29C.F1 to R16C29C.A0    </A> <A href="#@net:n13295">n13295</A>
CTOF_DEL    ---     0.236     R16C29C.A0 to     R16C29C.F0 <A href="#@comp:SLICE_553">SLICE_553</A>
ROUTE        31     2.729<A href="#@net:n14273:R16C29C.F0:R29C27D.A0:2.729">     R16C29C.F0 to R29C27D.A0    </A> <A href="#@net:n14273">n14273</A>
CTOF_DEL    ---     0.236     R29C27D.A0 to     R29C27D.F0 <A href="#@comp:SLICE_361">SLICE_361</A>
ROUTE         1     0.000<A href="#@net:tx_ddr_data_31_N_175_30:R29C27D.F0:R29C27D.DI0:0.000">     R29C27D.F0 to R29C27D.DI0   </A> <A href="#@net:tx_ddr_data_31_N_175_30">tx_ddr_data_31_N_175_30</A> (to <A href="#@net:internal_64MHz">internal_64MHz</A>)
                  --------
                    5.944   (24.7% logic, 75.3% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOP,R16C28C.CLK,internal_64MHz">Source Clock Path</A> my_pll/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137<A href="#@net:internal_64MHz:PLL_BL0.CLKOP:R16C28C.CLK:2.137">  PLL_BL0.CLKOP to R16C28C.CLK   </A> <A href="#@net:internal_64MHz">internal_64MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOP,R29C27D.CLK,internal_64MHz">Destination Clock Path</A> my_pll/PLLInst_0 to SLICE_361:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137<A href="#@net:internal_64MHz:PLL_BL0.CLKOP:R29C27D.CLK:2.137">  PLL_BL0.CLKOP to R29C27D.CLK   </A> <A href="#@net:internal_64MHz">internal_64MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 9.947ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_18">tx_counter_1304__i4</A>  (from <A href="#@net:internal_64MHz">internal_64MHz</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_361">tx_ddr_data_i31</A>  (to <A href="#@net:internal_64MHz">internal_64MHz</A> +)

   Delay:               5.944ns  (24.7% logic, 75.3% route), 5 logic levels.

 Constraint Details:

      5.944ns physical path delay SLICE_18 to SLICE_361 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 15.891ns) by 9.947ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:REG_DEL, 0.522,R16C28C.CLK,R16C28C.Q1,SLICE_18:ROUTE, 0.792,R16C28C.Q1,R16C29D.A0,tx_counter_4:CTOF_DEL, 0.236,R16C29D.A0,R16C29D.F0,SLICE_661:ROUTE, 0.382,R16C29D.F0,R16C29C.C1,n13291:CTOF_DEL, 0.236,R16C29C.C1,R16C29C.F1,SLICE_553:ROUTE, 0.575,R16C29C.F1,R16C29C.A0,n13295:CTOF_DEL, 0.236,R16C29C.A0,R16C29C.F0,SLICE_553:ROUTE, 2.729,R16C29C.F0,R29C27D.A1,n14273:CTOF_DEL, 0.236,R29C27D.A1,R29C27D.F1,SLICE_361:ROUTE, 0.000,R29C27D.F1,R29C27D.DI1,tx_ddr_data_31_N_175_31">Data path</A> SLICE_18 to SLICE_361:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R16C28C.CLK to     R16C28C.Q1 <A href="#@comp:SLICE_18">SLICE_18</A> (from <A href="#@net:internal_64MHz">internal_64MHz</A>)
ROUTE         2     0.792<A href="#@net:tx_counter_4:R16C28C.Q1:R16C29D.A0:0.792">     R16C28C.Q1 to R16C29D.A0    </A> <A href="#@net:tx_counter_4">tx_counter_4</A>
CTOF_DEL    ---     0.236     R16C29D.A0 to     R16C29D.F0 <A href="#@comp:SLICE_661">SLICE_661</A>
ROUTE         1     0.382<A href="#@net:n13291:R16C29D.F0:R16C29C.C1:0.382">     R16C29D.F0 to R16C29C.C1    </A> <A href="#@net:n13291">n13291</A>
CTOF_DEL    ---     0.236     R16C29C.C1 to     R16C29C.F1 <A href="#@comp:SLICE_553">SLICE_553</A>
ROUTE         2     0.575<A href="#@net:n13295:R16C29C.F1:R16C29C.A0:0.575">     R16C29C.F1 to R16C29C.A0    </A> <A href="#@net:n13295">n13295</A>
CTOF_DEL    ---     0.236     R16C29C.A0 to     R16C29C.F0 <A href="#@comp:SLICE_553">SLICE_553</A>
ROUTE        31     2.729<A href="#@net:n14273:R16C29C.F0:R29C27D.A1:2.729">     R16C29C.F0 to R29C27D.A1    </A> <A href="#@net:n14273">n14273</A>
CTOF_DEL    ---     0.236     R29C27D.A1 to     R29C27D.F1 <A href="#@comp:SLICE_361">SLICE_361</A>
ROUTE         1     0.000<A href="#@net:tx_ddr_data_31_N_175_31:R29C27D.F1:R29C27D.DI1:0.000">     R29C27D.F1 to R29C27D.DI1   </A> <A href="#@net:tx_ddr_data_31_N_175_31">tx_ddr_data_31_N_175_31</A> (to <A href="#@net:internal_64MHz">internal_64MHz</A>)
                  --------
                    5.944   (24.7% logic, 75.3% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOP,R16C28C.CLK,internal_64MHz">Source Clock Path</A> my_pll/PLLInst_0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137<A href="#@net:internal_64MHz:PLL_BL0.CLKOP:R16C28C.CLK:2.137">  PLL_BL0.CLKOP to R16C28C.CLK   </A> <A href="#@net:internal_64MHz">internal_64MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOP,R29C27D.CLK,internal_64MHz">Destination Clock Path</A> my_pll/PLLInst_0 to SLICE_361:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137<A href="#@net:internal_64MHz:PLL_BL0.CLKOP:R29C27D.CLK:2.137">  PLL_BL0.CLKOP to R29C27D.CLK   </A> <A href="#@net:internal_64MHz">internal_64MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 10.097ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_16">tx_counter_1304__i5</A>  (from <A href="#@net:internal_64MHz">internal_64MHz</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_355">tx_ddr_data_i18</A>  (to <A href="#@net:internal_64MHz">internal_64MHz</A> +)

   Delay:               5.788ns  (25.4% logic, 74.6% route), 5 logic levels.

 Constraint Details:

      5.788ns physical path delay SLICE_16 to SLICE_355 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 15.885ns) by 10.097ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:REG_DEL, 0.525,R16C28D.CLK,R16C28D.Q0,SLICE_16:ROUTE, 0.611,R16C28D.Q0,R16C29D.C0,tx_counter_5:CTOF_DEL, 0.236,R16C29D.C0,R16C29D.F0,SLICE_661:ROUTE, 0.382,R16C29D.F0,R16C29C.C1,n13291:CTOF_DEL, 0.236,R16C29C.C1,R16C29C.F1,SLICE_553:ROUTE, 0.575,R16C29C.F1,R16C29C.A0,n13295:CTOF_DEL, 0.236,R16C29C.A0,R16C29C.F0,SLICE_553:ROUTE, 2.751,R16C29C.F0,R29C30B.A0,n14273:CTOF_DEL, 0.236,R29C30B.A0,R29C30B.F0,SLICE_355:ROUTE, 0.000,R29C30B.F0,R29C30B.DI0,tx_ddr_data_31_N_175_18">Data path</A> SLICE_16 to SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R16C28D.CLK to     R16C28D.Q0 <A href="#@comp:SLICE_16">SLICE_16</A> (from <A href="#@net:internal_64MHz">internal_64MHz</A>)
ROUTE         2     0.611<A href="#@net:tx_counter_5:R16C28D.Q0:R16C29D.C0:0.611">     R16C28D.Q0 to R16C29D.C0    </A> <A href="#@net:tx_counter_5">tx_counter_5</A>
CTOF_DEL    ---     0.236     R16C29D.C0 to     R16C29D.F0 <A href="#@comp:SLICE_661">SLICE_661</A>
ROUTE         1     0.382<A href="#@net:n13291:R16C29D.F0:R16C29C.C1:0.382">     R16C29D.F0 to R16C29C.C1    </A> <A href="#@net:n13291">n13291</A>
CTOF_DEL    ---     0.236     R16C29C.C1 to     R16C29C.F1 <A href="#@comp:SLICE_553">SLICE_553</A>
ROUTE         2     0.575<A href="#@net:n13295:R16C29C.F1:R16C29C.A0:0.575">     R16C29C.F1 to R16C29C.A0    </A> <A href="#@net:n13295">n13295</A>
CTOF_DEL    ---     0.236     R16C29C.A0 to     R16C29C.F0 <A href="#@comp:SLICE_553">SLICE_553</A>
ROUTE        31     2.751<A href="#@net:n14273:R16C29C.F0:R29C30B.A0:2.751">     R16C29C.F0 to R29C30B.A0    </A> <A href="#@net:n14273">n14273</A>
CTOF_DEL    ---     0.236     R29C30B.A0 to     R29C30B.F0 <A href="#@comp:SLICE_355">SLICE_355</A>
ROUTE         1     0.000<A href="#@net:tx_ddr_data_31_N_175_18:R29C30B.F0:R29C30B.DI0:0.000">     R29C30B.F0 to R29C30B.DI0   </A> <A href="#@net:tx_ddr_data_31_N_175_18">tx_ddr_data_31_N_175_18</A> (to <A href="#@net:internal_64MHz">internal_64MHz</A>)
                  --------
                    5.788   (25.4% logic, 74.6% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOP,R16C28D.CLK,internal_64MHz">Source Clock Path</A> my_pll/PLLInst_0 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137<A href="#@net:internal_64MHz:PLL_BL0.CLKOP:R16C28D.CLK:2.137">  PLL_BL0.CLKOP to R16C28D.CLK   </A> <A href="#@net:internal_64MHz">internal_64MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOP,R29C30B.CLK,internal_64MHz">Destination Clock Path</A> my_pll/PLLInst_0 to SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137<A href="#@net:internal_64MHz:PLL_BL0.CLKOP:R29C30B.CLK:2.137">  PLL_BL0.CLKOP to R29C30B.CLK   </A> <A href="#@net:internal_64MHz">internal_64MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 10.097ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_16">tx_counter_1304__i5</A>  (from <A href="#@net:internal_64MHz">internal_64MHz</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_356">tx_ddr_data_i20</A>  (to <A href="#@net:internal_64MHz">internal_64MHz</A> +)

   Delay:               5.788ns  (25.4% logic, 74.6% route), 5 logic levels.

 Constraint Details:

      5.788ns physical path delay SLICE_16 to SLICE_356 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 15.885ns) by 10.097ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:REG_DEL, 0.525,R16C28D.CLK,R16C28D.Q0,SLICE_16:ROUTE, 0.611,R16C28D.Q0,R16C29D.C0,tx_counter_5:CTOF_DEL, 0.236,R16C29D.C0,R16C29D.F0,SLICE_661:ROUTE, 0.382,R16C29D.F0,R16C29C.C1,n13291:CTOF_DEL, 0.236,R16C29C.C1,R16C29C.F1,SLICE_553:ROUTE, 0.575,R16C29C.F1,R16C29C.A0,n13295:CTOF_DEL, 0.236,R16C29C.A0,R16C29C.F0,SLICE_553:ROUTE, 2.751,R16C29C.F0,R29C30D.A0,n14273:CTOF_DEL, 0.236,R29C30D.A0,R29C30D.F0,SLICE_356:ROUTE, 0.000,R29C30D.F0,R29C30D.DI0,tx_ddr_data_31_N_175_20">Data path</A> SLICE_16 to SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R16C28D.CLK to     R16C28D.Q0 <A href="#@comp:SLICE_16">SLICE_16</A> (from <A href="#@net:internal_64MHz">internal_64MHz</A>)
ROUTE         2     0.611<A href="#@net:tx_counter_5:R16C28D.Q0:R16C29D.C0:0.611">     R16C28D.Q0 to R16C29D.C0    </A> <A href="#@net:tx_counter_5">tx_counter_5</A>
CTOF_DEL    ---     0.236     R16C29D.C0 to     R16C29D.F0 <A href="#@comp:SLICE_661">SLICE_661</A>
ROUTE         1     0.382<A href="#@net:n13291:R16C29D.F0:R16C29C.C1:0.382">     R16C29D.F0 to R16C29C.C1    </A> <A href="#@net:n13291">n13291</A>
CTOF_DEL    ---     0.236     R16C29C.C1 to     R16C29C.F1 <A href="#@comp:SLICE_553">SLICE_553</A>
ROUTE         2     0.575<A href="#@net:n13295:R16C29C.F1:R16C29C.A0:0.575">     R16C29C.F1 to R16C29C.A0    </A> <A href="#@net:n13295">n13295</A>
CTOF_DEL    ---     0.236     R16C29C.A0 to     R16C29C.F0 <A href="#@comp:SLICE_553">SLICE_553</A>
ROUTE        31     2.751<A href="#@net:n14273:R16C29C.F0:R29C30D.A0:2.751">     R16C29C.F0 to R29C30D.A0    </A> <A href="#@net:n14273">n14273</A>
CTOF_DEL    ---     0.236     R29C30D.A0 to     R29C30D.F0 <A href="#@comp:SLICE_356">SLICE_356</A>
ROUTE         1     0.000<A href="#@net:tx_ddr_data_31_N_175_20:R29C30D.F0:R29C30D.DI0:0.000">     R29C30D.F0 to R29C30D.DI0   </A> <A href="#@net:tx_ddr_data_31_N_175_20">tx_ddr_data_31_N_175_20</A> (to <A href="#@net:internal_64MHz">internal_64MHz</A>)
                  --------
                    5.788   (25.4% logic, 74.6% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOP,R16C28D.CLK,internal_64MHz">Source Clock Path</A> my_pll/PLLInst_0 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137<A href="#@net:internal_64MHz:PLL_BL0.CLKOP:R16C28D.CLK:2.137">  PLL_BL0.CLKOP to R16C28D.CLK   </A> <A href="#@net:internal_64MHz">internal_64MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOP,R29C30D.CLK,internal_64MHz">Destination Clock Path</A> my_pll/PLLInst_0 to SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137<A href="#@net:internal_64MHz:PLL_BL0.CLKOP:R29C30D.CLK:2.137">  PLL_BL0.CLKOP to R29C30D.CLK   </A> <A href="#@net:internal_64MHz">internal_64MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 10.103ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_16">tx_counter_1304__i5</A>  (from <A href="#@net:internal_64MHz">internal_64MHz</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_355">tx_ddr_data_i19</A>  (to <A href="#@net:internal_64MHz">internal_64MHz</A> +)

   Delay:               5.788ns  (25.4% logic, 74.6% route), 5 logic levels.

 Constraint Details:

      5.788ns physical path delay SLICE_16 to SLICE_355 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 15.891ns) by 10.103ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:REG_DEL, 0.525,R16C28D.CLK,R16C28D.Q0,SLICE_16:ROUTE, 0.611,R16C28D.Q0,R16C29D.C0,tx_counter_5:CTOF_DEL, 0.236,R16C29D.C0,R16C29D.F0,SLICE_661:ROUTE, 0.382,R16C29D.F0,R16C29C.C1,n13291:CTOF_DEL, 0.236,R16C29C.C1,R16C29C.F1,SLICE_553:ROUTE, 0.575,R16C29C.F1,R16C29C.A0,n13295:CTOF_DEL, 0.236,R16C29C.A0,R16C29C.F0,SLICE_553:ROUTE, 2.751,R16C29C.F0,R29C30B.A1,n14273:CTOF_DEL, 0.236,R29C30B.A1,R29C30B.F1,SLICE_355:ROUTE, 0.000,R29C30B.F1,R29C30B.DI1,tx_ddr_data_31_N_175_19">Data path</A> SLICE_16 to SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R16C28D.CLK to     R16C28D.Q0 <A href="#@comp:SLICE_16">SLICE_16</A> (from <A href="#@net:internal_64MHz">internal_64MHz</A>)
ROUTE         2     0.611<A href="#@net:tx_counter_5:R16C28D.Q0:R16C29D.C0:0.611">     R16C28D.Q0 to R16C29D.C0    </A> <A href="#@net:tx_counter_5">tx_counter_5</A>
CTOF_DEL    ---     0.236     R16C29D.C0 to     R16C29D.F0 <A href="#@comp:SLICE_661">SLICE_661</A>
ROUTE         1     0.382<A href="#@net:n13291:R16C29D.F0:R16C29C.C1:0.382">     R16C29D.F0 to R16C29C.C1    </A> <A href="#@net:n13291">n13291</A>
CTOF_DEL    ---     0.236     R16C29C.C1 to     R16C29C.F1 <A href="#@comp:SLICE_553">SLICE_553</A>
ROUTE         2     0.575<A href="#@net:n13295:R16C29C.F1:R16C29C.A0:0.575">     R16C29C.F1 to R16C29C.A0    </A> <A href="#@net:n13295">n13295</A>
CTOF_DEL    ---     0.236     R16C29C.A0 to     R16C29C.F0 <A href="#@comp:SLICE_553">SLICE_553</A>
ROUTE        31     2.751<A href="#@net:n14273:R16C29C.F0:R29C30B.A1:2.751">     R16C29C.F0 to R29C30B.A1    </A> <A href="#@net:n14273">n14273</A>
CTOF_DEL    ---     0.236     R29C30B.A1 to     R29C30B.F1 <A href="#@comp:SLICE_355">SLICE_355</A>
ROUTE         1     0.000<A href="#@net:tx_ddr_data_31_N_175_19:R29C30B.F1:R29C30B.DI1:0.000">     R29C30B.F1 to R29C30B.DI1   </A> <A href="#@net:tx_ddr_data_31_N_175_19">tx_ddr_data_31_N_175_19</A> (to <A href="#@net:internal_64MHz">internal_64MHz</A>)
                  --------
                    5.788   (25.4% logic, 74.6% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOP,R16C28D.CLK,internal_64MHz">Source Clock Path</A> my_pll/PLLInst_0 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137<A href="#@net:internal_64MHz:PLL_BL0.CLKOP:R16C28D.CLK:2.137">  PLL_BL0.CLKOP to R16C28D.CLK   </A> <A href="#@net:internal_64MHz">internal_64MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOP,R29C30B.CLK,internal_64MHz">Destination Clock Path</A> my_pll/PLLInst_0 to SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137<A href="#@net:internal_64MHz:PLL_BL0.CLKOP:R29C30B.CLK:2.137">  PLL_BL0.CLKOP to R29C30B.CLK   </A> <A href="#@net:internal_64MHz">internal_64MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 10.103ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_16">tx_counter_1304__i5</A>  (from <A href="#@net:internal_64MHz">internal_64MHz</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_356">tx_ddr_data_i21</A>  (to <A href="#@net:internal_64MHz">internal_64MHz</A> +)

   Delay:               5.788ns  (25.4% logic, 74.6% route), 5 logic levels.

 Constraint Details:

      5.788ns physical path delay SLICE_16 to SLICE_356 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 15.891ns) by 10.103ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:REG_DEL, 0.525,R16C28D.CLK,R16C28D.Q0,SLICE_16:ROUTE, 0.611,R16C28D.Q0,R16C29D.C0,tx_counter_5:CTOF_DEL, 0.236,R16C29D.C0,R16C29D.F0,SLICE_661:ROUTE, 0.382,R16C29D.F0,R16C29C.C1,n13291:CTOF_DEL, 0.236,R16C29C.C1,R16C29C.F1,SLICE_553:ROUTE, 0.575,R16C29C.F1,R16C29C.A0,n13295:CTOF_DEL, 0.236,R16C29C.A0,R16C29C.F0,SLICE_553:ROUTE, 2.751,R16C29C.F0,R29C30D.A1,n14273:CTOF_DEL, 0.236,R29C30D.A1,R29C30D.F1,SLICE_356:ROUTE, 0.000,R29C30D.F1,R29C30D.DI1,tx_ddr_data_31_N_175_21">Data path</A> SLICE_16 to SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R16C28D.CLK to     R16C28D.Q0 <A href="#@comp:SLICE_16">SLICE_16</A> (from <A href="#@net:internal_64MHz">internal_64MHz</A>)
ROUTE         2     0.611<A href="#@net:tx_counter_5:R16C28D.Q0:R16C29D.C0:0.611">     R16C28D.Q0 to R16C29D.C0    </A> <A href="#@net:tx_counter_5">tx_counter_5</A>
CTOF_DEL    ---     0.236     R16C29D.C0 to     R16C29D.F0 <A href="#@comp:SLICE_661">SLICE_661</A>
ROUTE         1     0.382<A href="#@net:n13291:R16C29D.F0:R16C29C.C1:0.382">     R16C29D.F0 to R16C29C.C1    </A> <A href="#@net:n13291">n13291</A>
CTOF_DEL    ---     0.236     R16C29C.C1 to     R16C29C.F1 <A href="#@comp:SLICE_553">SLICE_553</A>
ROUTE         2     0.575<A href="#@net:n13295:R16C29C.F1:R16C29C.A0:0.575">     R16C29C.F1 to R16C29C.A0    </A> <A href="#@net:n13295">n13295</A>
CTOF_DEL    ---     0.236     R16C29C.A0 to     R16C29C.F0 <A href="#@comp:SLICE_553">SLICE_553</A>
ROUTE        31     2.751<A href="#@net:n14273:R16C29C.F0:R29C30D.A1:2.751">     R16C29C.F0 to R29C30D.A1    </A> <A href="#@net:n14273">n14273</A>
CTOF_DEL    ---     0.236     R29C30D.A1 to     R29C30D.F1 <A href="#@comp:SLICE_356">SLICE_356</A>
ROUTE         1     0.000<A href="#@net:tx_ddr_data_31_N_175_21:R29C30D.F1:R29C30D.DI1:0.000">     R29C30D.F1 to R29C30D.DI1   </A> <A href="#@net:tx_ddr_data_31_N_175_21">tx_ddr_data_31_N_175_21</A> (to <A href="#@net:internal_64MHz">internal_64MHz</A>)
                  --------
                    5.788   (25.4% logic, 74.6% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOP,R16C28D.CLK,internal_64MHz">Source Clock Path</A> my_pll/PLLInst_0 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137<A href="#@net:internal_64MHz:PLL_BL0.CLKOP:R16C28D.CLK:2.137">  PLL_BL0.CLKOP to R16C28D.CLK   </A> <A href="#@net:internal_64MHz">internal_64MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'internal_64MHz' 64.000000 MHz ;:ROUTE, 2.137,PLL_BL0.CLKOP,R29C30D.CLK,internal_64MHz">Destination Clock Path</A> my_pll/PLLInst_0 to SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        23     2.137<A href="#@net:internal_64MHz:PLL_BL0.CLKOP:R29C30D.CLK:2.137">  PLL_BL0.CLKOP to R29C30D.CLK   </A> <A href="#@net:internal_64MHz">internal_64MHz</A>
                  --------
                    2.137   (0.0% logic, 100.0% route), 0 logic levels.

Report:  175.254MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY PORT 'sdr_rxclk' 64.000000 MH"></A>================================================================================
Preference: FREQUENCY PORT "sdr_rxclk" 64.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 6.636ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:sdr_rx_wifi_MGIOL">wifi_iddr</A>  (from <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:lvds_rx_24_inst/SLICE_214">lvds_rx_24_inst/r_state_i0</A>  (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)

   Delay:               9.149ns  (23.8% logic, 76.2% route), 8 logic levels.

 Constraint Details:

      9.149ns physical path delay sdr_rx_wifi_MGIOL to lvds_rx_24_inst/SLICE_214 meets
     15.625ns delay constraint less
      0.100ns skew and
     -0.260ns DIN_SET requirement (totaling 15.785ns) by 6.636ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:C2INP_DEL, 0.356,IOL_L5A.CLK,IOL_L5A.RXDATA0,sdr_rx_wifi_MGIOL:ROUTE, 2.535,IOL_L5A.RXDATA0,R22C21B.D1,w_lvds_rx_24_d0:CTOF_DEL, 0.236,R22C21B.D1,R22C21B.F1,lvds_rx_24_inst/SLICE_562:ROUTE, 0.567,R22C21B.F1,R22C21B.B0,lvds_rx_24_inst/n34:CTOF_DEL, 0.236,R22C21B.B0,R22C21B.F0,lvds_rx_24_inst/SLICE_562:ROUTE, 0.413,R22C21B.F0,R22C20A.D0,lvds_rx_24_inst/n12393:CTOF_DEL, 0.236,R22C20A.D0,R22C20A.F0,lvds_rx_24_inst/SLICE_561:ROUTE, 0.805,R22C20A.F0,R22C19D.A1,lvds_rx_24_inst/n6564:CTOF_DEL, 0.236,R22C19D.A1,R22C19D.F1,SLICE_193:ROUTE, 0.862,R22C19D.F1,R22C17C.A1,valid_0:CTOF_DEL, 0.236,R22C17C.A1,R22C17C.F1,lvds_rx_24_inst/SLICE_215:ROUTE, 0.786,R22C17C.F1,R21C17B.A1,lvds_rx_24_inst/n14245:CTOF_DEL, 0.236,R21C17B.A1,R21C17B.F1,lvds_rx_24_inst/SLICE_565:ROUTE, 1.008,R21C17B.F1,R22C16B.B1,lvds_rx_24_inst/n1984:CTOOFX_DEL, 0.401,R22C16B.B1,R22C16B.OFX0,lvds_rx_24_inst/SLICE_214:ROUTE, 0.000,R22C16B.OFX0,R22C16B.DI0,lvds_rx_24_inst/r_state_next_0">Data path</A> sdr_rx_wifi_MGIOL to lvds_rx_24_inst/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.356    IOL_L5A.CLK to IOL_L5A.RXDATA0 <A href="#@comp:sdr_rx_wifi_MGIOL">sdr_rx_wifi_MGIOL</A> (from <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
ROUTE         5     2.535<A href="#@net:w_lvds_rx_24_d0:IOL_L5A.RXDATA0:R22C21B.D1:2.535"> IOL_L5A.RXDATA0 to R22C21B.D1    </A> <A href="#@net:w_lvds_rx_24_d0">w_lvds_rx_24_d0</A>
CTOF_DEL    ---     0.236     R22C21B.D1 to     R22C21B.F1 <A href="#@comp:lvds_rx_24_inst/SLICE_562">lvds_rx_24_inst/SLICE_562</A>
ROUTE         2     0.567<A href="#@net:lvds_rx_24_inst/n34:R22C21B.F1:R22C21B.B0:0.567">     R22C21B.F1 to R22C21B.B0    </A> <A href="#@net:lvds_rx_24_inst/n34">lvds_rx_24_inst/n34</A>
CTOF_DEL    ---     0.236     R22C21B.B0 to     R22C21B.F0 <A href="#@comp:lvds_rx_24_inst/SLICE_562">lvds_rx_24_inst/SLICE_562</A>
ROUTE         1     0.413<A href="#@net:lvds_rx_24_inst/n12393:R22C21B.F0:R22C20A.D0:0.413">     R22C21B.F0 to R22C20A.D0    </A> <A href="#@net:lvds_rx_24_inst/n12393">lvds_rx_24_inst/n12393</A>
CTOF_DEL    ---     0.236     R22C20A.D0 to     R22C20A.F0 <A href="#@comp:lvds_rx_24_inst/SLICE_561">lvds_rx_24_inst/SLICE_561</A>
ROUTE         2     0.805<A href="#@net:lvds_rx_24_inst/n6564:R22C20A.F0:R22C19D.A1:0.805">     R22C20A.F0 to R22C19D.A1    </A> <A href="#@net:lvds_rx_24_inst/n6564">lvds_rx_24_inst/n6564</A>
CTOF_DEL    ---     0.236     R22C19D.A1 to     R22C19D.F1 <A href="#@comp:SLICE_193">SLICE_193</A>
ROUTE         8     0.862<A href="#@net:valid_0:R22C19D.F1:R22C17C.A1:0.862">     R22C19D.F1 to R22C17C.A1    </A> <A href="#@net:valid_0">valid_0</A>
CTOF_DEL    ---     0.236     R22C17C.A1 to     R22C17C.F1 <A href="#@comp:lvds_rx_24_inst/SLICE_215">lvds_rx_24_inst/SLICE_215</A>
ROUTE         1     0.786<A href="#@net:lvds_rx_24_inst/n14245:R22C17C.F1:R21C17B.A1:0.786">     R22C17C.F1 to R21C17B.A1    </A> <A href="#@net:lvds_rx_24_inst/n14245">lvds_rx_24_inst/n14245</A>
CTOF_DEL    ---     0.236     R21C17B.A1 to     R21C17B.F1 <A href="#@comp:lvds_rx_24_inst/SLICE_565">lvds_rx_24_inst/SLICE_565</A>
ROUTE         2     1.008<A href="#@net:lvds_rx_24_inst/n1984:R21C17B.F1:R22C16B.B1:1.008">     R21C17B.F1 to R22C16B.B1    </A> <A href="#@net:lvds_rx_24_inst/n1984">lvds_rx_24_inst/n1984</A>
CTOOFX_DEL  ---     0.401     R22C16B.B1 to   R22C16B.OFX0 <A href="#@comp:lvds_rx_24_inst/SLICE_214">lvds_rx_24_inst/SLICE_214</A>
ROUTE         1     0.000<A href="#@net:lvds_rx_24_inst/r_state_next_0:R22C16B.OFX0:R22C16B.DI0:0.000">   R22C16B.OFX0 to R22C16B.DI0   </A> <A href="#@net:lvds_rx_24_inst/r_state_next_0">lvds_rx_24_inst/r_state_next_0</A> (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
                  --------
                    9.149   (23.8% logic, 76.2% route), 8 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:ROUTE, 2.491,L1.PADDI,IOL_L5A.CLK,sdr_rxclk_c">Source Clock Path</A> sdr_rxclk to sdr_rx_wifi_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       143     2.491<A href="#@net:sdr_rxclk_c:L1.PADDI:IOL_L5A.CLK:2.491">       L1.PADDI to IOL_L5A.CLK   </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.491   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:ROUTE, 2.391,L1.PADDI,R22C16B.CLK,sdr_rxclk_c">Destination Clock Path</A> sdr_rxclk to lvds_rx_24_inst/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       143     2.391<A href="#@net:sdr_rxclk_c:L1.PADDI:R22C16B.CLK:2.391">       L1.PADDI to R22C16B.CLK   </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 6.904ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:lvds_rx_09_inst/SLICE_164">lvds_rx_09_inst/sr_i24</A>  (from <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:lvds_rx_09_inst/SLICE_212">lvds_rx_09_inst/r_state_i0</A>  (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)

   Delay:               8.981ns  (28.7% logic, 71.3% route), 9 logic levels.

 Constraint Details:

      8.981ns physical path delay lvds_rx_09_inst/SLICE_164 to lvds_rx_09_inst/SLICE_212 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 15.885ns) by 6.904ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:REG_DEL, 0.522,R24C33C.CLK,R24C33C.Q1,lvds_rx_09_inst/SLICE_164:ROUTE, 1.263,R24C33C.Q1,R23C36B.A1,lvds_rx_09_inst/sr_23:CTOF_DEL, 0.236,R23C36B.A1,R23C36B.F1,lvds_rx_09_inst/SLICE_658:ROUTE, 0.558,R23C36B.F1,R23C36A.B0,lvds_rx_09_inst/n33:CTOF_DEL, 0.236,R23C36A.B0,R23C36A.F0,lvds_rx_09_inst/SLICE_624:ROUTE, 1.391,R23C36A.F0,R23C32A.A0,lvds_rx_09_inst/n13159:CTOF_DEL, 0.236,R23C32A.A0,R23C32A.F0,lvds_rx_09_inst/SLICE_621:ROUTE, 1.200,R23C32A.F0,R22C33B.B0,lvds_rx_09_inst/n6561:CTOF_DEL, 0.236,R22C33B.B0,R22C33B.F0,lvds_rx_09_inst/SLICE_666:ROUTE, 0.193,R22C33B.F0,R22C33C.D1,lvds_rx_09_inst/n11714:CTOF_DEL, 0.236,R22C33C.D1,R22C33C.F1,SLICE_194:ROUTE, 0.821,R22C33C.F1,R22C32A.B0,valid_1:CTOF_DEL, 0.236,R22C32A.B0,R22C32A.F0,lvds_rx_09_inst/SLICE_627:ROUTE, 0.193,R22C32A.F0,R22C32A.D1,lvds_rx_09_inst/n14243:CTOF_DEL, 0.236,R22C32A.D1,R22C32A.F1,lvds_rx_09_inst/SLICE_627:ROUTE, 0.787,R22C32A.F1,R21C32A.B1,lvds_rx_09_inst/n1697:CTOOFX_DEL, 0.401,R21C32A.B1,R21C32A.OFX0,lvds_rx_09_inst/SLICE_212:ROUTE, 0.000,R21C32A.OFX0,R21C32A.DI0,lvds_rx_09_inst/r_state_next_0">Data path</A> lvds_rx_09_inst/SLICE_164 to lvds_rx_09_inst/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R24C33C.CLK to     R24C33C.Q1 <A href="#@comp:lvds_rx_09_inst/SLICE_164">lvds_rx_09_inst/SLICE_164</A> (from <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
ROUTE         4     1.263<A href="#@net:lvds_rx_09_inst/sr_23:R24C33C.Q1:R23C36B.A1:1.263">     R24C33C.Q1 to R23C36B.A1    </A> <A href="#@net:lvds_rx_09_inst/sr_23">lvds_rx_09_inst/sr_23</A>
CTOF_DEL    ---     0.236     R23C36B.A1 to     R23C36B.F1 <A href="#@comp:lvds_rx_09_inst/SLICE_658">lvds_rx_09_inst/SLICE_658</A>
ROUTE         1     0.558<A href="#@net:lvds_rx_09_inst/n33:R23C36B.F1:R23C36A.B0:0.558">     R23C36B.F1 to R23C36A.B0    </A> <A href="#@net:lvds_rx_09_inst/n33">lvds_rx_09_inst/n33</A>
CTOF_DEL    ---     0.236     R23C36A.B0 to     R23C36A.F0 <A href="#@comp:lvds_rx_09_inst/SLICE_624">lvds_rx_09_inst/SLICE_624</A>
ROUTE         3     1.391<A href="#@net:lvds_rx_09_inst/n13159:R23C36A.F0:R23C32A.A0:1.391">     R23C36A.F0 to R23C32A.A0    </A> <A href="#@net:lvds_rx_09_inst/n13159">lvds_rx_09_inst/n13159</A>
CTOF_DEL    ---     0.236     R23C32A.A0 to     R23C32A.F0 <A href="#@comp:lvds_rx_09_inst/SLICE_621">lvds_rx_09_inst/SLICE_621</A>
ROUTE         3     1.200<A href="#@net:lvds_rx_09_inst/n6561:R23C32A.F0:R22C33B.B0:1.200">     R23C32A.F0 to R22C33B.B0    </A> <A href="#@net:lvds_rx_09_inst/n6561">lvds_rx_09_inst/n6561</A>
CTOF_DEL    ---     0.236     R22C33B.B0 to     R22C33B.F0 <A href="#@comp:lvds_rx_09_inst/SLICE_666">lvds_rx_09_inst/SLICE_666</A>
ROUTE         1     0.193<A href="#@net:lvds_rx_09_inst/n11714:R22C33B.F0:R22C33C.D1:0.193">     R22C33B.F0 to R22C33C.D1    </A> <A href="#@net:lvds_rx_09_inst/n11714">lvds_rx_09_inst/n11714</A>
CTOF_DEL    ---     0.236     R22C33C.D1 to     R22C33C.F1 <A href="#@comp:SLICE_194">SLICE_194</A>
ROUTE         8     0.821<A href="#@net:valid_1:R22C33C.F1:R22C32A.B0:0.821">     R22C33C.F1 to R22C32A.B0    </A> <A href="#@net:valid_1">valid_1</A>
CTOF_DEL    ---     0.236     R22C32A.B0 to     R22C32A.F0 <A href="#@comp:lvds_rx_09_inst/SLICE_627">lvds_rx_09_inst/SLICE_627</A>
ROUTE         1     0.193<A href="#@net:lvds_rx_09_inst/n14243:R22C32A.F0:R22C32A.D1:0.193">     R22C32A.F0 to R22C32A.D1    </A> <A href="#@net:lvds_rx_09_inst/n14243">lvds_rx_09_inst/n14243</A>
CTOF_DEL    ---     0.236     R22C32A.D1 to     R22C32A.F1 <A href="#@comp:lvds_rx_09_inst/SLICE_627">lvds_rx_09_inst/SLICE_627</A>
ROUTE         2     0.787<A href="#@net:lvds_rx_09_inst/n1697:R22C32A.F1:R21C32A.B1:0.787">     R22C32A.F1 to R21C32A.B1    </A> <A href="#@net:lvds_rx_09_inst/n1697">lvds_rx_09_inst/n1697</A>
CTOOFX_DEL  ---     0.401     R21C32A.B1 to   R21C32A.OFX0 <A href="#@comp:lvds_rx_09_inst/SLICE_212">lvds_rx_09_inst/SLICE_212</A>
ROUTE         1     0.000<A href="#@net:lvds_rx_09_inst/r_state_next_0:R21C32A.OFX0:R21C32A.DI0:0.000">   R21C32A.OFX0 to R21C32A.DI0   </A> <A href="#@net:lvds_rx_09_inst/r_state_next_0">lvds_rx_09_inst/r_state_next_0</A> (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
                  --------
                    8.981   (28.7% logic, 71.3% route), 9 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:ROUTE, 2.391,L1.PADDI,R24C33C.CLK,sdr_rxclk_c">Source Clock Path</A> sdr_rxclk to lvds_rx_09_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       143     2.391<A href="#@net:sdr_rxclk_c:L1.PADDI:R24C33C.CLK:2.391">       L1.PADDI to R24C33C.CLK   </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:ROUTE, 2.391,L1.PADDI,R21C32A.CLK,sdr_rxclk_c">Destination Clock Path</A> sdr_rxclk to lvds_rx_09_inst/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       143     2.391<A href="#@net:sdr_rxclk_c:L1.PADDI:R21C32A.CLK:2.391">       L1.PADDI to R21C32A.CLK   </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 6.968ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:sdr_rx_wifi_MGIOL">wifi_iddr</A>  (from <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:lvds_rx_24_inst/SLICE_214">lvds_rx_24_inst/r_state_i0</A>  (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)

   Delay:               8.817ns  (24.6% logic, 75.4% route), 8 logic levels.

 Constraint Details:

      8.817ns physical path delay sdr_rx_wifi_MGIOL to lvds_rx_24_inst/SLICE_214 meets
     15.625ns delay constraint less
      0.100ns skew and
     -0.260ns DIN_SET requirement (totaling 15.785ns) by 6.968ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:C2INP_DEL, 0.356,IOL_L5A.CLK,IOL_L5A.RXDATA0,sdr_rx_wifi_MGIOL:ROUTE, 2.535,IOL_L5A.RXDATA0,R22C21B.D1,w_lvds_rx_24_d0:CTOF_DEL, 0.236,R22C21B.D1,R22C21B.F1,lvds_rx_24_inst/SLICE_562:ROUTE, 0.567,R22C21B.F1,R22C21B.B0,lvds_rx_24_inst/n34:CTOF_DEL, 0.236,R22C21B.B0,R22C21B.F0,lvds_rx_24_inst/SLICE_562:ROUTE, 0.413,R22C21B.F0,R22C20A.D0,lvds_rx_24_inst/n12393:CTOF_DEL, 0.236,R22C20A.D0,R22C20A.F0,lvds_rx_24_inst/SLICE_561:ROUTE, 0.199,R22C20A.F0,R22C20A.D1,lvds_rx_24_inst/n6564:CTOF_DEL, 0.236,R22C20A.D1,R22C20A.F1,lvds_rx_24_inst/SLICE_561:ROUTE, 1.136,R22C20A.F1,R22C17C.C1,valid_1_adj_1193:CTOF_DEL, 0.236,R22C17C.C1,R22C17C.F1,lvds_rx_24_inst/SLICE_215:ROUTE, 0.786,R22C17C.F1,R21C17B.A1,lvds_rx_24_inst/n14245:CTOF_DEL, 0.236,R21C17B.A1,R21C17B.F1,lvds_rx_24_inst/SLICE_565:ROUTE, 1.008,R21C17B.F1,R22C16B.B1,lvds_rx_24_inst/n1984:CTOOFX_DEL, 0.401,R22C16B.B1,R22C16B.OFX0,lvds_rx_24_inst/SLICE_214:ROUTE, 0.000,R22C16B.OFX0,R22C16B.DI0,lvds_rx_24_inst/r_state_next_0">Data path</A> sdr_rx_wifi_MGIOL to lvds_rx_24_inst/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.356    IOL_L5A.CLK to IOL_L5A.RXDATA0 <A href="#@comp:sdr_rx_wifi_MGIOL">sdr_rx_wifi_MGIOL</A> (from <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
ROUTE         5     2.535<A href="#@net:w_lvds_rx_24_d0:IOL_L5A.RXDATA0:R22C21B.D1:2.535"> IOL_L5A.RXDATA0 to R22C21B.D1    </A> <A href="#@net:w_lvds_rx_24_d0">w_lvds_rx_24_d0</A>
CTOF_DEL    ---     0.236     R22C21B.D1 to     R22C21B.F1 <A href="#@comp:lvds_rx_24_inst/SLICE_562">lvds_rx_24_inst/SLICE_562</A>
ROUTE         2     0.567<A href="#@net:lvds_rx_24_inst/n34:R22C21B.F1:R22C21B.B0:0.567">     R22C21B.F1 to R22C21B.B0    </A> <A href="#@net:lvds_rx_24_inst/n34">lvds_rx_24_inst/n34</A>
CTOF_DEL    ---     0.236     R22C21B.B0 to     R22C21B.F0 <A href="#@comp:lvds_rx_24_inst/SLICE_562">lvds_rx_24_inst/SLICE_562</A>
ROUTE         1     0.413<A href="#@net:lvds_rx_24_inst/n12393:R22C21B.F0:R22C20A.D0:0.413">     R22C21B.F0 to R22C20A.D0    </A> <A href="#@net:lvds_rx_24_inst/n12393">lvds_rx_24_inst/n12393</A>
CTOF_DEL    ---     0.236     R22C20A.D0 to     R22C20A.F0 <A href="#@comp:lvds_rx_24_inst/SLICE_561">lvds_rx_24_inst/SLICE_561</A>
ROUTE         2     0.199<A href="#@net:lvds_rx_24_inst/n6564:R22C20A.F0:R22C20A.D1:0.199">     R22C20A.F0 to R22C20A.D1    </A> <A href="#@net:lvds_rx_24_inst/n6564">lvds_rx_24_inst/n6564</A>
CTOF_DEL    ---     0.236     R22C20A.D1 to     R22C20A.F1 <A href="#@comp:lvds_rx_24_inst/SLICE_561">lvds_rx_24_inst/SLICE_561</A>
ROUTE         7     1.136<A href="#@net:valid_1_adj_1193:R22C20A.F1:R22C17C.C1:1.136">     R22C20A.F1 to R22C17C.C1    </A> <A href="#@net:valid_1_adj_1193">valid_1_adj_1193</A>
CTOF_DEL    ---     0.236     R22C17C.C1 to     R22C17C.F1 <A href="#@comp:lvds_rx_24_inst/SLICE_215">lvds_rx_24_inst/SLICE_215</A>
ROUTE         1     0.786<A href="#@net:lvds_rx_24_inst/n14245:R22C17C.F1:R21C17B.A1:0.786">     R22C17C.F1 to R21C17B.A1    </A> <A href="#@net:lvds_rx_24_inst/n14245">lvds_rx_24_inst/n14245</A>
CTOF_DEL    ---     0.236     R21C17B.A1 to     R21C17B.F1 <A href="#@comp:lvds_rx_24_inst/SLICE_565">lvds_rx_24_inst/SLICE_565</A>
ROUTE         2     1.008<A href="#@net:lvds_rx_24_inst/n1984:R21C17B.F1:R22C16B.B1:1.008">     R21C17B.F1 to R22C16B.B1    </A> <A href="#@net:lvds_rx_24_inst/n1984">lvds_rx_24_inst/n1984</A>
CTOOFX_DEL  ---     0.401     R22C16B.B1 to   R22C16B.OFX0 <A href="#@comp:lvds_rx_24_inst/SLICE_214">lvds_rx_24_inst/SLICE_214</A>
ROUTE         1     0.000<A href="#@net:lvds_rx_24_inst/r_state_next_0:R22C16B.OFX0:R22C16B.DI0:0.000">   R22C16B.OFX0 to R22C16B.DI0   </A> <A href="#@net:lvds_rx_24_inst/r_state_next_0">lvds_rx_24_inst/r_state_next_0</A> (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
                  --------
                    8.817   (24.6% logic, 75.4% route), 8 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:ROUTE, 2.491,L1.PADDI,IOL_L5A.CLK,sdr_rxclk_c">Source Clock Path</A> sdr_rxclk to sdr_rx_wifi_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       143     2.491<A href="#@net:sdr_rxclk_c:L1.PADDI:IOL_L5A.CLK:2.491">       L1.PADDI to IOL_L5A.CLK   </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.491   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:ROUTE, 2.391,L1.PADDI,R22C16B.CLK,sdr_rxclk_c">Destination Clock Path</A> sdr_rxclk to lvds_rx_24_inst/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       143     2.391<A href="#@net:sdr_rxclk_c:L1.PADDI:R22C16B.CLK:2.391">       L1.PADDI to R22C16B.CLK   </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 7.014ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:sdr_rx_wifi_MGIOL">wifi_iddr</A>  (from <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:lvds_rx_24_inst/SLICE_215">lvds_rx_24_inst/r_state_i1</A>  (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)

   Delay:               8.771ns  (22.9% logic, 77.1% route), 8 logic levels.

 Constraint Details:

      8.771ns physical path delay sdr_rx_wifi_MGIOL to lvds_rx_24_inst/SLICE_215 meets
     15.625ns delay constraint less
      0.100ns skew and
     -0.260ns DIN_SET requirement (totaling 15.785ns) by 7.014ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:C2INP_DEL, 0.356,IOL_L5A.CLK,IOL_L5A.RXDATA0,sdr_rx_wifi_MGIOL:ROUTE, 2.535,IOL_L5A.RXDATA0,R22C21B.D1,w_lvds_rx_24_d0:CTOF_DEL, 0.236,R22C21B.D1,R22C21B.F1,lvds_rx_24_inst/SLICE_562:ROUTE, 0.567,R22C21B.F1,R22C21B.B0,lvds_rx_24_inst/n34:CTOF_DEL, 0.236,R22C21B.B0,R22C21B.F0,lvds_rx_24_inst/SLICE_562:ROUTE, 0.413,R22C21B.F0,R22C20A.D0,lvds_rx_24_inst/n12393:CTOF_DEL, 0.236,R22C20A.D0,R22C20A.F0,lvds_rx_24_inst/SLICE_561:ROUTE, 0.805,R22C20A.F0,R22C19D.A1,lvds_rx_24_inst/n6564:CTOF_DEL, 0.236,R22C19D.A1,R22C19D.F1,SLICE_193:ROUTE, 0.862,R22C19D.F1,R22C17C.A1,valid_0:CTOF_DEL, 0.236,R22C17C.A1,R22C17C.F1,lvds_rx_24_inst/SLICE_215:ROUTE, 0.786,R22C17C.F1,R21C17B.A1,lvds_rx_24_inst/n14245:CTOF_DEL, 0.236,R21C17B.A1,R21C17B.F1,lvds_rx_24_inst/SLICE_565:ROUTE, 0.795,R21C17B.F1,R22C17C.A0,lvds_rx_24_inst/n1984:CTOF_DEL, 0.236,R22C17C.A0,R22C17C.F0,lvds_rx_24_inst/SLICE_215:ROUTE, 0.000,R22C17C.F0,R22C17C.DI0,lvds_rx_24_inst/n5929">Data path</A> sdr_rx_wifi_MGIOL to lvds_rx_24_inst/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.356    IOL_L5A.CLK to IOL_L5A.RXDATA0 <A href="#@comp:sdr_rx_wifi_MGIOL">sdr_rx_wifi_MGIOL</A> (from <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
ROUTE         5     2.535<A href="#@net:w_lvds_rx_24_d0:IOL_L5A.RXDATA0:R22C21B.D1:2.535"> IOL_L5A.RXDATA0 to R22C21B.D1    </A> <A href="#@net:w_lvds_rx_24_d0">w_lvds_rx_24_d0</A>
CTOF_DEL    ---     0.236     R22C21B.D1 to     R22C21B.F1 <A href="#@comp:lvds_rx_24_inst/SLICE_562">lvds_rx_24_inst/SLICE_562</A>
ROUTE         2     0.567<A href="#@net:lvds_rx_24_inst/n34:R22C21B.F1:R22C21B.B0:0.567">     R22C21B.F1 to R22C21B.B0    </A> <A href="#@net:lvds_rx_24_inst/n34">lvds_rx_24_inst/n34</A>
CTOF_DEL    ---     0.236     R22C21B.B0 to     R22C21B.F0 <A href="#@comp:lvds_rx_24_inst/SLICE_562">lvds_rx_24_inst/SLICE_562</A>
ROUTE         1     0.413<A href="#@net:lvds_rx_24_inst/n12393:R22C21B.F0:R22C20A.D0:0.413">     R22C21B.F0 to R22C20A.D0    </A> <A href="#@net:lvds_rx_24_inst/n12393">lvds_rx_24_inst/n12393</A>
CTOF_DEL    ---     0.236     R22C20A.D0 to     R22C20A.F0 <A href="#@comp:lvds_rx_24_inst/SLICE_561">lvds_rx_24_inst/SLICE_561</A>
ROUTE         2     0.805<A href="#@net:lvds_rx_24_inst/n6564:R22C20A.F0:R22C19D.A1:0.805">     R22C20A.F0 to R22C19D.A1    </A> <A href="#@net:lvds_rx_24_inst/n6564">lvds_rx_24_inst/n6564</A>
CTOF_DEL    ---     0.236     R22C19D.A1 to     R22C19D.F1 <A href="#@comp:SLICE_193">SLICE_193</A>
ROUTE         8     0.862<A href="#@net:valid_0:R22C19D.F1:R22C17C.A1:0.862">     R22C19D.F1 to R22C17C.A1    </A> <A href="#@net:valid_0">valid_0</A>
CTOF_DEL    ---     0.236     R22C17C.A1 to     R22C17C.F1 <A href="#@comp:lvds_rx_24_inst/SLICE_215">lvds_rx_24_inst/SLICE_215</A>
ROUTE         1     0.786<A href="#@net:lvds_rx_24_inst/n14245:R22C17C.F1:R21C17B.A1:0.786">     R22C17C.F1 to R21C17B.A1    </A> <A href="#@net:lvds_rx_24_inst/n14245">lvds_rx_24_inst/n14245</A>
CTOF_DEL    ---     0.236     R21C17B.A1 to     R21C17B.F1 <A href="#@comp:lvds_rx_24_inst/SLICE_565">lvds_rx_24_inst/SLICE_565</A>
ROUTE         2     0.795<A href="#@net:lvds_rx_24_inst/n1984:R21C17B.F1:R22C17C.A0:0.795">     R21C17B.F1 to R22C17C.A0    </A> <A href="#@net:lvds_rx_24_inst/n1984">lvds_rx_24_inst/n1984</A>
CTOF_DEL    ---     0.236     R22C17C.A0 to     R22C17C.F0 <A href="#@comp:lvds_rx_24_inst/SLICE_215">lvds_rx_24_inst/SLICE_215</A>
ROUTE         1     0.000<A href="#@net:lvds_rx_24_inst/n5929:R22C17C.F0:R22C17C.DI0:0.000">     R22C17C.F0 to R22C17C.DI0   </A> <A href="#@net:lvds_rx_24_inst/n5929">lvds_rx_24_inst/n5929</A> (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
                  --------
                    8.771   (22.9% logic, 77.1% route), 8 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:ROUTE, 2.491,L1.PADDI,IOL_L5A.CLK,sdr_rxclk_c">Source Clock Path</A> sdr_rxclk to sdr_rx_wifi_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       143     2.491<A href="#@net:sdr_rxclk_c:L1.PADDI:IOL_L5A.CLK:2.491">       L1.PADDI to IOL_L5A.CLK   </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.491   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:ROUTE, 2.391,L1.PADDI,R22C17C.CLK,sdr_rxclk_c">Destination Clock Path</A> sdr_rxclk to lvds_rx_24_inst/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       143     2.391<A href="#@net:sdr_rxclk_c:L1.PADDI:R22C17C.CLK:2.391">       L1.PADDI to R22C17C.CLK   </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 7.168ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:sdr_rx_wifi_MGIOL">wifi_iddr</A>  (from <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:lvds_rx_24_inst/SLICE_214">lvds_rx_24_inst/r_state_i0</A>  (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)

   Delay:               8.617ns  (22.5% logic, 77.5% route), 7 logic levels.

 Constraint Details:

      8.617ns physical path delay sdr_rx_wifi_MGIOL to lvds_rx_24_inst/SLICE_214 meets
     15.625ns delay constraint less
      0.100ns skew and
     -0.260ns DIN_SET requirement (totaling 15.785ns) by 7.168ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:C2INP_DEL, 0.356,IOL_L5A.CLK,IOL_L5A.RXDATA1,sdr_rx_wifi_MGIOL:ROUTE, 2.349,IOL_L5A.RXDATA1,R21C21D.D1,w_lvds_rx_24_d1:CTOF_DEL, 0.236,R21C21D.D1,R21C21D.F1,lvds_rx_24_inst/SLICE_564:ROUTE, 0.566,R21C21D.F1,R21C21D.A0,lvds_rx_24_inst/n12503:CTOF_DEL, 0.236,R21C21D.A0,R21C21D.F0,lvds_rx_24_inst/SLICE_564:ROUTE, 0.835,R21C21D.F0,R22C20A.C1,lvds_rx_24_inst/valid_1_N_1119:CTOF_DEL, 0.236,R22C20A.C1,R22C20A.F1,lvds_rx_24_inst/SLICE_561:ROUTE, 1.136,R22C20A.F1,R22C17C.C1,valid_1_adj_1193:CTOF_DEL, 0.236,R22C17C.C1,R22C17C.F1,lvds_rx_24_inst/SLICE_215:ROUTE, 0.786,R22C17C.F1,R21C17B.A1,lvds_rx_24_inst/n14245:CTOF_DEL, 0.236,R21C17B.A1,R21C17B.F1,lvds_rx_24_inst/SLICE_565:ROUTE, 1.008,R21C17B.F1,R22C16B.B1,lvds_rx_24_inst/n1984:CTOOFX_DEL, 0.401,R22C16B.B1,R22C16B.OFX0,lvds_rx_24_inst/SLICE_214:ROUTE, 0.000,R22C16B.OFX0,R22C16B.DI0,lvds_rx_24_inst/r_state_next_0">Data path</A> sdr_rx_wifi_MGIOL to lvds_rx_24_inst/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.356    IOL_L5A.CLK to IOL_L5A.RXDATA1 <A href="#@comp:sdr_rx_wifi_MGIOL">sdr_rx_wifi_MGIOL</A> (from <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
ROUTE         5     2.349<A href="#@net:w_lvds_rx_24_d1:IOL_L5A.RXDATA1:R21C21D.D1:2.349"> IOL_L5A.RXDATA1 to R21C21D.D1    </A> <A href="#@net:w_lvds_rx_24_d1">w_lvds_rx_24_d1</A>
CTOF_DEL    ---     0.236     R21C21D.D1 to     R21C21D.F1 <A href="#@comp:lvds_rx_24_inst/SLICE_564">lvds_rx_24_inst/SLICE_564</A>
ROUTE         1     0.566<A href="#@net:lvds_rx_24_inst/n12503:R21C21D.F1:R21C21D.A0:0.566">     R21C21D.F1 to R21C21D.A0    </A> <A href="#@net:lvds_rx_24_inst/n12503">lvds_rx_24_inst/n12503</A>
CTOF_DEL    ---     0.236     R21C21D.A0 to     R21C21D.F0 <A href="#@comp:lvds_rx_24_inst/SLICE_564">lvds_rx_24_inst/SLICE_564</A>
ROUTE         2     0.835<A href="#@net:lvds_rx_24_inst/valid_1_N_1119:R21C21D.F0:R22C20A.C1:0.835">     R21C21D.F0 to R22C20A.C1    </A> <A href="#@net:lvds_rx_24_inst/valid_1_N_1119">lvds_rx_24_inst/valid_1_N_1119</A>
CTOF_DEL    ---     0.236     R22C20A.C1 to     R22C20A.F1 <A href="#@comp:lvds_rx_24_inst/SLICE_561">lvds_rx_24_inst/SLICE_561</A>
ROUTE         7     1.136<A href="#@net:valid_1_adj_1193:R22C20A.F1:R22C17C.C1:1.136">     R22C20A.F1 to R22C17C.C1    </A> <A href="#@net:valid_1_adj_1193">valid_1_adj_1193</A>
CTOF_DEL    ---     0.236     R22C17C.C1 to     R22C17C.F1 <A href="#@comp:lvds_rx_24_inst/SLICE_215">lvds_rx_24_inst/SLICE_215</A>
ROUTE         1     0.786<A href="#@net:lvds_rx_24_inst/n14245:R22C17C.F1:R21C17B.A1:0.786">     R22C17C.F1 to R21C17B.A1    </A> <A href="#@net:lvds_rx_24_inst/n14245">lvds_rx_24_inst/n14245</A>
CTOF_DEL    ---     0.236     R21C17B.A1 to     R21C17B.F1 <A href="#@comp:lvds_rx_24_inst/SLICE_565">lvds_rx_24_inst/SLICE_565</A>
ROUTE         2     1.008<A href="#@net:lvds_rx_24_inst/n1984:R21C17B.F1:R22C16B.B1:1.008">     R21C17B.F1 to R22C16B.B1    </A> <A href="#@net:lvds_rx_24_inst/n1984">lvds_rx_24_inst/n1984</A>
CTOOFX_DEL  ---     0.401     R22C16B.B1 to   R22C16B.OFX0 <A href="#@comp:lvds_rx_24_inst/SLICE_214">lvds_rx_24_inst/SLICE_214</A>
ROUTE         1     0.000<A href="#@net:lvds_rx_24_inst/r_state_next_0:R22C16B.OFX0:R22C16B.DI0:0.000">   R22C16B.OFX0 to R22C16B.DI0   </A> <A href="#@net:lvds_rx_24_inst/r_state_next_0">lvds_rx_24_inst/r_state_next_0</A> (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
                  --------
                    8.617   (22.5% logic, 77.5% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:ROUTE, 2.491,L1.PADDI,IOL_L5A.CLK,sdr_rxclk_c">Source Clock Path</A> sdr_rxclk to sdr_rx_wifi_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       143     2.491<A href="#@net:sdr_rxclk_c:L1.PADDI:IOL_L5A.CLK:2.491">       L1.PADDI to IOL_L5A.CLK   </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.491   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:ROUTE, 2.391,L1.PADDI,R22C16B.CLK,sdr_rxclk_c">Destination Clock Path</A> sdr_rxclk to lvds_rx_24_inst/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       143     2.391<A href="#@net:sdr_rxclk_c:L1.PADDI:R22C16B.CLK:2.391">       L1.PADDI to R22C16B.CLK   </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 7.173ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:sdr_rx_subg_MGIOL">subg_iddr</A>  (from <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:lvds_rx_09_inst/SLICE_212">lvds_rx_09_inst/r_state_i0</A>  (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)

   Delay:               8.612ns  (25.2% logic, 74.8% route), 8 logic levels.

 Constraint Details:

      8.612ns physical path delay sdr_rx_subg_MGIOL to lvds_rx_09_inst/SLICE_212 meets
     15.625ns delay constraint less
      0.100ns skew and
     -0.260ns DIN_SET requirement (totaling 15.785ns) by 7.173ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:C2INP_DEL, 0.356,IOL_L14A.CLK,IOL_L14A.RXDATA0,sdr_rx_subg_MGIOL:ROUTE, 2.687,IOL_L14A.RXDATA0,R23C32B.D1,w_lvds_rx_09_d0:CTOF_DEL, 0.236,R23C32B.D1,R23C32B.F1,lvds_rx_09_inst/SLICE_670:ROUTE, 0.558,R23C32B.F1,R23C32A.B0,lvds_rx_09_inst/n12423:CTOF_DEL, 0.236,R23C32A.B0,R23C32A.F0,lvds_rx_09_inst/SLICE_621:ROUTE, 1.200,R23C32A.F0,R22C33B.B0,lvds_rx_09_inst/n6561:CTOF_DEL, 0.236,R22C33B.B0,R22C33B.F0,lvds_rx_09_inst/SLICE_666:ROUTE, 0.193,R22C33B.F0,R22C33C.D1,lvds_rx_09_inst/n11714:CTOF_DEL, 0.236,R22C33C.D1,R22C33C.F1,SLICE_194:ROUTE, 0.821,R22C33C.F1,R22C32A.B0,valid_1:CTOF_DEL, 0.236,R22C32A.B0,R22C32A.F0,lvds_rx_09_inst/SLICE_627:ROUTE, 0.193,R22C32A.F0,R22C32A.D1,lvds_rx_09_inst/n14243:CTOF_DEL, 0.236,R22C32A.D1,R22C32A.F1,lvds_rx_09_inst/SLICE_627:ROUTE, 0.787,R22C32A.F1,R21C32A.B1,lvds_rx_09_inst/n1697:CTOOFX_DEL, 0.401,R21C32A.B1,R21C32A.OFX0,lvds_rx_09_inst/SLICE_212:ROUTE, 0.000,R21C32A.OFX0,R21C32A.DI0,lvds_rx_09_inst/r_state_next_0">Data path</A> sdr_rx_subg_MGIOL to lvds_rx_09_inst/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.356   IOL_L14A.CLK to IOL_L14A.RXDATA0 <A href="#@comp:sdr_rx_subg_MGIOL">sdr_rx_subg_MGIOL</A> (from <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
ROUTE         7     2.687<A href="#@net:w_lvds_rx_09_d0:IOL_L14A.RXDATA0:R23C32B.D1:2.687"> IOL_L14A.RXDATA0 to R23C32B.D1    </A> <A href="#@net:w_lvds_rx_09_d0">w_lvds_rx_09_d0</A>
CTOF_DEL    ---     0.236     R23C32B.D1 to     R23C32B.F1 <A href="#@comp:lvds_rx_09_inst/SLICE_670">lvds_rx_09_inst/SLICE_670</A>
ROUTE         1     0.558<A href="#@net:lvds_rx_09_inst/n12423:R23C32B.F1:R23C32A.B0:0.558">     R23C32B.F1 to R23C32A.B0    </A> <A href="#@net:lvds_rx_09_inst/n12423">lvds_rx_09_inst/n12423</A>
CTOF_DEL    ---     0.236     R23C32A.B0 to     R23C32A.F0 <A href="#@comp:lvds_rx_09_inst/SLICE_621">lvds_rx_09_inst/SLICE_621</A>
ROUTE         3     1.200<A href="#@net:lvds_rx_09_inst/n6561:R23C32A.F0:R22C33B.B0:1.200">     R23C32A.F0 to R22C33B.B0    </A> <A href="#@net:lvds_rx_09_inst/n6561">lvds_rx_09_inst/n6561</A>
CTOF_DEL    ---     0.236     R22C33B.B0 to     R22C33B.F0 <A href="#@comp:lvds_rx_09_inst/SLICE_666">lvds_rx_09_inst/SLICE_666</A>
ROUTE         1     0.193<A href="#@net:lvds_rx_09_inst/n11714:R22C33B.F0:R22C33C.D1:0.193">     R22C33B.F0 to R22C33C.D1    </A> <A href="#@net:lvds_rx_09_inst/n11714">lvds_rx_09_inst/n11714</A>
CTOF_DEL    ---     0.236     R22C33C.D1 to     R22C33C.F1 <A href="#@comp:SLICE_194">SLICE_194</A>
ROUTE         8     0.821<A href="#@net:valid_1:R22C33C.F1:R22C32A.B0:0.821">     R22C33C.F1 to R22C32A.B0    </A> <A href="#@net:valid_1">valid_1</A>
CTOF_DEL    ---     0.236     R22C32A.B0 to     R22C32A.F0 <A href="#@comp:lvds_rx_09_inst/SLICE_627">lvds_rx_09_inst/SLICE_627</A>
ROUTE         1     0.193<A href="#@net:lvds_rx_09_inst/n14243:R22C32A.F0:R22C32A.D1:0.193">     R22C32A.F0 to R22C32A.D1    </A> <A href="#@net:lvds_rx_09_inst/n14243">lvds_rx_09_inst/n14243</A>
CTOF_DEL    ---     0.236     R22C32A.D1 to     R22C32A.F1 <A href="#@comp:lvds_rx_09_inst/SLICE_627">lvds_rx_09_inst/SLICE_627</A>
ROUTE         2     0.787<A href="#@net:lvds_rx_09_inst/n1697:R22C32A.F1:R21C32A.B1:0.787">     R22C32A.F1 to R21C32A.B1    </A> <A href="#@net:lvds_rx_09_inst/n1697">lvds_rx_09_inst/n1697</A>
CTOOFX_DEL  ---     0.401     R21C32A.B1 to   R21C32A.OFX0 <A href="#@comp:lvds_rx_09_inst/SLICE_212">lvds_rx_09_inst/SLICE_212</A>
ROUTE         1     0.000<A href="#@net:lvds_rx_09_inst/r_state_next_0:R21C32A.OFX0:R21C32A.DI0:0.000">   R21C32A.OFX0 to R21C32A.DI0   </A> <A href="#@net:lvds_rx_09_inst/r_state_next_0">lvds_rx_09_inst/r_state_next_0</A> (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
                  --------
                    8.612   (25.2% logic, 74.8% route), 8 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:ROUTE, 2.491,L1.PADDI,IOL_L14A.CLK,sdr_rxclk_c">Source Clock Path</A> sdr_rxclk to sdr_rx_subg_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       143     2.491<A href="#@net:sdr_rxclk_c:L1.PADDI:IOL_L14A.CLK:2.491">       L1.PADDI to IOL_L14A.CLK  </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.491   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:ROUTE, 2.391,L1.PADDI,R21C32A.CLK,sdr_rxclk_c">Destination Clock Path</A> sdr_rxclk to lvds_rx_09_inst/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       143     2.391<A href="#@net:sdr_rxclk_c:L1.PADDI:R21C32A.CLK:2.391">       L1.PADDI to R21C32A.CLK   </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 7.181ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:lvds_rx_09_inst/SLICE_154">lvds_rx_09_inst/sr_i4</A>  (from <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:lvds_rx_09_inst/SLICE_212">lvds_rx_09_inst/r_state_i0</A>  (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)

   Delay:               8.704ns  (29.6% logic, 70.4% route), 9 logic levels.

 Constraint Details:

      8.704ns physical path delay lvds_rx_09_inst/SLICE_154 to lvds_rx_09_inst/SLICE_212 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 15.885ns) by 7.181ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:REG_DEL, 0.522,R23C36C.CLK,R23C36C.Q1,lvds_rx_09_inst/SLICE_154:ROUTE, 0.745,R23C36C.Q1,R23C36A.B1,lvds_rx_09_inst/sr_3:CTOF_DEL, 0.236,R23C36A.B1,R23C36A.F1,lvds_rx_09_inst/SLICE_624:ROUTE, 0.799,R23C36A.F1,R23C36A.A0,lvds_rx_09_inst/n12469:CTOF_DEL, 0.236,R23C36A.A0,R23C36A.F0,lvds_rx_09_inst/SLICE_624:ROUTE, 1.391,R23C36A.F0,R23C32A.A0,lvds_rx_09_inst/n13159:CTOF_DEL, 0.236,R23C32A.A0,R23C32A.F0,lvds_rx_09_inst/SLICE_621:ROUTE, 1.200,R23C32A.F0,R22C33B.B0,lvds_rx_09_inst/n6561:CTOF_DEL, 0.236,R22C33B.B0,R22C33B.F0,lvds_rx_09_inst/SLICE_666:ROUTE, 0.193,R22C33B.F0,R22C33C.D1,lvds_rx_09_inst/n11714:CTOF_DEL, 0.236,R22C33C.D1,R22C33C.F1,SLICE_194:ROUTE, 0.821,R22C33C.F1,R22C32A.B0,valid_1:CTOF_DEL, 0.236,R22C32A.B0,R22C32A.F0,lvds_rx_09_inst/SLICE_627:ROUTE, 0.193,R22C32A.F0,R22C32A.D1,lvds_rx_09_inst/n14243:CTOF_DEL, 0.236,R22C32A.D1,R22C32A.F1,lvds_rx_09_inst/SLICE_627:ROUTE, 0.787,R22C32A.F1,R21C32A.B1,lvds_rx_09_inst/n1697:CTOOFX_DEL, 0.401,R21C32A.B1,R21C32A.OFX0,lvds_rx_09_inst/SLICE_212:ROUTE, 0.000,R21C32A.OFX0,R21C32A.DI0,lvds_rx_09_inst/r_state_next_0">Data path</A> lvds_rx_09_inst/SLICE_154 to lvds_rx_09_inst/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R23C36C.CLK to     R23C36C.Q1 <A href="#@comp:lvds_rx_09_inst/SLICE_154">lvds_rx_09_inst/SLICE_154</A> (from <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
ROUTE         4     0.745<A href="#@net:lvds_rx_09_inst/sr_3:R23C36C.Q1:R23C36A.B1:0.745">     R23C36C.Q1 to R23C36A.B1    </A> <A href="#@net:lvds_rx_09_inst/sr_3">lvds_rx_09_inst/sr_3</A>
CTOF_DEL    ---     0.236     R23C36A.B1 to     R23C36A.F1 <A href="#@comp:lvds_rx_09_inst/SLICE_624">lvds_rx_09_inst/SLICE_624</A>
ROUTE         1     0.799<A href="#@net:lvds_rx_09_inst/n12469:R23C36A.F1:R23C36A.A0:0.799">     R23C36A.F1 to R23C36A.A0    </A> <A href="#@net:lvds_rx_09_inst/n12469">lvds_rx_09_inst/n12469</A>
CTOF_DEL    ---     0.236     R23C36A.A0 to     R23C36A.F0 <A href="#@comp:lvds_rx_09_inst/SLICE_624">lvds_rx_09_inst/SLICE_624</A>
ROUTE         3     1.391<A href="#@net:lvds_rx_09_inst/n13159:R23C36A.F0:R23C32A.A0:1.391">     R23C36A.F0 to R23C32A.A0    </A> <A href="#@net:lvds_rx_09_inst/n13159">lvds_rx_09_inst/n13159</A>
CTOF_DEL    ---     0.236     R23C32A.A0 to     R23C32A.F0 <A href="#@comp:lvds_rx_09_inst/SLICE_621">lvds_rx_09_inst/SLICE_621</A>
ROUTE         3     1.200<A href="#@net:lvds_rx_09_inst/n6561:R23C32A.F0:R22C33B.B0:1.200">     R23C32A.F0 to R22C33B.B0    </A> <A href="#@net:lvds_rx_09_inst/n6561">lvds_rx_09_inst/n6561</A>
CTOF_DEL    ---     0.236     R22C33B.B0 to     R22C33B.F0 <A href="#@comp:lvds_rx_09_inst/SLICE_666">lvds_rx_09_inst/SLICE_666</A>
ROUTE         1     0.193<A href="#@net:lvds_rx_09_inst/n11714:R22C33B.F0:R22C33C.D1:0.193">     R22C33B.F0 to R22C33C.D1    </A> <A href="#@net:lvds_rx_09_inst/n11714">lvds_rx_09_inst/n11714</A>
CTOF_DEL    ---     0.236     R22C33C.D1 to     R22C33C.F1 <A href="#@comp:SLICE_194">SLICE_194</A>
ROUTE         8     0.821<A href="#@net:valid_1:R22C33C.F1:R22C32A.B0:0.821">     R22C33C.F1 to R22C32A.B0    </A> <A href="#@net:valid_1">valid_1</A>
CTOF_DEL    ---     0.236     R22C32A.B0 to     R22C32A.F0 <A href="#@comp:lvds_rx_09_inst/SLICE_627">lvds_rx_09_inst/SLICE_627</A>
ROUTE         1     0.193<A href="#@net:lvds_rx_09_inst/n14243:R22C32A.F0:R22C32A.D1:0.193">     R22C32A.F0 to R22C32A.D1    </A> <A href="#@net:lvds_rx_09_inst/n14243">lvds_rx_09_inst/n14243</A>
CTOF_DEL    ---     0.236     R22C32A.D1 to     R22C32A.F1 <A href="#@comp:lvds_rx_09_inst/SLICE_627">lvds_rx_09_inst/SLICE_627</A>
ROUTE         2     0.787<A href="#@net:lvds_rx_09_inst/n1697:R22C32A.F1:R21C32A.B1:0.787">     R22C32A.F1 to R21C32A.B1    </A> <A href="#@net:lvds_rx_09_inst/n1697">lvds_rx_09_inst/n1697</A>
CTOOFX_DEL  ---     0.401     R21C32A.B1 to   R21C32A.OFX0 <A href="#@comp:lvds_rx_09_inst/SLICE_212">lvds_rx_09_inst/SLICE_212</A>
ROUTE         1     0.000<A href="#@net:lvds_rx_09_inst/r_state_next_0:R21C32A.OFX0:R21C32A.DI0:0.000">   R21C32A.OFX0 to R21C32A.DI0   </A> <A href="#@net:lvds_rx_09_inst/r_state_next_0">lvds_rx_09_inst/r_state_next_0</A> (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
                  --------
                    8.704   (29.6% logic, 70.4% route), 9 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:ROUTE, 2.391,L1.PADDI,R23C36C.CLK,sdr_rxclk_c">Source Clock Path</A> sdr_rxclk to lvds_rx_09_inst/SLICE_154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       143     2.391<A href="#@net:sdr_rxclk_c:L1.PADDI:R23C36C.CLK:2.391">       L1.PADDI to R23C36C.CLK   </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:ROUTE, 2.391,L1.PADDI,R21C32A.CLK,sdr_rxclk_c">Destination Clock Path</A> sdr_rxclk to lvds_rx_09_inst/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       143     2.391<A href="#@net:sdr_rxclk_c:L1.PADDI:R21C32A.CLK:2.391">       L1.PADDI to R21C32A.CLK   </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 7.230ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:lvds_rx_09_inst/SLICE_164">lvds_rx_09_inst/sr_i24</A>  (from <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:lvds_rx_09_inst/SLICE_212">lvds_rx_09_inst/r_state_i0</A>  (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)

   Delay:               8.655ns  (27.0% logic, 73.0% route), 8 logic levels.

 Constraint Details:

      8.655ns physical path delay lvds_rx_09_inst/SLICE_164 to lvds_rx_09_inst/SLICE_212 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 15.885ns) by 7.230ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:REG_DEL, 0.522,R24C33C.CLK,R24C33C.Q1,lvds_rx_09_inst/SLICE_164:ROUTE, 1.263,R24C33C.Q1,R23C36B.A1,lvds_rx_09_inst/sr_23:CTOF_DEL, 0.236,R23C36B.A1,R23C36B.F1,lvds_rx_09_inst/SLICE_658:ROUTE, 0.558,R23C36B.F1,R23C36A.B0,lvds_rx_09_inst/n33:CTOF_DEL, 0.236,R23C36A.B0,R23C36A.F0,lvds_rx_09_inst/SLICE_624:ROUTE, 1.391,R23C36A.F0,R23C32A.A0,lvds_rx_09_inst/n13159:CTOF_DEL, 0.236,R23C32A.A0,R23C32A.F0,lvds_rx_09_inst/SLICE_621:ROUTE, 1.200,R23C32A.F0,R22C33B.B0,lvds_rx_09_inst/n6561:CTOF_DEL, 0.236,R22C33B.B0,R22C33B.F0,lvds_rx_09_inst/SLICE_666:ROUTE, 0.193,R22C33B.F0,R22C33C.D1,lvds_rx_09_inst/n11714:CTOF_DEL, 0.236,R22C33C.D1,R22C33C.F1,SLICE_194:ROUTE, 1.144,R22C33C.F1,R21C32B.A1,valid_1:CTOF_DEL, 0.236,R21C32B.A1,R21C32B.F1,SLICE_210:ROUTE, 0.567,R21C32B.F1,R21C32A.B0,n1680:CTOOFX_DEL, 0.401,R21C32A.B0,R21C32A.OFX0,lvds_rx_09_inst/SLICE_212:ROUTE, 0.000,R21C32A.OFX0,R21C32A.DI0,lvds_rx_09_inst/r_state_next_0">Data path</A> lvds_rx_09_inst/SLICE_164 to lvds_rx_09_inst/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R24C33C.CLK to     R24C33C.Q1 <A href="#@comp:lvds_rx_09_inst/SLICE_164">lvds_rx_09_inst/SLICE_164</A> (from <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
ROUTE         4     1.263<A href="#@net:lvds_rx_09_inst/sr_23:R24C33C.Q1:R23C36B.A1:1.263">     R24C33C.Q1 to R23C36B.A1    </A> <A href="#@net:lvds_rx_09_inst/sr_23">lvds_rx_09_inst/sr_23</A>
CTOF_DEL    ---     0.236     R23C36B.A1 to     R23C36B.F1 <A href="#@comp:lvds_rx_09_inst/SLICE_658">lvds_rx_09_inst/SLICE_658</A>
ROUTE         1     0.558<A href="#@net:lvds_rx_09_inst/n33:R23C36B.F1:R23C36A.B0:0.558">     R23C36B.F1 to R23C36A.B0    </A> <A href="#@net:lvds_rx_09_inst/n33">lvds_rx_09_inst/n33</A>
CTOF_DEL    ---     0.236     R23C36A.B0 to     R23C36A.F0 <A href="#@comp:lvds_rx_09_inst/SLICE_624">lvds_rx_09_inst/SLICE_624</A>
ROUTE         3     1.391<A href="#@net:lvds_rx_09_inst/n13159:R23C36A.F0:R23C32A.A0:1.391">     R23C36A.F0 to R23C32A.A0    </A> <A href="#@net:lvds_rx_09_inst/n13159">lvds_rx_09_inst/n13159</A>
CTOF_DEL    ---     0.236     R23C32A.A0 to     R23C32A.F0 <A href="#@comp:lvds_rx_09_inst/SLICE_621">lvds_rx_09_inst/SLICE_621</A>
ROUTE         3     1.200<A href="#@net:lvds_rx_09_inst/n6561:R23C32A.F0:R22C33B.B0:1.200">     R23C32A.F0 to R22C33B.B0    </A> <A href="#@net:lvds_rx_09_inst/n6561">lvds_rx_09_inst/n6561</A>
CTOF_DEL    ---     0.236     R22C33B.B0 to     R22C33B.F0 <A href="#@comp:lvds_rx_09_inst/SLICE_666">lvds_rx_09_inst/SLICE_666</A>
ROUTE         1     0.193<A href="#@net:lvds_rx_09_inst/n11714:R22C33B.F0:R22C33C.D1:0.193">     R22C33B.F0 to R22C33C.D1    </A> <A href="#@net:lvds_rx_09_inst/n11714">lvds_rx_09_inst/n11714</A>
CTOF_DEL    ---     0.236     R22C33C.D1 to     R22C33C.F1 <A href="#@comp:SLICE_194">SLICE_194</A>
ROUTE         8     1.144<A href="#@net:valid_1:R22C33C.F1:R21C32B.A1:1.144">     R22C33C.F1 to R21C32B.A1    </A> <A href="#@net:valid_1">valid_1</A>
CTOF_DEL    ---     0.236     R21C32B.A1 to     R21C32B.F1 <A href="#@comp:SLICE_210">SLICE_210</A>
ROUTE         2     0.567<A href="#@net:n1680:R21C32B.F1:R21C32A.B0:0.567">     R21C32B.F1 to R21C32A.B0    </A> <A href="#@net:n1680">n1680</A>
CTOOFX_DEL  ---     0.401     R21C32A.B0 to   R21C32A.OFX0 <A href="#@comp:lvds_rx_09_inst/SLICE_212">lvds_rx_09_inst/SLICE_212</A>
ROUTE         1     0.000<A href="#@net:lvds_rx_09_inst/r_state_next_0:R21C32A.OFX0:R21C32A.DI0:0.000">   R21C32A.OFX0 to R21C32A.DI0   </A> <A href="#@net:lvds_rx_09_inst/r_state_next_0">lvds_rx_09_inst/r_state_next_0</A> (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
                  --------
                    8.655   (27.0% logic, 73.0% route), 8 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:ROUTE, 2.391,L1.PADDI,R24C33C.CLK,sdr_rxclk_c">Source Clock Path</A> sdr_rxclk to lvds_rx_09_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       143     2.391<A href="#@net:sdr_rxclk_c:L1.PADDI:R24C33C.CLK:2.391">       L1.PADDI to R24C33C.CLK   </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:ROUTE, 2.391,L1.PADDI,R21C32A.CLK,sdr_rxclk_c">Destination Clock Path</A> sdr_rxclk to lvds_rx_09_inst/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       143     2.391<A href="#@net:sdr_rxclk_c:L1.PADDI:R21C32A.CLK:2.391">       L1.PADDI to R21C32A.CLK   </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 7.243ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:lvds_rx_09_inst/SLICE_164">lvds_rx_09_inst/sr_i24</A>  (from <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:lvds_rx_09_inst/SLICE_144">lvds_rx_09_inst/error_count_i2</A>  (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)
                   FF                        <A href="#@net:lvds_rx_09_inst/error_count_i1">lvds_rx_09_inst/error_count_i1</A>

   Delay:               8.509ns  (25.5% logic, 74.5% route), 8 logic levels.

 Constraint Details:

      8.509ns physical path delay lvds_rx_09_inst/SLICE_164 to lvds_rx_09_inst/SLICE_144 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 15.752ns) by 7.243ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:REG_DEL, 0.522,R24C33C.CLK,R24C33C.Q1,lvds_rx_09_inst/SLICE_164:ROUTE, 1.263,R24C33C.Q1,R23C36B.A1,lvds_rx_09_inst/sr_23:CTOF_DEL, 0.236,R23C36B.A1,R23C36B.F1,lvds_rx_09_inst/SLICE_658:ROUTE, 0.558,R23C36B.F1,R23C36A.B0,lvds_rx_09_inst/n33:CTOF_DEL, 0.236,R23C36A.B0,R23C36A.F0,lvds_rx_09_inst/SLICE_624:ROUTE, 1.391,R23C36A.F0,R23C32A.A0,lvds_rx_09_inst/n13159:CTOF_DEL, 0.236,R23C32A.A0,R23C32A.F0,lvds_rx_09_inst/SLICE_621:ROUTE, 1.200,R23C32A.F0,R22C33B.B0,lvds_rx_09_inst/n6561:CTOF_DEL, 0.236,R22C33B.B0,R22C33B.F0,lvds_rx_09_inst/SLICE_666:ROUTE, 0.193,R22C33B.F0,R22C33C.D1,lvds_rx_09_inst/n11714:CTOF_DEL, 0.236,R22C33C.D1,R22C33C.F1,SLICE_194:ROUTE, 0.456,R22C33C.F1,R22C32D.D1,valid_1:CTOF_DEL, 0.236,R22C32D.D1,R22C32D.F1,SLICE_550:ROUTE, 0.591,R22C32D.F1,R22C32D.A0,n14247:CTOF_DEL, 0.236,R22C32D.A0,R22C32D.F0,SLICE_550:ROUTE, 0.683,R22C32D.F0,R22C31D.CE,sdr_rxclk_c_enable_13">Data path</A> lvds_rx_09_inst/SLICE_164 to lvds_rx_09_inst/SLICE_144:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R24C33C.CLK to     R24C33C.Q1 <A href="#@comp:lvds_rx_09_inst/SLICE_164">lvds_rx_09_inst/SLICE_164</A> (from <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
ROUTE         4     1.263<A href="#@net:lvds_rx_09_inst/sr_23:R24C33C.Q1:R23C36B.A1:1.263">     R24C33C.Q1 to R23C36B.A1    </A> <A href="#@net:lvds_rx_09_inst/sr_23">lvds_rx_09_inst/sr_23</A>
CTOF_DEL    ---     0.236     R23C36B.A1 to     R23C36B.F1 <A href="#@comp:lvds_rx_09_inst/SLICE_658">lvds_rx_09_inst/SLICE_658</A>
ROUTE         1     0.558<A href="#@net:lvds_rx_09_inst/n33:R23C36B.F1:R23C36A.B0:0.558">     R23C36B.F1 to R23C36A.B0    </A> <A href="#@net:lvds_rx_09_inst/n33">lvds_rx_09_inst/n33</A>
CTOF_DEL    ---     0.236     R23C36A.B0 to     R23C36A.F0 <A href="#@comp:lvds_rx_09_inst/SLICE_624">lvds_rx_09_inst/SLICE_624</A>
ROUTE         3     1.391<A href="#@net:lvds_rx_09_inst/n13159:R23C36A.F0:R23C32A.A0:1.391">     R23C36A.F0 to R23C32A.A0    </A> <A href="#@net:lvds_rx_09_inst/n13159">lvds_rx_09_inst/n13159</A>
CTOF_DEL    ---     0.236     R23C32A.A0 to     R23C32A.F0 <A href="#@comp:lvds_rx_09_inst/SLICE_621">lvds_rx_09_inst/SLICE_621</A>
ROUTE         3     1.200<A href="#@net:lvds_rx_09_inst/n6561:R23C32A.F0:R22C33B.B0:1.200">     R23C32A.F0 to R22C33B.B0    </A> <A href="#@net:lvds_rx_09_inst/n6561">lvds_rx_09_inst/n6561</A>
CTOF_DEL    ---     0.236     R22C33B.B0 to     R22C33B.F0 <A href="#@comp:lvds_rx_09_inst/SLICE_666">lvds_rx_09_inst/SLICE_666</A>
ROUTE         1     0.193<A href="#@net:lvds_rx_09_inst/n11714:R22C33B.F0:R22C33C.D1:0.193">     R22C33B.F0 to R22C33C.D1    </A> <A href="#@net:lvds_rx_09_inst/n11714">lvds_rx_09_inst/n11714</A>
CTOF_DEL    ---     0.236     R22C33C.D1 to     R22C33C.F1 <A href="#@comp:SLICE_194">SLICE_194</A>
ROUTE         8     0.456<A href="#@net:valid_1:R22C33C.F1:R22C32D.D1:0.456">     R22C33C.F1 to R22C32D.D1    </A> <A href="#@net:valid_1">valid_1</A>
CTOF_DEL    ---     0.236     R22C32D.D1 to     R22C32D.F1 <A href="#@comp:SLICE_550">SLICE_550</A>
ROUTE         4     0.591<A href="#@net:n14247:R22C32D.F1:R22C32D.A0:0.591">     R22C32D.F1 to R22C32D.A0    </A> <A href="#@net:n14247">n14247</A>
CTOF_DEL    ---     0.236     R22C32D.A0 to     R22C32D.F0 <A href="#@comp:SLICE_550">SLICE_550</A>
ROUTE         2     0.683<A href="#@net:sdr_rxclk_c_enable_13:R22C32D.F0:R22C31D.CE:0.683">     R22C32D.F0 to R22C31D.CE    </A> <A href="#@net:sdr_rxclk_c_enable_13">sdr_rxclk_c_enable_13</A> (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
                  --------
                    8.509   (25.5% logic, 74.5% route), 8 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:ROUTE, 2.391,L1.PADDI,R24C33C.CLK,sdr_rxclk_c">Source Clock Path</A> sdr_rxclk to lvds_rx_09_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       143     2.391<A href="#@net:sdr_rxclk_c:L1.PADDI:R24C33C.CLK:2.391">       L1.PADDI to R24C33C.CLK   </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:ROUTE, 2.391,L1.PADDI,R22C31D.CLK,sdr_rxclk_c">Destination Clock Path</A> sdr_rxclk to lvds_rx_09_inst/SLICE_144:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       143     2.391<A href="#@net:sdr_rxclk_c:L1.PADDI:R22C31D.CLK:2.391">       L1.PADDI to R22C31D.CLK   </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 7.243ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:lvds_rx_09_inst/SLICE_164">lvds_rx_09_inst/sr_i24</A>  (from <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:lvds_rx_09_inst/SLICE_145">lvds_rx_09_inst/error_count_i3</A>  (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)

   Delay:               8.509ns  (25.5% logic, 74.5% route), 8 logic levels.

 Constraint Details:

      8.509ns physical path delay lvds_rx_09_inst/SLICE_164 to lvds_rx_09_inst/SLICE_145 meets
     15.625ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 15.752ns) by 7.243ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:REG_DEL, 0.522,R24C33C.CLK,R24C33C.Q1,lvds_rx_09_inst/SLICE_164:ROUTE, 1.263,R24C33C.Q1,R23C36B.A1,lvds_rx_09_inst/sr_23:CTOF_DEL, 0.236,R23C36B.A1,R23C36B.F1,lvds_rx_09_inst/SLICE_658:ROUTE, 0.558,R23C36B.F1,R23C36A.B0,lvds_rx_09_inst/n33:CTOF_DEL, 0.236,R23C36A.B0,R23C36A.F0,lvds_rx_09_inst/SLICE_624:ROUTE, 1.391,R23C36A.F0,R23C32A.A0,lvds_rx_09_inst/n13159:CTOF_DEL, 0.236,R23C32A.A0,R23C32A.F0,lvds_rx_09_inst/SLICE_621:ROUTE, 1.200,R23C32A.F0,R22C33B.B0,lvds_rx_09_inst/n6561:CTOF_DEL, 0.236,R22C33B.B0,R22C33B.F0,lvds_rx_09_inst/SLICE_666:ROUTE, 0.193,R22C33B.F0,R22C33C.D1,lvds_rx_09_inst/n11714:CTOF_DEL, 0.236,R22C33C.D1,R22C33C.F1,SLICE_194:ROUTE, 0.456,R22C33C.F1,R22C32D.D1,valid_1:CTOF_DEL, 0.236,R22C32D.D1,R22C32D.F1,SLICE_550:ROUTE, 0.591,R22C32D.F1,R22C32D.A0,n14247:CTOF_DEL, 0.236,R22C32D.A0,R22C32D.F0,SLICE_550:ROUTE, 0.683,R22C32D.F0,R22C31B.CE,sdr_rxclk_c_enable_13">Data path</A> lvds_rx_09_inst/SLICE_164 to lvds_rx_09_inst/SLICE_145:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R24C33C.CLK to     R24C33C.Q1 <A href="#@comp:lvds_rx_09_inst/SLICE_164">lvds_rx_09_inst/SLICE_164</A> (from <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
ROUTE         4     1.263<A href="#@net:lvds_rx_09_inst/sr_23:R24C33C.Q1:R23C36B.A1:1.263">     R24C33C.Q1 to R23C36B.A1    </A> <A href="#@net:lvds_rx_09_inst/sr_23">lvds_rx_09_inst/sr_23</A>
CTOF_DEL    ---     0.236     R23C36B.A1 to     R23C36B.F1 <A href="#@comp:lvds_rx_09_inst/SLICE_658">lvds_rx_09_inst/SLICE_658</A>
ROUTE         1     0.558<A href="#@net:lvds_rx_09_inst/n33:R23C36B.F1:R23C36A.B0:0.558">     R23C36B.F1 to R23C36A.B0    </A> <A href="#@net:lvds_rx_09_inst/n33">lvds_rx_09_inst/n33</A>
CTOF_DEL    ---     0.236     R23C36A.B0 to     R23C36A.F0 <A href="#@comp:lvds_rx_09_inst/SLICE_624">lvds_rx_09_inst/SLICE_624</A>
ROUTE         3     1.391<A href="#@net:lvds_rx_09_inst/n13159:R23C36A.F0:R23C32A.A0:1.391">     R23C36A.F0 to R23C32A.A0    </A> <A href="#@net:lvds_rx_09_inst/n13159">lvds_rx_09_inst/n13159</A>
CTOF_DEL    ---     0.236     R23C32A.A0 to     R23C32A.F0 <A href="#@comp:lvds_rx_09_inst/SLICE_621">lvds_rx_09_inst/SLICE_621</A>
ROUTE         3     1.200<A href="#@net:lvds_rx_09_inst/n6561:R23C32A.F0:R22C33B.B0:1.200">     R23C32A.F0 to R22C33B.B0    </A> <A href="#@net:lvds_rx_09_inst/n6561">lvds_rx_09_inst/n6561</A>
CTOF_DEL    ---     0.236     R22C33B.B0 to     R22C33B.F0 <A href="#@comp:lvds_rx_09_inst/SLICE_666">lvds_rx_09_inst/SLICE_666</A>
ROUTE         1     0.193<A href="#@net:lvds_rx_09_inst/n11714:R22C33B.F0:R22C33C.D1:0.193">     R22C33B.F0 to R22C33C.D1    </A> <A href="#@net:lvds_rx_09_inst/n11714">lvds_rx_09_inst/n11714</A>
CTOF_DEL    ---     0.236     R22C33C.D1 to     R22C33C.F1 <A href="#@comp:SLICE_194">SLICE_194</A>
ROUTE         8     0.456<A href="#@net:valid_1:R22C33C.F1:R22C32D.D1:0.456">     R22C33C.F1 to R22C32D.D1    </A> <A href="#@net:valid_1">valid_1</A>
CTOF_DEL    ---     0.236     R22C32D.D1 to     R22C32D.F1 <A href="#@comp:SLICE_550">SLICE_550</A>
ROUTE         4     0.591<A href="#@net:n14247:R22C32D.F1:R22C32D.A0:0.591">     R22C32D.F1 to R22C32D.A0    </A> <A href="#@net:n14247">n14247</A>
CTOF_DEL    ---     0.236     R22C32D.A0 to     R22C32D.F0 <A href="#@comp:SLICE_550">SLICE_550</A>
ROUTE         2     0.683<A href="#@net:sdr_rxclk_c_enable_13:R22C32D.F0:R22C31B.CE:0.683">     R22C32D.F0 to R22C31B.CE    </A> <A href="#@net:sdr_rxclk_c_enable_13">sdr_rxclk_c_enable_13</A> (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
                  --------
                    8.509   (25.5% logic, 74.5% route), 8 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:ROUTE, 2.391,L1.PADDI,R24C33C.CLK,sdr_rxclk_c">Source Clock Path</A> sdr_rxclk to lvds_rx_09_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       143     2.391<A href="#@net:sdr_rxclk_c:L1.PADDI:R24C33C.CLK:2.391">       L1.PADDI to R24C33C.CLK   </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'sdr_rxclk' 64.000000 MHz ;:ROUTE, 2.391,L1.PADDI,R22C31B.CLK,sdr_rxclk_c">Destination Clock Path</A> sdr_rxclk to lvds_rx_09_inst/SLICE_145:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       143     2.391<A href="#@net:sdr_rxclk_c:L1.PADDI:R22C31B.CLK:2.391">       L1.PADDI to R22C31B.CLK   </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.391   (0.0% logic, 100.0% route), 0 logic levels.

Report:  111.247MHz is the maximum frequency for this preference.


</A><A name="CLOCK_TO_OUT ALLPORTS OUTPUT_DELAY 0.000000 ns MIN 0.000000 ns CLKNET 'sdr_txclk_c' CLKOUT PORT 'sdr_txdata"></A>================================================================================
Preference: CLOCK_TO_OUT ALLPORTS OUTPUT_DELAY 0.000000 ns MIN 0.000000 ns CLKNET "sdr_txclk_c" CLKOUT PORT "sdr_txdata" ; Setup Analysis.
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="CLOCK_TO_OUT ALLPORTS OUTPUT_DELAY 0.000000 ns MIN 0.000000 ns CLKNET 'sdr_txclk_c' CLKOUT PORT 'sdr_txdata"></A>================================================================================
Preference: CLOCK_TO_OUT ALLPORTS OUTPUT_DELAY 0.000000 ns MIN 0.000000 ns CLKNET "sdr_txclk_c" CLKOUT PORT "sdr_txdata" ; Hold Analysis.
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="INPUT_SETUP PORT 'sdr_rx_subg' INPUT_DELAY 0.000000 ns HOLD -3.000000 ns CLKPORT 'sdr_rxclk' S"></A>================================================================================
Preference: INPUT_SETUP PORT "sdr_rx_subg" INPUT_DELAY 0.000000 ns HOLD -3.000000 ns CLKPORT "sdr_rxclk" SS ; Setup Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 17.392ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            <A href="#@comp:sdr_rx_subg">sdr_rx_subg</A>
   Destination:    FF         Data in        <A href="#@comp:sdr_rx_subg_MGIOL">subg_iddr</A>  (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)
                   FF                        <A href="#@net:subg_iddr">subg_iddr</A>

   Max Data Path Delay:     0.466ns  (93.1% logic, 6.9% route), 1 logic levels.

   Min Clock Path Delay:    2.634ns  (16.2% logic, 83.8% route), 1 logic levels.

 Constraint Details:

      0.466ns delay sdr_rx_subg to sdr_rx_subg_MGIOL less
     15.625ns offset sdr_rx_subg to sdr_rxclk (totaling -15.159ns) meets
      2.634ns delay sdr_rxclk to sdr_rx_subg_MGIOL less
      0.401ns DI_SET requirement (totaling 2.233ns) by 17.392ns

 Physical Path Details:

      <A href="#@path:INPUT_SETUP PORT 'sdr_rx_subg' INPUT_DELAY 0.000000 ns HOLD -3.000000 ns CLKPORT 'sdr_rxclk' SS ;:PADI_DEL, 0.434,F1.PAD,F1.PADDI,sdr_rx_subg:ROUTE, 0.032,F1.PADDI,IOL_L14A.DI,fpga_ufl_p8_c_c">Data path</A> sdr_rx_subg to sdr_rx_subg_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.434         F1.PAD to       F1.PADDI <A href="#@comp:sdr_rx_subg">sdr_rx_subg</A>
ROUTE         2     0.032<A href="#@net:fpga_ufl_p8_c_c:F1.PADDI:IOL_L14A.DI:0.032">       F1.PADDI to IOL_L14A.DI   </A> <A href="#@net:fpga_ufl_p8_c_c">fpga_ufl_p8_c_c</A> (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
                  --------
                    0.466   (93.1% logic, 6.9% route), 1 logic levels.

      <A href="#@path:INPUT_SETUP PORT 'sdr_rx_subg' INPUT_DELAY 0.000000 ns HOLD -3.000000 ns CLKPORT 'sdr_rxclk' SS ;:PADI_DEL, 0.426,L1.PAD,L1.PADDI,sdr_rxclk:ROUTE, 2.208,L1.PADDI,IOL_L14A.CLK,sdr_rxclk_c">Clock path</A> sdr_rxclk to sdr_rx_subg_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.426         L1.PAD to       L1.PADDI <A href="#@comp:sdr_rxclk">sdr_rxclk</A>
ROUTE       143     2.208<A href="#@net:sdr_rxclk_c:L1.PADDI:IOL_L14A.CLK:2.208">       L1.PADDI to IOL_L14A.CLK  </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.634   (16.2% logic, 83.8% route), 1 logic levels.

Report:   17.392ns is the maximum offset for this preference.


</A><A name="INPUT_SETUP PORT 'sdr_rx_subg' INPUT_DELAY 0.000000 ns HOLD -3.000000 ns CLKPORT 'sdr_rxclk' S"></A>================================================================================
Preference: INPUT_SETUP PORT "sdr_rx_subg" INPUT_DELAY 0.000000 ns HOLD -3.000000 ns CLKPORT "sdr_rxclk" SS ; Hold Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

NOTE:  Assuming preference to be OFFSET IN ... BEFORE for hold analysis 


Passed:  The following path meets requirements by 0.296ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            <A href="#@comp:sdr_rx_subg">sdr_rx_subg</A>
   Destination:    FF         Data in        <A href="#@comp:sdr_rx_subg_MGIOL">subg_iddr</A>  (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A> +)
                   FF                        <A href="#@net:subg_iddr">subg_iddr</A>

   Min Data Path Delay:     0.456ns  (93.4% logic, 6.6% route), 1 logic levels.

   Max Clock Path Delay:    2.925ns  (14.8% logic, 85.2% route), 1 logic levels.

 Constraint Details:

      0.456ns delay sdr_rx_subg to sdr_rx_subg_MGIOL plus
      3.000ns hold offset sdr_rx_subg to sdr_rxclk (totaling 3.456ns) meets
      2.925ns delay sdr_rxclk to sdr_rx_subg_MGIOL plus
      0.235ns DI_HLD requirement (totaling 3.160ns) by 0.296ns

 Physical Path Details:

      <A href="#@path:INPUT_SETUP PORT 'sdr_rx_subg' INPUT_DELAY 0.000000 ns HOLD -3.000000 ns CLKPORT 'sdr_rxclk' SS ;:PADI_DEL, 0.426,F1.PAD,F1.PADDI,sdr_rx_subg:ROUTE, 0.030,F1.PADDI,IOL_L14A.DI,fpga_ufl_p8_c_c">Data path</A> sdr_rx_subg to sdr_rx_subg_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.426         F1.PAD to       F1.PADDI <A href="#@comp:sdr_rx_subg">sdr_rx_subg</A>
ROUTE         2     0.030<A href="#@net:fpga_ufl_p8_c_c:F1.PADDI:IOL_L14A.DI:0.030">       F1.PADDI to IOL_L14A.DI   </A> <A href="#@net:fpga_ufl_p8_c_c">fpga_ufl_p8_c_c</A> (to <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>)
                  --------
                    0.456   (93.4% logic, 6.6% route), 1 logic levels.

      <A href="#@path:INPUT_SETUP PORT 'sdr_rx_subg' INPUT_DELAY 0.000000 ns HOLD -3.000000 ns CLKPORT 'sdr_rxclk' SS ;:PADI_DEL, 0.434,L1.PAD,L1.PADDI,sdr_rxclk:ROUTE, 2.491,L1.PADDI,IOL_L14A.CLK,sdr_rxclk_c">Clock path</A> sdr_rxclk to sdr_rx_subg_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.434         L1.PAD to       L1.PADDI <A href="#@comp:sdr_rxclk">sdr_rxclk</A>
ROUTE       143     2.491<A href="#@net:sdr_rxclk_c:L1.PADDI:IOL_L14A.CLK:2.491">       L1.PADDI to IOL_L14A.CLK  </A> <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>
                  --------
                    2.925   (14.8% logic, 85.2% route), 1 logic levels.

Report:    2.704ns is the minimum offset for this preference.


</A><A name="CLOCK_TO_OUT PORT 'fpga_ufl_p7' 4.000000 ns MIN 4.000000 ns CLKPORT 'sdr_rxclk"></A>================================================================================
Preference: CLOCK_TO_OUT PORT "fpga_ufl_p7" 4.000000 ns MIN 4.000000 ns CLKPORT "sdr_rxclk" ; Setup Analysis.
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="CLOCK_TO_OUT PORT 'fpga_ufl_p7' 4.000000 ns MIN 4.000000 ns CLKPORT 'sdr_rxclk"></A>================================================================================
Preference: CLOCK_TO_OUT PORT "fpga_ufl_p7" 4.000000 ns MIN 4.000000 ns CLKPORT "sdr_rxclk" ; Hold Analysis.
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="CLOCK_TO_OUT PORT 'fpga_ufl_p8' 4.000000 ns MIN 4.000000 ns CLKPORT 'sdr_rxclk"></A>================================================================================
Preference: CLOCK_TO_OUT PORT "fpga_ufl_p8" 4.000000 ns MIN 4.000000 ns CLKPORT "sdr_rxclk" ; Setup Analysis.
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="CLOCK_TO_OUT PORT 'fpga_ufl_p8' 4.000000 ns MIN 4.000000 ns CLKPORT 'sdr_rxclk"></A>================================================================================
Preference: CLOCK_TO_OUT PORT "fpga_ufl_p8" 4.000000 ns MIN 4.000000 ns CLKPORT "sdr_rxclk" ; Hold Analysis.
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "dpll_clkout2_c" 8.000000 |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "sdr_txclk_c" 64.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "int_clk_out" 9.700000    |             |             |
MHz ;                                   |    9.700 MHz|  128.222 MHz|   5  
                                        |             |             |
FREQUENCY NET "dpll_clkout0_c"          |             |             |
10.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "second_pll/CLKOP"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "dpll_clkout2" 8.000000  |             |             |
MHz ;                                   |    8.000 MHz|  200.000 MHz|   0  
                                        |             |             |
FREQUENCY PORT "dpll_clkout0" 10.000000 |             |             |
MHz ;                                   |   10.000 MHz|  200.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "internal_80MHz"          |             |             |
80.000000 MHz ;                         |   80.000 MHz|  121.758 MHz|   3  
                                        |             |             |
FREQUENCY NET "internal_64MHz"          |             |             |
64.000000 MHz ;                         |   64.000 MHz|  175.254 MHz|   5  
                                        |             |             |
FREQUENCY PORT "sdr_rxclk" 64.000000    |             |             |
MHz ;                                   |   64.000 MHz|  111.247 MHz|   8  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS OUTPUT_DELAY      |             |             |
0.000000 ns MIN 0.000000 ns CLKNET      |             |             |
"sdr_txclk_c" CLKOUT PORT "sdr_txdata"  |             |             |
; Setup Analysis.                       |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS OUTPUT_DELAY      |             |             |
0.000000 ns MIN 0.000000 ns CLKNET      |             |             |
"sdr_txclk_c" CLKOUT PORT "sdr_txdata"  |             |             |
; Hold Analysis.                        |            -|            -|   0  
                                        |             |             |
INPUT_SETUP PORT "sdr_rx_subg"          |             |             |
INPUT_DELAY 0.000000 ns HOLD -3.000000  |             |             |
ns CLKPORT "sdr_rxclk" SS ; Setup       |             |             |
Analysis.                               |     0.000 ns|    17.392 ns|   1  
                                        |             |             |
INPUT_SETUP PORT "sdr_rx_subg"          |             |             |
INPUT_DELAY 0.000000 ns HOLD -3.000000  |             |             |
ns CLKPORT "sdr_rxclk" SS ; Hold        |             |             |
Analysis.                               |     3.000 ns|     2.704 ns|   1  
                                        |             |             |
CLOCK_TO_OUT PORT "fpga_ufl_p7"         |             |             |
4.000000 ns MIN 4.000000 ns CLKPORT     |             |             |
"sdr_rxclk" ; Setup Analysis.           |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT PORT "fpga_ufl_p7"         |             |             |
4.000000 ns MIN 4.000000 ns CLKPORT     |             |             |
"sdr_rxclk" ; Hold Analysis.            |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT PORT "fpga_ufl_p8"         |             |             |
4.000000 ns MIN 4.000000 ns CLKPORT     |             |             |
"sdr_rxclk" ; Setup Analysis.           |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT PORT "fpga_ufl_p8"         |             |             |
4.000000 ns MIN 4.000000 ns CLKPORT     |             |             |
"sdr_rxclk" ; Hold Analysis.            |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 7 clocks:

Clock Domain: <A href="#@net:second_pll/CLKOP">second_pll/CLKOP</A>   Source: second_pll/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>   Source: sdr_rxclk.PAD   Loads: 143
   Covered under: FREQUENCY PORT "sdr_rxclk" 64.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:internal_80MHz">internal_80MHz</A>   Source: my_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:int_clk_out">int_clk_out</A>   Source: osch_inst.OSC
      Not reported because source and destination domains are unrelated.

Clock Domain: <A href="#@net:internal_80MHz">internal_80MHz</A>   Source: my_pll/PLLInst_0.CLKOS2   Loads: 108
   Covered under: FREQUENCY NET "internal_80MHz" 80.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:sdr_rxclk_c">sdr_rxclk_c</A>   Source: sdr_rxclk.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:int_clk_out">int_clk_out</A>   Source: osch_inst.OSC
      Not reported because source and destination domains are unrelated.

Clock Domain: <A href="#@net:internal_64MHz">internal_64MHz</A>   Source: my_pll/PLLInst_0.CLKOP   Loads: 23
   Covered under: FREQUENCY NET "internal_64MHz" 64.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:int_clk_out">int_clk_out</A>   Source: osch_inst.OSC
      Not reported because source and destination domains are unrelated.

Clock Domain: <A href="#@net:int_clk_out">int_clk_out</A>   Source: osch_inst.OSC   Loads: 194
   Covered under: FREQUENCY NET "int_clk_out" 9.700000 MHz ;

Clock Domain: <A href="#@net:dpll_clkout2_c">dpll_clkout2_c</A>   Source: dpll_clkout2.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:dpll_clkout0_c">dpll_clkout0_c</A>   Source: dpll_clkout0.PAD   Loads: 1
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 11244 paths, 8 nets, and 4927 connections (96.02% coverage)

