verilog work "two_compl.v"
