

================================================================
== Vitis HLS Report for 'mul_ap_uint_256_ap_int_32_ap_int_8_ap_int_8_32u_s'
================================================================
* Date:           Thu May 30 14:40:35 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Sparse_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.676 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_66_1     |        ?|        ?|         ?|          -|          -|        ?|        no|
        | + VITIS_LOOP_68_2    |        ?|        ?|   2 ~ 257|          -|          -|        ?|        no|
        |  ++ VITIS_LOOP_73_3  |        0|      255|         1|          -|          -|  0 ~ 255|        no|
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1870|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     413|    -|
|Register         |        -|     -|     966|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     966|    2283|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln81_10_fu_1448_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_11_fu_1490_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_12_fu_1532_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_13_fu_1574_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_14_fu_1616_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_15_fu_1658_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_16_fu_1700_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_17_fu_1742_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_18_fu_1784_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_19_fu_1826_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_1_fu_1070_p2   |         +|   0|  0|  31|          24|          24|
    |add_ln81_20_fu_1868_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_21_fu_1910_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_22_fu_1952_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_23_fu_1994_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_24_fu_2036_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_25_fu_2078_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_26_fu_2120_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_27_fu_2162_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_28_fu_2204_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_29_fu_2246_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_2_fu_1112_p2   |         +|   0|  0|  31|          24|          24|
    |add_ln81_30_fu_2288_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_31_fu_2330_p2  |         +|   0|  0|  31|          24|          24|
    |add_ln81_3_fu_1154_p2   |         +|   0|  0|  31|          24|          24|
    |add_ln81_4_fu_1196_p2   |         +|   0|  0|  31|          24|          24|
    |add_ln81_5_fu_1238_p2   |         +|   0|  0|  31|          24|          24|
    |add_ln81_6_fu_1280_p2   |         +|   0|  0|  31|          24|          24|
    |add_ln81_7_fu_1322_p2   |         +|   0|  0|  31|          24|          24|
    |add_ln81_8_fu_1364_p2   |         +|   0|  0|  31|          24|          24|
    |add_ln81_9_fu_1406_p2   |         +|   0|  0|  31|          24|          24|
    |add_ln81_fu_1028_p2     |         +|   0|  0|  31|          24|          24|
    |block_2_fu_652_p2       |         +|   0|  0|  34|          27|           1|
    |count_1_fu_678_p2       |         +|   0|  0|  15|           8|           1|
    |row_1_fu_663_p2         |         +|   0|  0|  39|          32|           1|
    |sub_ln81_10_fu_1438_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_11_fu_1480_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_12_fu_1522_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_13_fu_1564_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_14_fu_1606_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_15_fu_1648_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_16_fu_1690_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_17_fu_1732_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_18_fu_1774_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_19_fu_1816_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_1_fu_1060_p2   |         -|   0|  0|  23|          16|          16|
    |sub_ln81_20_fu_1858_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_21_fu_1900_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_22_fu_1942_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_23_fu_1984_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_24_fu_2026_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_25_fu_2068_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_26_fu_2110_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_27_fu_2152_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_28_fu_2194_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_29_fu_2236_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_2_fu_1102_p2   |         -|   0|  0|  23|          16|          16|
    |sub_ln81_30_fu_2278_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_31_fu_2320_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln81_3_fu_1144_p2   |         -|   0|  0|  23|          16|          16|
    |sub_ln81_4_fu_1186_p2   |         -|   0|  0|  23|          16|          16|
    |sub_ln81_5_fu_1228_p2   |         -|   0|  0|  23|          16|          16|
    |sub_ln81_6_fu_1270_p2   |         -|   0|  0|  23|          16|          16|
    |sub_ln81_7_fu_1312_p2   |         -|   0|  0|  23|          16|          16|
    |sub_ln81_8_fu_1354_p2   |         -|   0|  0|  23|          16|          16|
    |sub_ln81_9_fu_1396_p2   |         -|   0|  0|  23|          16|          16|
    |sub_ln81_fu_1018_p2     |         -|   0|  0|  23|          16|          16|
    |ap_block_state3         |       and|   0|  0|   2|           1|           1|
    |icmp_ln66_fu_647_p2     |      icmp|   0|  0|  17|          27|          27|
    |icmp_ln68_fu_658_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln73_fu_673_p2     |      icmp|   0|  0|  11|           8|           8|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |ap_block_state4         |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1870|        1417|        1353|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |am_ROWS_blk_n              |   9|          2|    1|          2|
    |ap_NS_fsm                  |  26|          5|    1|          5|
    |ap_done                    |   9|          2|    1|          2|
    |block_fu_206               |   9|          2|   27|         54|
    |count_reg_618              |   9|          2|    8|         16|
    |count_stream5_blk_n        |   9|          2|    1|          2|
    |data_out1_blk_n            |   9|          2|    1|          2|
    |fm_COLS_blk_n              |   9|          2|    1|          2|
    |fm_COLS_c12_blk_n          |   9|          2|    1|          2|
    |fm_stream3_blk_n           |   9|          2|    1|          2|
    |idx_stream4_blk_n          |   9|          2|    1|          2|
    |result_m_Val_V_32_reg_596  |   9|          2|   24|         48|
    |result_m_Val_V_33_reg_585  |   9|          2|   24|         48|
    |result_m_Val_V_34_reg_574  |   9|          2|   24|         48|
    |result_m_Val_V_35_reg_563  |   9|          2|   24|         48|
    |result_m_Val_V_36_reg_552  |   9|          2|   24|         48|
    |result_m_Val_V_37_reg_541  |   9|          2|   24|         48|
    |result_m_Val_V_38_reg_530  |   9|          2|   24|         48|
    |result_m_Val_V_39_reg_519  |   9|          2|   24|         48|
    |result_m_Val_V_40_reg_508  |   9|          2|   24|         48|
    |result_m_Val_V_41_reg_497  |   9|          2|   24|         48|
    |result_m_Val_V_42_reg_486  |   9|          2|   24|         48|
    |result_m_Val_V_43_reg_475  |   9|          2|   24|         48|
    |result_m_Val_V_44_reg_464  |   9|          2|   24|         48|
    |result_m_Val_V_45_reg_453  |   9|          2|   24|         48|
    |result_m_Val_V_46_reg_442  |   9|          2|   24|         48|
    |result_m_Val_V_47_reg_431  |   9|          2|   24|         48|
    |result_m_Val_V_48_reg_420  |   9|          2|   24|         48|
    |result_m_Val_V_49_reg_409  |   9|          2|   24|         48|
    |result_m_Val_V_50_reg_398  |   9|          2|   24|         48|
    |result_m_Val_V_51_reg_387  |   9|          2|   24|         48|
    |result_m_Val_V_52_reg_376  |   9|          2|   24|         48|
    |result_m_Val_V_53_reg_365  |   9|          2|   24|         48|
    |result_m_Val_V_54_reg_354  |   9|          2|   24|         48|
    |result_m_Val_V_55_reg_343  |   9|          2|   24|         48|
    |result_m_Val_V_56_reg_332  |   9|          2|   24|         48|
    |result_m_Val_V_57_reg_321  |   9|          2|   24|         48|
    |result_m_Val_V_58_reg_310  |   9|          2|   24|         48|
    |result_m_Val_V_59_reg_299  |   9|          2|   24|         48|
    |result_m_Val_V_60_reg_288  |   9|          2|   24|         48|
    |result_m_Val_V_61_reg_277  |   9|          2|   24|         48|
    |result_m_Val_V_62_reg_266  |   9|          2|   24|         48|
    |result_m_Val_V_reg_607     |   9|          2|   24|         48|
    |row_reg_255                |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 413|         91|  844|       1691|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |am_ROWS_read_reg_2540      |  32|   0|   32|          0|
    |ap_CS_fsm                  |   4|   0|    4|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |block_2_reg_2553           |  27|   0|   27|          0|
    |block_fu_206               |  27|   0|   27|          0|
    |count_reg_618              |   8|   0|    8|          0|
    |idx_count_reg_2566         |   8|   0|    8|          0|
    |result_m_Val_V_32_reg_596  |  24|   0|   24|          0|
    |result_m_Val_V_33_reg_585  |  24|   0|   24|          0|
    |result_m_Val_V_34_reg_574  |  24|   0|   24|          0|
    |result_m_Val_V_35_reg_563  |  24|   0|   24|          0|
    |result_m_Val_V_36_reg_552  |  24|   0|   24|          0|
    |result_m_Val_V_37_reg_541  |  24|   0|   24|          0|
    |result_m_Val_V_38_reg_530  |  24|   0|   24|          0|
    |result_m_Val_V_39_reg_519  |  24|   0|   24|          0|
    |result_m_Val_V_40_reg_508  |  24|   0|   24|          0|
    |result_m_Val_V_41_reg_497  |  24|   0|   24|          0|
    |result_m_Val_V_42_reg_486  |  24|   0|   24|          0|
    |result_m_Val_V_43_reg_475  |  24|   0|   24|          0|
    |result_m_Val_V_44_reg_464  |  24|   0|   24|          0|
    |result_m_Val_V_45_reg_453  |  24|   0|   24|          0|
    |result_m_Val_V_46_reg_442  |  24|   0|   24|          0|
    |result_m_Val_V_47_reg_431  |  24|   0|   24|          0|
    |result_m_Val_V_48_reg_420  |  24|   0|   24|          0|
    |result_m_Val_V_49_reg_409  |  24|   0|   24|          0|
    |result_m_Val_V_50_reg_398  |  24|   0|   24|          0|
    |result_m_Val_V_51_reg_387  |  24|   0|   24|          0|
    |result_m_Val_V_52_reg_376  |  24|   0|   24|          0|
    |result_m_Val_V_53_reg_365  |  24|   0|   24|          0|
    |result_m_Val_V_54_reg_354  |  24|   0|   24|          0|
    |result_m_Val_V_55_reg_343  |  24|   0|   24|          0|
    |result_m_Val_V_56_reg_332  |  24|   0|   24|          0|
    |result_m_Val_V_57_reg_321  |  24|   0|   24|          0|
    |result_m_Val_V_58_reg_310  |  24|   0|   24|          0|
    |result_m_Val_V_59_reg_299  |  24|   0|   24|          0|
    |result_m_Val_V_60_reg_288  |  24|   0|   24|          0|
    |result_m_Val_V_61_reg_277  |  24|   0|   24|          0|
    |result_m_Val_V_62_reg_266  |  24|   0|   24|          0|
    |result_m_Val_V_reg_607     |  24|   0|   24|          0|
    |row_1_reg_2561             |  32|   0|   32|          0|
    |row_reg_255                |  32|   0|   32|          0|
    |trunc_ln_reg_2545          |  27|   0|   27|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 966|   0|  966|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+------+------------+----------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits |  Protocol  |                       Source Object                      |    C Type    |
+------------------------------+-----+------+------------+----------------------------------------------------------+--------------+
|ap_clk                        |   in|     1|  ap_ctrl_hs|  mul<ap_uint<256>, ap_int<32>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_rst                        |   in|     1|  ap_ctrl_hs|  mul<ap_uint<256>, ap_int<32>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_start                      |   in|     1|  ap_ctrl_hs|  mul<ap_uint<256>, ap_int<32>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_done                       |  out|     1|  ap_ctrl_hs|  mul<ap_uint<256>, ap_int<32>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_continue                   |   in|     1|  ap_ctrl_hs|  mul<ap_uint<256>, ap_int<32>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_idle                       |  out|     1|  ap_ctrl_hs|  mul<ap_uint<256>, ap_int<32>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_ready                      |  out|     1|  ap_ctrl_hs|  mul<ap_uint<256>, ap_int<32>, ap_int<8>, ap_int<8>, 32u>|  return value|
|am_ROWS_dout                  |   in|    32|     ap_fifo|                                                   am_ROWS|       pointer|
|am_ROWS_num_data_valid        |   in|     2|     ap_fifo|                                                   am_ROWS|       pointer|
|am_ROWS_fifo_cap              |   in|     2|     ap_fifo|                                                   am_ROWS|       pointer|
|am_ROWS_empty_n               |   in|     1|     ap_fifo|                                                   am_ROWS|       pointer|
|am_ROWS_read                  |  out|     1|     ap_fifo|                                                   am_ROWS|       pointer|
|fm_COLS_dout                  |   in|    32|     ap_fifo|                                                   fm_COLS|       pointer|
|fm_COLS_num_data_valid        |   in|     2|     ap_fifo|                                                   fm_COLS|       pointer|
|fm_COLS_fifo_cap              |   in|     2|     ap_fifo|                                                   fm_COLS|       pointer|
|fm_COLS_empty_n               |   in|     1|     ap_fifo|                                                   fm_COLS|       pointer|
|fm_COLS_read                  |  out|     1|     ap_fifo|                                                   fm_COLS|       pointer|
|fm_stream3_dout               |   in|   256|     ap_fifo|                                                fm_stream3|       pointer|
|fm_stream3_num_data_valid     |   in|     8|     ap_fifo|                                                fm_stream3|       pointer|
|fm_stream3_fifo_cap           |   in|     8|     ap_fifo|                                                fm_stream3|       pointer|
|fm_stream3_empty_n            |   in|     1|     ap_fifo|                                                fm_stream3|       pointer|
|fm_stream3_read               |  out|     1|     ap_fifo|                                                fm_stream3|       pointer|
|idx_stream4_dout              |   in|     8|     ap_fifo|                                               idx_stream4|       pointer|
|idx_stream4_num_data_valid    |   in|     8|     ap_fifo|                                               idx_stream4|       pointer|
|idx_stream4_fifo_cap          |   in|     8|     ap_fifo|                                               idx_stream4|       pointer|
|idx_stream4_empty_n           |   in|     1|     ap_fifo|                                               idx_stream4|       pointer|
|idx_stream4_read              |  out|     1|     ap_fifo|                                               idx_stream4|       pointer|
|count_stream5_dout            |   in|     8|     ap_fifo|                                             count_stream5|       pointer|
|count_stream5_num_data_valid  |   in|     7|     ap_fifo|                                             count_stream5|       pointer|
|count_stream5_fifo_cap        |   in|     7|     ap_fifo|                                             count_stream5|       pointer|
|count_stream5_empty_n         |   in|     1|     ap_fifo|                                             count_stream5|       pointer|
|count_stream5_read            |  out|     1|     ap_fifo|                                             count_stream5|       pointer|
|data_out1_din                 |  out|  1024|     ap_fifo|                                                 data_out1|       pointer|
|data_out1_num_data_valid      |   in|     7|     ap_fifo|                                                 data_out1|       pointer|
|data_out1_fifo_cap            |   in|     7|     ap_fifo|                                                 data_out1|       pointer|
|data_out1_full_n              |   in|     1|     ap_fifo|                                                 data_out1|       pointer|
|data_out1_write               |  out|     1|     ap_fifo|                                                 data_out1|       pointer|
|fm_COLS_c12_din               |  out|    32|     ap_fifo|                                               fm_COLS_c12|       pointer|
|fm_COLS_c12_num_data_valid    |   in|     2|     ap_fifo|                                               fm_COLS_c12|       pointer|
|fm_COLS_c12_fifo_cap          |   in|     2|     ap_fifo|                                               fm_COLS_c12|       pointer|
|fm_COLS_c12_full_n            |   in|     1|     ap_fifo|                                               fm_COLS_c12|       pointer|
|fm_COLS_c12_write             |  out|     1|     ap_fifo|                                               fm_COLS_c12|       pointer|
+------------------------------+-----+------+------------+----------------------------------------------------------+--------------+

