#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* Rx_1 */
#define Rx_1__0__DR CYREG_GPIO_PRT0_DR
#define Rx_1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Rx_1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Rx_1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Rx_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Rx_1__0__HSIOM_MASK 0x00000F00u
#define Rx_1__0__HSIOM_SHIFT 8u
#define Rx_1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Rx_1__0__INTR CYREG_GPIO_PRT0_INTR
#define Rx_1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Rx_1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Rx_1__0__MASK 0x04u
#define Rx_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Rx_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Rx_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Rx_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Rx_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Rx_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Rx_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Rx_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Rx_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Rx_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Rx_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Rx_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Rx_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Rx_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Rx_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Rx_1__0__PC CYREG_GPIO_PRT0_PC
#define Rx_1__0__PC2 CYREG_GPIO_PRT0_PC2
#define Rx_1__0__PORT 0u
#define Rx_1__0__PS CYREG_GPIO_PRT0_PS
#define Rx_1__0__SHIFT 2u
#define Rx_1__DR CYREG_GPIO_PRT0_DR
#define Rx_1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Rx_1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Rx_1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Rx_1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Rx_1__INTR CYREG_GPIO_PRT0_INTR
#define Rx_1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Rx_1__INTSTAT CYREG_GPIO_PRT0_INTR
#define Rx_1__MASK 0x04u
#define Rx_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Rx_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Rx_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Rx_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Rx_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Rx_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Rx_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Rx_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Rx_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Rx_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Rx_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Rx_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Rx_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Rx_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Rx_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Rx_1__PC CYREG_GPIO_PRT0_PC
#define Rx_1__PC2 CYREG_GPIO_PRT0_PC2
#define Rx_1__PORT 0u
#define Rx_1__PS CYREG_GPIO_PRT0_PS
#define Rx_1__SHIFT 2u

/* Tx_1 */
#define Tx_1__0__DR CYREG_GPIO_PRT0_DR
#define Tx_1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Tx_1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Tx_1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Tx_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Tx_1__0__HSIOM_MASK 0x0F000000u
#define Tx_1__0__HSIOM_SHIFT 24u
#define Tx_1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Tx_1__0__INTR CYREG_GPIO_PRT0_INTR
#define Tx_1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Tx_1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Tx_1__0__MASK 0x40u
#define Tx_1__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Tx_1__0__OUT_SEL_SHIFT 12u
#define Tx_1__0__OUT_SEL_VAL 3u
#define Tx_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Tx_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Tx_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Tx_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Tx_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Tx_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Tx_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Tx_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Tx_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Tx_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Tx_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Tx_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Tx_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Tx_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Tx_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Tx_1__0__PC CYREG_GPIO_PRT0_PC
#define Tx_1__0__PC2 CYREG_GPIO_PRT0_PC2
#define Tx_1__0__PORT 0u
#define Tx_1__0__PS CYREG_GPIO_PRT0_PS
#define Tx_1__0__SHIFT 6u
#define Tx_1__DR CYREG_GPIO_PRT0_DR
#define Tx_1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Tx_1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Tx_1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Tx_1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Tx_1__INTR CYREG_GPIO_PRT0_INTR
#define Tx_1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Tx_1__INTSTAT CYREG_GPIO_PRT0_INTR
#define Tx_1__MASK 0x40u
#define Tx_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Tx_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Tx_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Tx_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Tx_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Tx_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Tx_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Tx_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Tx_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Tx_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Tx_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Tx_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Tx_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Tx_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Tx_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Tx_1__PC CYREG_GPIO_PRT0_PC
#define Tx_1__PC2 CYREG_GPIO_PRT0_PC2
#define Tx_1__PORT 0u
#define Tx_1__PS CYREG_GPIO_PRT0_PS
#define Tx_1__SHIFT 6u

/* I2C_1_SCB */
#define I2C_1_SCB__CTRL CYREG_SCB0_CTRL
#define I2C_1_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define I2C_1_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define I2C_1_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define I2C_1_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define I2C_1_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define I2C_1_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define I2C_1_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define I2C_1_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define I2C_1_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define I2C_1_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define I2C_1_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define I2C_1_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define I2C_1_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define I2C_1_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define I2C_1_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define I2C_1_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define I2C_1_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define I2C_1_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define I2C_1_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define I2C_1_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define I2C_1_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define I2C_1_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define I2C_1_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define I2C_1_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define I2C_1_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define I2C_1_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define I2C_1_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define I2C_1_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define I2C_1_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define I2C_1_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define I2C_1_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define I2C_1_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define I2C_1_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define I2C_1_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define I2C_1_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define I2C_1_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define I2C_1_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define I2C_1_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define I2C_1_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define I2C_1_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define I2C_1_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define I2C_1_SCB__INTR_M CYREG_SCB0_INTR_M
#define I2C_1_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define I2C_1_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define I2C_1_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define I2C_1_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define I2C_1_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define I2C_1_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define I2C_1_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define I2C_1_SCB__INTR_S CYREG_SCB0_INTR_S
#define I2C_1_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define I2C_1_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define I2C_1_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define I2C_1_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define I2C_1_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define I2C_1_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define I2C_1_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define I2C_1_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define I2C_1_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define I2C_1_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define I2C_1_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define I2C_1_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define I2C_1_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define I2C_1_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define I2C_1_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define I2C_1_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define I2C_1_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define I2C_1_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define I2C_1_SCB__SS0_POSISTION 0u
#define I2C_1_SCB__SS1_POSISTION 1u
#define I2C_1_SCB__SS2_POSISTION 2u
#define I2C_1_SCB__SS3_POSISTION 3u
#define I2C_1_SCB__STATUS CYREG_SCB0_STATUS
#define I2C_1_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define I2C_1_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define I2C_1_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define I2C_1_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define I2C_1_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define I2C_1_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define I2C_1_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define I2C_1_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define I2C_1_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* I2C_1_SCB_IRQ */
#define I2C_1_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2C_1_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2C_1_SCB_IRQ__INTC_MASK 0x100u
#define I2C_1_SCB_IRQ__INTC_NUMBER 8u
#define I2C_1_SCB_IRQ__INTC_PRIOR_MASK 0xC0u
#define I2C_1_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_1_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2C_1_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2C_1_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I2C_1_SCBCLK */
#define I2C_1_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define I2C_1_SCBCLK__DIV_ID 0x00000040u
#define I2C_1_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define I2C_1_SCBCLK__PA_DIV_ID 0x000000FFu

/* I2C_1_scl */
#define I2C_1_scl__0__DR CYREG_GPIO_PRT4_DR
#define I2C_1_scl__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define I2C_1_scl__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define I2C_1_scl__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define I2C_1_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_1_scl__0__HSIOM_GPIO 0u
#define I2C_1_scl__0__HSIOM_I2C 14u
#define I2C_1_scl__0__HSIOM_I2C_SCL 14u
#define I2C_1_scl__0__HSIOM_MASK 0x0000000Fu
#define I2C_1_scl__0__HSIOM_SHIFT 0u
#define I2C_1_scl__0__HSIOM_SPI 15u
#define I2C_1_scl__0__HSIOM_SPI_MOSI 15u
#define I2C_1_scl__0__HSIOM_UART 9u
#define I2C_1_scl__0__HSIOM_UART_RX 9u
#define I2C_1_scl__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_1_scl__0__INTR CYREG_GPIO_PRT4_INTR
#define I2C_1_scl__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_1_scl__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define I2C_1_scl__0__MASK 0x01u
#define I2C_1_scl__0__PC CYREG_GPIO_PRT4_PC
#define I2C_1_scl__0__PC2 CYREG_GPIO_PRT4_PC2
#define I2C_1_scl__0__PORT 4u
#define I2C_1_scl__0__PS CYREG_GPIO_PRT4_PS
#define I2C_1_scl__0__SHIFT 0u
#define I2C_1_scl__DR CYREG_GPIO_PRT4_DR
#define I2C_1_scl__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define I2C_1_scl__DR_INV CYREG_GPIO_PRT4_DR_INV
#define I2C_1_scl__DR_SET CYREG_GPIO_PRT4_DR_SET
#define I2C_1_scl__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_1_scl__INTR CYREG_GPIO_PRT4_INTR
#define I2C_1_scl__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_1_scl__INTSTAT CYREG_GPIO_PRT4_INTR
#define I2C_1_scl__MASK 0x01u
#define I2C_1_scl__PC CYREG_GPIO_PRT4_PC
#define I2C_1_scl__PC2 CYREG_GPIO_PRT4_PC2
#define I2C_1_scl__PORT 4u
#define I2C_1_scl__PS CYREG_GPIO_PRT4_PS
#define I2C_1_scl__SHIFT 0u

/* I2C_1_sda */
#define I2C_1_sda__0__DR CYREG_GPIO_PRT4_DR
#define I2C_1_sda__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define I2C_1_sda__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define I2C_1_sda__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define I2C_1_sda__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_1_sda__0__HSIOM_GPIO 0u
#define I2C_1_sda__0__HSIOM_I2C 14u
#define I2C_1_sda__0__HSIOM_I2C_SDA 14u
#define I2C_1_sda__0__HSIOM_MASK 0x000000F0u
#define I2C_1_sda__0__HSIOM_SHIFT 4u
#define I2C_1_sda__0__HSIOM_SPI 15u
#define I2C_1_sda__0__HSIOM_SPI_MISO 15u
#define I2C_1_sda__0__HSIOM_UART 9u
#define I2C_1_sda__0__HSIOM_UART_TX 9u
#define I2C_1_sda__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_1_sda__0__INTR CYREG_GPIO_PRT4_INTR
#define I2C_1_sda__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_1_sda__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define I2C_1_sda__0__MASK 0x02u
#define I2C_1_sda__0__PC CYREG_GPIO_PRT4_PC
#define I2C_1_sda__0__PC2 CYREG_GPIO_PRT4_PC2
#define I2C_1_sda__0__PORT 4u
#define I2C_1_sda__0__PS CYREG_GPIO_PRT4_PS
#define I2C_1_sda__0__SHIFT 1u
#define I2C_1_sda__DR CYREG_GPIO_PRT4_DR
#define I2C_1_sda__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define I2C_1_sda__DR_INV CYREG_GPIO_PRT4_DR_INV
#define I2C_1_sda__DR_SET CYREG_GPIO_PRT4_DR_SET
#define I2C_1_sda__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_1_sda__INTR CYREG_GPIO_PRT4_INTR
#define I2C_1_sda__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_1_sda__INTSTAT CYREG_GPIO_PRT4_INTR
#define I2C_1_sda__MASK 0x02u
#define I2C_1_sda__PC CYREG_GPIO_PRT4_PC
#define I2C_1_sda__PC2 CYREG_GPIO_PRT4_PC2
#define I2C_1_sda__PORT 4u
#define I2C_1_sda__PS CYREG_GPIO_PRT4_PS
#define I2C_1_sda__SHIFT 1u

/* Pin_2 */
#define Pin_2__0__DR CYREG_GPIO_PRT5_DR
#define Pin_2__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Pin_2__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Pin_2__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Pin_2__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define Pin_2__0__HSIOM_MASK 0x00000F00u
#define Pin_2__0__HSIOM_SHIFT 8u
#define Pin_2__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_2__0__INTR CYREG_GPIO_PRT5_INTR
#define Pin_2__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_2__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define Pin_2__0__MASK 0x04u
#define Pin_2__0__PC CYREG_GPIO_PRT5_PC
#define Pin_2__0__PC2 CYREG_GPIO_PRT5_PC2
#define Pin_2__0__PORT 5u
#define Pin_2__0__PS CYREG_GPIO_PRT5_PS
#define Pin_2__0__SHIFT 2u
#define Pin_2__1__DR CYREG_GPIO_PRT5_DR
#define Pin_2__1__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Pin_2__1__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Pin_2__1__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Pin_2__1__HSIOM CYREG_HSIOM_PORT_SEL5
#define Pin_2__1__HSIOM_MASK 0x0000F000u
#define Pin_2__1__HSIOM_SHIFT 12u
#define Pin_2__1__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_2__1__INTR CYREG_GPIO_PRT5_INTR
#define Pin_2__1__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_2__1__INTSTAT CYREG_GPIO_PRT5_INTR
#define Pin_2__1__MASK 0x08u
#define Pin_2__1__PC CYREG_GPIO_PRT5_PC
#define Pin_2__1__PC2 CYREG_GPIO_PRT5_PC2
#define Pin_2__1__PORT 5u
#define Pin_2__1__PS CYREG_GPIO_PRT5_PS
#define Pin_2__1__SHIFT 3u
#define Pin_2__10__DR CYREG_GPIO_PRT2_DR
#define Pin_2__10__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_2__10__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_2__10__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_2__10__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_2__10__HSIOM_MASK 0xF0000000u
#define Pin_2__10__HSIOM_SHIFT 28u
#define Pin_2__10__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_2__10__INTR CYREG_GPIO_PRT2_INTR
#define Pin_2__10__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_2__10__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_2__10__MASK 0x80u
#define Pin_2__10__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_2__10__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_2__10__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_2__10__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_2__10__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_2__10__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_2__10__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_2__10__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_2__10__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_2__10__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_2__10__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_2__10__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_2__10__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_2__10__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_2__10__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_2__10__PC CYREG_GPIO_PRT2_PC
#define Pin_2__10__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_2__10__PORT 2u
#define Pin_2__10__PS CYREG_GPIO_PRT2_PS
#define Pin_2__10__SHIFT 7u
#define Pin_2__11__DR CYREG_GPIO_PRT6_DR
#define Pin_2__11__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Pin_2__11__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Pin_2__11__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Pin_2__11__HSIOM CYREG_HSIOM_PORT_SEL6
#define Pin_2__11__HSIOM_MASK 0x0000000Fu
#define Pin_2__11__HSIOM_SHIFT 0u
#define Pin_2__11__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Pin_2__11__INTR CYREG_GPIO_PRT6_INTR
#define Pin_2__11__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Pin_2__11__INTSTAT CYREG_GPIO_PRT6_INTR
#define Pin_2__11__MASK 0x01u
#define Pin_2__11__PC CYREG_GPIO_PRT6_PC
#define Pin_2__11__PC2 CYREG_GPIO_PRT6_PC2
#define Pin_2__11__PORT 6u
#define Pin_2__11__PS CYREG_GPIO_PRT6_PS
#define Pin_2__11__SHIFT 0u
#define Pin_2__12__DR CYREG_GPIO_PRT6_DR
#define Pin_2__12__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Pin_2__12__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Pin_2__12__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Pin_2__12__HSIOM CYREG_HSIOM_PORT_SEL6
#define Pin_2__12__HSIOM_MASK 0x000000F0u
#define Pin_2__12__HSIOM_SHIFT 4u
#define Pin_2__12__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Pin_2__12__INTR CYREG_GPIO_PRT6_INTR
#define Pin_2__12__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Pin_2__12__INTSTAT CYREG_GPIO_PRT6_INTR
#define Pin_2__12__MASK 0x02u
#define Pin_2__12__PC CYREG_GPIO_PRT6_PC
#define Pin_2__12__PC2 CYREG_GPIO_PRT6_PC2
#define Pin_2__12__PORT 6u
#define Pin_2__12__PS CYREG_GPIO_PRT6_PS
#define Pin_2__12__SHIFT 1u
#define Pin_2__13__DR CYREG_GPIO_PRT6_DR
#define Pin_2__13__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Pin_2__13__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Pin_2__13__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Pin_2__13__HSIOM CYREG_HSIOM_PORT_SEL6
#define Pin_2__13__HSIOM_MASK 0x00000F00u
#define Pin_2__13__HSIOM_SHIFT 8u
#define Pin_2__13__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Pin_2__13__INTR CYREG_GPIO_PRT6_INTR
#define Pin_2__13__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Pin_2__13__INTSTAT CYREG_GPIO_PRT6_INTR
#define Pin_2__13__MASK 0x04u
#define Pin_2__13__PC CYREG_GPIO_PRT6_PC
#define Pin_2__13__PC2 CYREG_GPIO_PRT6_PC2
#define Pin_2__13__PORT 6u
#define Pin_2__13__PS CYREG_GPIO_PRT6_PS
#define Pin_2__13__SHIFT 2u
#define Pin_2__14__DR CYREG_GPIO_PRT6_DR
#define Pin_2__14__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Pin_2__14__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Pin_2__14__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Pin_2__14__HSIOM CYREG_HSIOM_PORT_SEL6
#define Pin_2__14__HSIOM_MASK 0x000F0000u
#define Pin_2__14__HSIOM_SHIFT 16u
#define Pin_2__14__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Pin_2__14__INTR CYREG_GPIO_PRT6_INTR
#define Pin_2__14__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Pin_2__14__INTSTAT CYREG_GPIO_PRT6_INTR
#define Pin_2__14__MASK 0x10u
#define Pin_2__14__PC CYREG_GPIO_PRT6_PC
#define Pin_2__14__PC2 CYREG_GPIO_PRT6_PC2
#define Pin_2__14__PORT 6u
#define Pin_2__14__PS CYREG_GPIO_PRT6_PS
#define Pin_2__14__SHIFT 4u
#define Pin_2__15__DR CYREG_GPIO_PRT6_DR
#define Pin_2__15__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Pin_2__15__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Pin_2__15__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Pin_2__15__HSIOM CYREG_HSIOM_PORT_SEL6
#define Pin_2__15__HSIOM_MASK 0x00F00000u
#define Pin_2__15__HSIOM_SHIFT 20u
#define Pin_2__15__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Pin_2__15__INTR CYREG_GPIO_PRT6_INTR
#define Pin_2__15__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Pin_2__15__INTSTAT CYREG_GPIO_PRT6_INTR
#define Pin_2__15__MASK 0x20u
#define Pin_2__15__PC CYREG_GPIO_PRT6_PC
#define Pin_2__15__PC2 CYREG_GPIO_PRT6_PC2
#define Pin_2__15__PORT 6u
#define Pin_2__15__PS CYREG_GPIO_PRT6_PS
#define Pin_2__15__SHIFT 5u
#define Pin_2__16__DR CYREG_GPIO_PRT5_DR
#define Pin_2__16__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Pin_2__16__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Pin_2__16__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Pin_2__16__HSIOM CYREG_HSIOM_PORT_SEL5
#define Pin_2__16__HSIOM_MASK 0x000000F0u
#define Pin_2__16__HSIOM_SHIFT 4u
#define Pin_2__16__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_2__16__INTR CYREG_GPIO_PRT5_INTR
#define Pin_2__16__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_2__16__INTSTAT CYREG_GPIO_PRT5_INTR
#define Pin_2__16__MASK 0x02u
#define Pin_2__16__PC CYREG_GPIO_PRT5_PC
#define Pin_2__16__PC2 CYREG_GPIO_PRT5_PC2
#define Pin_2__16__PORT 5u
#define Pin_2__16__PS CYREG_GPIO_PRT5_PS
#define Pin_2__16__SHIFT 1u
#define Pin_2__17__DR CYREG_GPIO_PRT1_DR
#define Pin_2__17__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_2__17__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_2__17__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_2__17__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_2__17__HSIOM_MASK 0x00F00000u
#define Pin_2__17__HSIOM_SHIFT 20u
#define Pin_2__17__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_2__17__INTR CYREG_GPIO_PRT1_INTR
#define Pin_2__17__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_2__17__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_2__17__MASK 0x20u
#define Pin_2__17__OUT_SEL CYREG_UDB_PA1_CFG11
#define Pin_2__17__OUT_SEL_SHIFT 10u
#define Pin_2__17__OUT_SEL_VAL 3u
#define Pin_2__17__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_2__17__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_2__17__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_2__17__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_2__17__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_2__17__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_2__17__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_2__17__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_2__17__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_2__17__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_2__17__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_2__17__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_2__17__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_2__17__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_2__17__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_2__17__PC CYREG_GPIO_PRT1_PC
#define Pin_2__17__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_2__17__PORT 1u
#define Pin_2__17__PS CYREG_GPIO_PRT1_PS
#define Pin_2__17__SHIFT 5u
#define Pin_2__2__DR CYREG_GPIO_PRT5_DR
#define Pin_2__2__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Pin_2__2__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Pin_2__2__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Pin_2__2__HSIOM CYREG_HSIOM_PORT_SEL5
#define Pin_2__2__HSIOM_MASK 0x00F00000u
#define Pin_2__2__HSIOM_SHIFT 20u
#define Pin_2__2__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_2__2__INTR CYREG_GPIO_PRT5_INTR
#define Pin_2__2__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Pin_2__2__INTSTAT CYREG_GPIO_PRT5_INTR
#define Pin_2__2__MASK 0x20u
#define Pin_2__2__PC CYREG_GPIO_PRT5_PC
#define Pin_2__2__PC2 CYREG_GPIO_PRT5_PC2
#define Pin_2__2__PORT 5u
#define Pin_2__2__PS CYREG_GPIO_PRT5_PS
#define Pin_2__2__SHIFT 5u
#define Pin_2__3__DR CYREG_GPIO_PRT1_DR
#define Pin_2__3__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_2__3__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_2__3__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_2__3__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_2__3__HSIOM_MASK 0x0000000Fu
#define Pin_2__3__HSIOM_SHIFT 0u
#define Pin_2__3__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_2__3__INTR CYREG_GPIO_PRT1_INTR
#define Pin_2__3__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_2__3__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_2__3__MASK 0x01u
#define Pin_2__3__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_2__3__OUT_SEL_SHIFT 0u
#define Pin_2__3__OUT_SEL_VAL 3u
#define Pin_2__3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_2__3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_2__3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_2__3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_2__3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_2__3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_2__3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_2__3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_2__3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_2__3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_2__3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_2__3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_2__3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_2__3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_2__3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_2__3__PC CYREG_GPIO_PRT1_PC
#define Pin_2__3__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_2__3__PORT 1u
#define Pin_2__3__PS CYREG_GPIO_PRT1_PS
#define Pin_2__3__SHIFT 0u
#define Pin_2__4__DR CYREG_GPIO_PRT1_DR
#define Pin_2__4__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_2__4__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_2__4__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_2__4__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_2__4__HSIOM_MASK 0x000000F0u
#define Pin_2__4__HSIOM_SHIFT 4u
#define Pin_2__4__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_2__4__INTR CYREG_GPIO_PRT1_INTR
#define Pin_2__4__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_2__4__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_2__4__MASK 0x02u
#define Pin_2__4__OUT_SEL CYREG_UDB_PA1_CFG11
#define Pin_2__4__OUT_SEL_SHIFT 2u
#define Pin_2__4__OUT_SEL_VAL 3u
#define Pin_2__4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_2__4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_2__4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_2__4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_2__4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_2__4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_2__4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_2__4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_2__4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_2__4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_2__4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_2__4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_2__4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_2__4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_2__4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_2__4__PC CYREG_GPIO_PRT1_PC
#define Pin_2__4__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_2__4__PORT 1u
#define Pin_2__4__PS CYREG_GPIO_PRT1_PS
#define Pin_2__4__SHIFT 1u
#define Pin_2__5__DR CYREG_GPIO_PRT1_DR
#define Pin_2__5__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_2__5__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_2__5__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_2__5__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_2__5__HSIOM_MASK 0x00000F00u
#define Pin_2__5__HSIOM_SHIFT 8u
#define Pin_2__5__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_2__5__INTR CYREG_GPIO_PRT1_INTR
#define Pin_2__5__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_2__5__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_2__5__MASK 0x04u
#define Pin_2__5__OUT_SEL CYREG_UDB_PA1_CFG11
#define Pin_2__5__OUT_SEL_SHIFT 4u
#define Pin_2__5__OUT_SEL_VAL 3u
#define Pin_2__5__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_2__5__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_2__5__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_2__5__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_2__5__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_2__5__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_2__5__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_2__5__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_2__5__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_2__5__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_2__5__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_2__5__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_2__5__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_2__5__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_2__5__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_2__5__PC CYREG_GPIO_PRT1_PC
#define Pin_2__5__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_2__5__PORT 1u
#define Pin_2__5__PS CYREG_GPIO_PRT1_PS
#define Pin_2__5__SHIFT 2u
#define Pin_2__6__DR CYREG_GPIO_PRT1_DR
#define Pin_2__6__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_2__6__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_2__6__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_2__6__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_2__6__HSIOM_MASK 0x0000F000u
#define Pin_2__6__HSIOM_SHIFT 12u
#define Pin_2__6__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_2__6__INTR CYREG_GPIO_PRT1_INTR
#define Pin_2__6__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_2__6__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_2__6__MASK 0x08u
#define Pin_2__6__OUT_SEL CYREG_UDB_PA1_CFG11
#define Pin_2__6__OUT_SEL_SHIFT 6u
#define Pin_2__6__OUT_SEL_VAL 3u
#define Pin_2__6__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_2__6__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_2__6__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_2__6__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_2__6__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_2__6__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_2__6__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_2__6__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_2__6__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_2__6__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_2__6__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_2__6__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_2__6__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_2__6__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_2__6__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_2__6__PC CYREG_GPIO_PRT1_PC
#define Pin_2__6__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_2__6__PORT 1u
#define Pin_2__6__PS CYREG_GPIO_PRT1_PS
#define Pin_2__6__SHIFT 3u
#define Pin_2__7__DR CYREG_GPIO_PRT1_DR
#define Pin_2__7__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_2__7__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_2__7__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_2__7__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_2__7__HSIOM_MASK 0x000F0000u
#define Pin_2__7__HSIOM_SHIFT 16u
#define Pin_2__7__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_2__7__INTR CYREG_GPIO_PRT1_INTR
#define Pin_2__7__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_2__7__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_2__7__MASK 0x10u
#define Pin_2__7__OUT_SEL CYREG_UDB_PA1_CFG11
#define Pin_2__7__OUT_SEL_SHIFT 8u
#define Pin_2__7__OUT_SEL_VAL 3u
#define Pin_2__7__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_2__7__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_2__7__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_2__7__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_2__7__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_2__7__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_2__7__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_2__7__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_2__7__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_2__7__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_2__7__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_2__7__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_2__7__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_2__7__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_2__7__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_2__7__PC CYREG_GPIO_PRT1_PC
#define Pin_2__7__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_2__7__PORT 1u
#define Pin_2__7__PS CYREG_GPIO_PRT1_PS
#define Pin_2__7__SHIFT 4u
#define Pin_2__8__DR CYREG_GPIO_PRT2_DR
#define Pin_2__8__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_2__8__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_2__8__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_2__8__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_2__8__HSIOM_MASK 0x00F00000u
#define Pin_2__8__HSIOM_SHIFT 20u
#define Pin_2__8__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_2__8__INTR CYREG_GPIO_PRT2_INTR
#define Pin_2__8__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_2__8__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_2__8__MASK 0x20u
#define Pin_2__8__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_2__8__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_2__8__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_2__8__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_2__8__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_2__8__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_2__8__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_2__8__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_2__8__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_2__8__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_2__8__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_2__8__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_2__8__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_2__8__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_2__8__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_2__8__PC CYREG_GPIO_PRT2_PC
#define Pin_2__8__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_2__8__PORT 2u
#define Pin_2__8__PS CYREG_GPIO_PRT2_PS
#define Pin_2__8__SHIFT 5u
#define Pin_2__9__DR CYREG_GPIO_PRT2_DR
#define Pin_2__9__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_2__9__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_2__9__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_2__9__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_2__9__HSIOM_MASK 0x0F000000u
#define Pin_2__9__HSIOM_SHIFT 24u
#define Pin_2__9__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_2__9__INTR CYREG_GPIO_PRT2_INTR
#define Pin_2__9__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_2__9__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_2__9__MASK 0x40u
#define Pin_2__9__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_2__9__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_2__9__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_2__9__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_2__9__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_2__9__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_2__9__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_2__9__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_2__9__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_2__9__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_2__9__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_2__9__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_2__9__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_2__9__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_2__9__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_2__9__PC CYREG_GPIO_PRT2_PC
#define Pin_2__9__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_2__9__PORT 2u
#define Pin_2__9__PS CYREG_GPIO_PRT2_PS
#define Pin_2__9__SHIFT 6u

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL1
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL1
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL1
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL1
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK1
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK1
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK1
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK1
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_UDB_W8_CTL1
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_UDB_W8_CTL1
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_UDB_W8_MSK1
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_UDB_W16_ST1
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_UDB_W8_MSK1
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST1
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST1
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_UDB_W8_ST1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_UDB_W16_A01
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_UDB_W16_A11
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_UDB_W16_D01
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_UDB_W16_D11
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_UDB_W16_F01
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_UDB_W16_F11
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_UDB_W8_A01
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_UDB_W8_A11
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_UDB_W8_D01
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_UDB_W8_D11
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_UDB_W8_F01
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_UDB_W8_F11
#define UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_UDB_W16_ST0
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__32BIT_MASK_REG CYREG_UDB_W32_MSK
#define UART_1_BUART_sRX_RxSts__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define UART_1_BUART_sRX_RxSts__32BIT_STATUS_REG CYREG_UDB_W32_ST
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_UDB_W8_MSK0
#define UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define UART_1_BUART_sRX_RxSts__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST0
#define UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST0
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_UDB_W8_ST0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_UDB_CAT16_A3
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_UDB_W8_A03
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_UDB_W8_A13
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_UDB_CAT16_D3
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_UDB_W8_D03
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_UDB_W8_D13
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_UDB_CAT16_F3
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_UDB_W8_F03
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_UDB_W8_F13
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_UDB_W16_A02
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_UDB_W16_A12
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_UDB_W16_D02
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_UDB_W16_D12
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_UDB_W16_F02
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_UDB_W16_F12
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A2
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_UDB_W8_A02
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_UDB_W8_A12
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D2
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_UDB_W8_D02
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_UDB_W8_D12
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F2
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_UDB_W8_F02
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_UDB_W8_F12
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_UDB_W16_ST2
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_UDB_W8_MSK2
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_UDB_W8_ST2

/* UART_1_IntClock */
#define UART_1_IntClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL19
#define UART_1_IntClock__DIV_ID 0x00000042u
#define UART_1_IntClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define UART_1_IntClock__PA_DIV_ID 0x000000FFu

/* WdtIsr */
#define WdtIsr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define WdtIsr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define WdtIsr__INTC_MASK 0x80u
#define WdtIsr__INTC_NUMBER 7u
#define WdtIsr__INTC_PRIOR_MASK 0xC0000000u
#define WdtIsr__INTC_PRIOR_NUM 3u
#define WdtIsr__INTC_PRIOR_REG CYREG_CM0_IPR1
#define WdtIsr__INTC_SET_EN_REG CYREG_CM0_ISER
#define WdtIsr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* RS_485_Dir */
#define RS_485_Dir__0__DR CYREG_GPIO_PRT0_DR
#define RS_485_Dir__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define RS_485_Dir__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define RS_485_Dir__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define RS_485_Dir__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define RS_485_Dir__0__HSIOM_MASK 0x0000F000u
#define RS_485_Dir__0__HSIOM_SHIFT 12u
#define RS_485_Dir__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define RS_485_Dir__0__INTR CYREG_GPIO_PRT0_INTR
#define RS_485_Dir__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define RS_485_Dir__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define RS_485_Dir__0__MASK 0x08u
#define RS_485_Dir__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define RS_485_Dir__0__OUT_SEL_SHIFT 6u
#define RS_485_Dir__0__OUT_SEL_VAL 0u
#define RS_485_Dir__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define RS_485_Dir__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define RS_485_Dir__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define RS_485_Dir__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define RS_485_Dir__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define RS_485_Dir__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define RS_485_Dir__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define RS_485_Dir__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define RS_485_Dir__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define RS_485_Dir__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define RS_485_Dir__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define RS_485_Dir__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define RS_485_Dir__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define RS_485_Dir__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define RS_485_Dir__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define RS_485_Dir__0__PC CYREG_GPIO_PRT0_PC
#define RS_485_Dir__0__PC2 CYREG_GPIO_PRT0_PC2
#define RS_485_Dir__0__PORT 0u
#define RS_485_Dir__0__PS CYREG_GPIO_PRT0_PS
#define RS_485_Dir__0__SHIFT 3u
#define RS_485_Dir__DR CYREG_GPIO_PRT0_DR
#define RS_485_Dir__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define RS_485_Dir__DR_INV CYREG_GPIO_PRT0_DR_INV
#define RS_485_Dir__DR_SET CYREG_GPIO_PRT0_DR_SET
#define RS_485_Dir__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define RS_485_Dir__INTR CYREG_GPIO_PRT0_INTR
#define RS_485_Dir__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define RS_485_Dir__INTSTAT CYREG_GPIO_PRT0_INTR
#define RS_485_Dir__MASK 0x08u
#define RS_485_Dir__PA__CFG0 CYREG_UDB_PA0_CFG0
#define RS_485_Dir__PA__CFG1 CYREG_UDB_PA0_CFG1
#define RS_485_Dir__PA__CFG10 CYREG_UDB_PA0_CFG10
#define RS_485_Dir__PA__CFG11 CYREG_UDB_PA0_CFG11
#define RS_485_Dir__PA__CFG12 CYREG_UDB_PA0_CFG12
#define RS_485_Dir__PA__CFG13 CYREG_UDB_PA0_CFG13
#define RS_485_Dir__PA__CFG14 CYREG_UDB_PA0_CFG14
#define RS_485_Dir__PA__CFG2 CYREG_UDB_PA0_CFG2
#define RS_485_Dir__PA__CFG3 CYREG_UDB_PA0_CFG3
#define RS_485_Dir__PA__CFG4 CYREG_UDB_PA0_CFG4
#define RS_485_Dir__PA__CFG5 CYREG_UDB_PA0_CFG5
#define RS_485_Dir__PA__CFG6 CYREG_UDB_PA0_CFG6
#define RS_485_Dir__PA__CFG7 CYREG_UDB_PA0_CFG7
#define RS_485_Dir__PA__CFG8 CYREG_UDB_PA0_CFG8
#define RS_485_Dir__PA__CFG9 CYREG_UDB_PA0_CFG9
#define RS_485_Dir__PC CYREG_GPIO_PRT0_PC
#define RS_485_Dir__PC2 CYREG_GPIO_PRT0_PC2
#define RS_485_Dir__PORT 0u
#define RS_485_Dir__PS CYREG_GPIO_PRT0_PS
#define RS_485_Dir__SHIFT 3u

/* Sink_Pin_1 */
#define Sink_Pin_1__0__DR CYREG_GPIO_PRT2_DR
#define Sink_Pin_1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Sink_Pin_1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Sink_Pin_1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Sink_Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Sink_Pin_1__0__HSIOM_MASK 0x0000000Fu
#define Sink_Pin_1__0__HSIOM_SHIFT 0u
#define Sink_Pin_1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Sink_Pin_1__0__INTR CYREG_GPIO_PRT2_INTR
#define Sink_Pin_1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Sink_Pin_1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Sink_Pin_1__0__MASK 0x01u
#define Sink_Pin_1__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Sink_Pin_1__0__OUT_SEL_SHIFT 0u
#define Sink_Pin_1__0__OUT_SEL_VAL 0u
#define Sink_Pin_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Sink_Pin_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Sink_Pin_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Sink_Pin_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Sink_Pin_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Sink_Pin_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Sink_Pin_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Sink_Pin_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Sink_Pin_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Sink_Pin_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Sink_Pin_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Sink_Pin_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Sink_Pin_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Sink_Pin_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Sink_Pin_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Sink_Pin_1__0__PC CYREG_GPIO_PRT2_PC
#define Sink_Pin_1__0__PC2 CYREG_GPIO_PRT2_PC2
#define Sink_Pin_1__0__PORT 2u
#define Sink_Pin_1__0__PS CYREG_GPIO_PRT2_PS
#define Sink_Pin_1__0__SHIFT 0u
#define Sink_Pin_1__DR CYREG_GPIO_PRT2_DR
#define Sink_Pin_1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Sink_Pin_1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Sink_Pin_1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Sink_Pin_1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Sink_Pin_1__INTR CYREG_GPIO_PRT2_INTR
#define Sink_Pin_1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Sink_Pin_1__INTSTAT CYREG_GPIO_PRT2_INTR
#define Sink_Pin_1__MASK 0x01u
#define Sink_Pin_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Sink_Pin_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Sink_Pin_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Sink_Pin_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Sink_Pin_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Sink_Pin_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Sink_Pin_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Sink_Pin_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Sink_Pin_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Sink_Pin_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Sink_Pin_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Sink_Pin_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Sink_Pin_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Sink_Pin_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Sink_Pin_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Sink_Pin_1__PC CYREG_GPIO_PRT2_PC
#define Sink_Pin_1__PC2 CYREG_GPIO_PRT2_PC2
#define Sink_Pin_1__PORT 2u
#define Sink_Pin_1__PS CYREG_GPIO_PRT2_PS
#define Sink_Pin_1__SHIFT 0u

/* Sink_Pin_2 */
#define Sink_Pin_2__0__DR CYREG_GPIO_PRT2_DR
#define Sink_Pin_2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Sink_Pin_2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Sink_Pin_2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Sink_Pin_2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Sink_Pin_2__0__HSIOM_MASK 0x0000F000u
#define Sink_Pin_2__0__HSIOM_SHIFT 12u
#define Sink_Pin_2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Sink_Pin_2__0__INTR CYREG_GPIO_PRT2_INTR
#define Sink_Pin_2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Sink_Pin_2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Sink_Pin_2__0__MASK 0x08u
#define Sink_Pin_2__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Sink_Pin_2__0__OUT_SEL_SHIFT 6u
#define Sink_Pin_2__0__OUT_SEL_VAL 3u
#define Sink_Pin_2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Sink_Pin_2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Sink_Pin_2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Sink_Pin_2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Sink_Pin_2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Sink_Pin_2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Sink_Pin_2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Sink_Pin_2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Sink_Pin_2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Sink_Pin_2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Sink_Pin_2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Sink_Pin_2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Sink_Pin_2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Sink_Pin_2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Sink_Pin_2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Sink_Pin_2__0__PC CYREG_GPIO_PRT2_PC
#define Sink_Pin_2__0__PC2 CYREG_GPIO_PRT2_PC2
#define Sink_Pin_2__0__PORT 2u
#define Sink_Pin_2__0__PS CYREG_GPIO_PRT2_PS
#define Sink_Pin_2__0__SHIFT 3u
#define Sink_Pin_2__DR CYREG_GPIO_PRT2_DR
#define Sink_Pin_2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Sink_Pin_2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Sink_Pin_2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Sink_Pin_2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Sink_Pin_2__INTR CYREG_GPIO_PRT2_INTR
#define Sink_Pin_2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Sink_Pin_2__INTSTAT CYREG_GPIO_PRT2_INTR
#define Sink_Pin_2__MASK 0x08u
#define Sink_Pin_2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Sink_Pin_2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Sink_Pin_2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Sink_Pin_2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Sink_Pin_2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Sink_Pin_2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Sink_Pin_2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Sink_Pin_2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Sink_Pin_2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Sink_Pin_2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Sink_Pin_2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Sink_Pin_2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Sink_Pin_2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Sink_Pin_2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Sink_Pin_2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Sink_Pin_2__PC CYREG_GPIO_PRT2_PC
#define Sink_Pin_2__PC2 CYREG_GPIO_PRT2_PC2
#define Sink_Pin_2__PORT 2u
#define Sink_Pin_2__PS CYREG_GPIO_PRT2_PS
#define Sink_Pin_2__SHIFT 3u

/* Switch_Pin */
#define Switch_Pin__0__DR CYREG_GPIO_PRT0_DR
#define Switch_Pin__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Switch_Pin__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Switch_Pin__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Switch_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Switch_Pin__0__HSIOM_MASK 0xF0000000u
#define Switch_Pin__0__HSIOM_SHIFT 28u
#define Switch_Pin__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Switch_Pin__0__INTR CYREG_GPIO_PRT0_INTR
#define Switch_Pin__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Switch_Pin__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Switch_Pin__0__MASK 0x80u
#define Switch_Pin__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Switch_Pin__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Switch_Pin__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Switch_Pin__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Switch_Pin__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Switch_Pin__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Switch_Pin__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Switch_Pin__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Switch_Pin__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Switch_Pin__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Switch_Pin__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Switch_Pin__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Switch_Pin__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Switch_Pin__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Switch_Pin__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Switch_Pin__0__PC CYREG_GPIO_PRT0_PC
#define Switch_Pin__0__PC2 CYREG_GPIO_PRT0_PC2
#define Switch_Pin__0__PORT 0u
#define Switch_Pin__0__PS CYREG_GPIO_PRT0_PS
#define Switch_Pin__0__SHIFT 7u
#define Switch_Pin__DR CYREG_GPIO_PRT0_DR
#define Switch_Pin__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Switch_Pin__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Switch_Pin__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Switch_Pin__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Switch_Pin__INTR CYREG_GPIO_PRT0_INTR
#define Switch_Pin__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Switch_Pin__INTSTAT CYREG_GPIO_PRT0_INTR
#define Switch_Pin__MASK 0x80u
#define Switch_Pin__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Switch_Pin__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Switch_Pin__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Switch_Pin__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Switch_Pin__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Switch_Pin__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Switch_Pin__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Switch_Pin__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Switch_Pin__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Switch_Pin__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Switch_Pin__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Switch_Pin__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Switch_Pin__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Switch_Pin__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Switch_Pin__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Switch_Pin__PC CYREG_GPIO_PRT0_PC
#define Switch_Pin__PC2 CYREG_GPIO_PRT0_PC2
#define Switch_Pin__PORT 0u
#define Switch_Pin__PS CYREG_GPIO_PRT0_PS
#define Switch_Pin__SHIFT 7u

/* Input_Pin_1 */
#define Input_Pin_1__0__DR CYREG_GPIO_PRT4_DR
#define Input_Pin_1__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Input_Pin_1__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Input_Pin_1__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Input_Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Input_Pin_1__0__HSIOM_MASK 0x0F000000u
#define Input_Pin_1__0__HSIOM_SHIFT 24u
#define Input_Pin_1__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Input_Pin_1__0__INTR CYREG_GPIO_PRT4_INTR
#define Input_Pin_1__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Input_Pin_1__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define Input_Pin_1__0__MASK 0x40u
#define Input_Pin_1__0__PC CYREG_GPIO_PRT4_PC
#define Input_Pin_1__0__PC2 CYREG_GPIO_PRT4_PC2
#define Input_Pin_1__0__PORT 4u
#define Input_Pin_1__0__PS CYREG_GPIO_PRT4_PS
#define Input_Pin_1__0__SHIFT 6u
#define Input_Pin_1__DR CYREG_GPIO_PRT4_DR
#define Input_Pin_1__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Input_Pin_1__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Input_Pin_1__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Input_Pin_1__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Input_Pin_1__INTR CYREG_GPIO_PRT4_INTR
#define Input_Pin_1__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Input_Pin_1__INTSTAT CYREG_GPIO_PRT4_INTR
#define Input_Pin_1__MASK 0x40u
#define Input_Pin_1__PC CYREG_GPIO_PRT4_PC
#define Input_Pin_1__PC2 CYREG_GPIO_PRT4_PC2
#define Input_Pin_1__PORT 4u
#define Input_Pin_1__PS CYREG_GPIO_PRT4_PS
#define Input_Pin_1__SHIFT 6u

/* input_Pin_2 */
#define input_Pin_2__0__DR CYREG_GPIO_PRT4_DR
#define input_Pin_2__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define input_Pin_2__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define input_Pin_2__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define input_Pin_2__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define input_Pin_2__0__HSIOM_MASK 0x000F0000u
#define input_Pin_2__0__HSIOM_SHIFT 16u
#define input_Pin_2__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define input_Pin_2__0__INTR CYREG_GPIO_PRT4_INTR
#define input_Pin_2__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define input_Pin_2__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define input_Pin_2__0__MASK 0x10u
#define input_Pin_2__0__PC CYREG_GPIO_PRT4_PC
#define input_Pin_2__0__PC2 CYREG_GPIO_PRT4_PC2
#define input_Pin_2__0__PORT 4u
#define input_Pin_2__0__PS CYREG_GPIO_PRT4_PS
#define input_Pin_2__0__SHIFT 4u
#define input_Pin_2__DR CYREG_GPIO_PRT4_DR
#define input_Pin_2__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define input_Pin_2__DR_INV CYREG_GPIO_PRT4_DR_INV
#define input_Pin_2__DR_SET CYREG_GPIO_PRT4_DR_SET
#define input_Pin_2__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define input_Pin_2__INTR CYREG_GPIO_PRT4_INTR
#define input_Pin_2__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define input_Pin_2__INTSTAT CYREG_GPIO_PRT4_INTR
#define input_Pin_2__MASK 0x10u
#define input_Pin_2__PC CYREG_GPIO_PRT4_PC
#define input_Pin_2__PC2 CYREG_GPIO_PRT4_PC2
#define input_Pin_2__PORT 4u
#define input_Pin_2__PS CYREG_GPIO_PRT4_PS
#define input_Pin_2__SHIFT 4u

/* input_Pin_3 */
#define input_Pin_3__0__DR CYREG_GPIO_PRT4_DR
#define input_Pin_3__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define input_Pin_3__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define input_Pin_3__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define input_Pin_3__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define input_Pin_3__0__HSIOM_MASK 0x00F00000u
#define input_Pin_3__0__HSIOM_SHIFT 20u
#define input_Pin_3__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define input_Pin_3__0__INTR CYREG_GPIO_PRT4_INTR
#define input_Pin_3__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define input_Pin_3__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define input_Pin_3__0__MASK 0x20u
#define input_Pin_3__0__PC CYREG_GPIO_PRT4_PC
#define input_Pin_3__0__PC2 CYREG_GPIO_PRT4_PC2
#define input_Pin_3__0__PORT 4u
#define input_Pin_3__0__PS CYREG_GPIO_PRT4_PS
#define input_Pin_3__0__SHIFT 5u
#define input_Pin_3__DR CYREG_GPIO_PRT4_DR
#define input_Pin_3__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define input_Pin_3__DR_INV CYREG_GPIO_PRT4_DR_INV
#define input_Pin_3__DR_SET CYREG_GPIO_PRT4_DR_SET
#define input_Pin_3__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define input_Pin_3__INTR CYREG_GPIO_PRT4_INTR
#define input_Pin_3__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define input_Pin_3__INTSTAT CYREG_GPIO_PRT4_INTR
#define input_Pin_3__MASK 0x20u
#define input_Pin_3__PC CYREG_GPIO_PRT4_PC
#define input_Pin_3__PC2 CYREG_GPIO_PRT4_PC2
#define input_Pin_3__PORT 4u
#define input_Pin_3__PS CYREG_GPIO_PRT4_PS
#define input_Pin_3__SHIFT 5u

/* One_Wire_Pin */
#define One_Wire_Pin__0__DR CYREG_GPIO_PRT0_DR
#define One_Wire_Pin__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define One_Wire_Pin__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define One_Wire_Pin__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define One_Wire_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define One_Wire_Pin__0__HSIOM_MASK 0x0000000Fu
#define One_Wire_Pin__0__HSIOM_SHIFT 0u
#define One_Wire_Pin__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define One_Wire_Pin__0__INTR CYREG_GPIO_PRT0_INTR
#define One_Wire_Pin__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define One_Wire_Pin__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define One_Wire_Pin__0__MASK 0x01u
#define One_Wire_Pin__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define One_Wire_Pin__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define One_Wire_Pin__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define One_Wire_Pin__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define One_Wire_Pin__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define One_Wire_Pin__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define One_Wire_Pin__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define One_Wire_Pin__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define One_Wire_Pin__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define One_Wire_Pin__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define One_Wire_Pin__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define One_Wire_Pin__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define One_Wire_Pin__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define One_Wire_Pin__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define One_Wire_Pin__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define One_Wire_Pin__0__PC CYREG_GPIO_PRT0_PC
#define One_Wire_Pin__0__PC2 CYREG_GPIO_PRT0_PC2
#define One_Wire_Pin__0__PORT 0u
#define One_Wire_Pin__0__PS CYREG_GPIO_PRT0_PS
#define One_Wire_Pin__0__SHIFT 0u
#define One_Wire_Pin__DR CYREG_GPIO_PRT0_DR
#define One_Wire_Pin__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define One_Wire_Pin__DR_INV CYREG_GPIO_PRT0_DR_INV
#define One_Wire_Pin__DR_SET CYREG_GPIO_PRT0_DR_SET
#define One_Wire_Pin__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define One_Wire_Pin__INTR CYREG_GPIO_PRT0_INTR
#define One_Wire_Pin__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define One_Wire_Pin__INTSTAT CYREG_GPIO_PRT0_INTR
#define One_Wire_Pin__MASK 0x01u
#define One_Wire_Pin__PA__CFG0 CYREG_UDB_PA0_CFG0
#define One_Wire_Pin__PA__CFG1 CYREG_UDB_PA0_CFG1
#define One_Wire_Pin__PA__CFG10 CYREG_UDB_PA0_CFG10
#define One_Wire_Pin__PA__CFG11 CYREG_UDB_PA0_CFG11
#define One_Wire_Pin__PA__CFG12 CYREG_UDB_PA0_CFG12
#define One_Wire_Pin__PA__CFG13 CYREG_UDB_PA0_CFG13
#define One_Wire_Pin__PA__CFG14 CYREG_UDB_PA0_CFG14
#define One_Wire_Pin__PA__CFG2 CYREG_UDB_PA0_CFG2
#define One_Wire_Pin__PA__CFG3 CYREG_UDB_PA0_CFG3
#define One_Wire_Pin__PA__CFG4 CYREG_UDB_PA0_CFG4
#define One_Wire_Pin__PA__CFG5 CYREG_UDB_PA0_CFG5
#define One_Wire_Pin__PA__CFG6 CYREG_UDB_PA0_CFG6
#define One_Wire_Pin__PA__CFG7 CYREG_UDB_PA0_CFG7
#define One_Wire_Pin__PA__CFG8 CYREG_UDB_PA0_CFG8
#define One_Wire_Pin__PA__CFG9 CYREG_UDB_PA0_CFG9
#define One_Wire_Pin__PC CYREG_GPIO_PRT0_PC
#define One_Wire_Pin__PC2 CYREG_GPIO_PRT0_PC2
#define One_Wire_Pin__PORT 0u
#define One_Wire_Pin__PS CYREG_GPIO_PRT0_PS
#define One_Wire_Pin__SHIFT 0u

/* Sink_Control */
#define Sink_Control_Sync_ctrl_reg__0__MASK 0x01u
#define Sink_Control_Sync_ctrl_reg__0__POS 0
#define Sink_Control_Sync_ctrl_reg__1__MASK 0x02u
#define Sink_Control_Sync_ctrl_reg__1__POS 1
#define Sink_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define Sink_Control_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL3
#define Sink_Control_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define Sink_Control_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL3
#define Sink_Control_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define Sink_Control_Sync_ctrl_reg__MASK 0x03u
#define Sink_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Sink_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Sink_Control_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK3

/* Source_Pin_1 */
#define Source_Pin_1__0__DR CYREG_GPIO_PRT2_DR
#define Source_Pin_1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Source_Pin_1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Source_Pin_1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Source_Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Source_Pin_1__0__HSIOM_MASK 0x000000F0u
#define Source_Pin_1__0__HSIOM_SHIFT 4u
#define Source_Pin_1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Source_Pin_1__0__INTR CYREG_GPIO_PRT2_INTR
#define Source_Pin_1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Source_Pin_1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Source_Pin_1__0__MASK 0x02u
#define Source_Pin_1__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Source_Pin_1__0__OUT_SEL_SHIFT 2u
#define Source_Pin_1__0__OUT_SEL_VAL 2u
#define Source_Pin_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Source_Pin_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Source_Pin_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Source_Pin_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Source_Pin_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Source_Pin_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Source_Pin_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Source_Pin_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Source_Pin_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Source_Pin_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Source_Pin_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Source_Pin_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Source_Pin_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Source_Pin_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Source_Pin_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Source_Pin_1__0__PC CYREG_GPIO_PRT2_PC
#define Source_Pin_1__0__PC2 CYREG_GPIO_PRT2_PC2
#define Source_Pin_1__0__PORT 2u
#define Source_Pin_1__0__PS CYREG_GPIO_PRT2_PS
#define Source_Pin_1__0__SHIFT 1u
#define Source_Pin_1__DR CYREG_GPIO_PRT2_DR
#define Source_Pin_1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Source_Pin_1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Source_Pin_1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Source_Pin_1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Source_Pin_1__INTR CYREG_GPIO_PRT2_INTR
#define Source_Pin_1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Source_Pin_1__INTSTAT CYREG_GPIO_PRT2_INTR
#define Source_Pin_1__MASK 0x02u
#define Source_Pin_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Source_Pin_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Source_Pin_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Source_Pin_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Source_Pin_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Source_Pin_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Source_Pin_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Source_Pin_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Source_Pin_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Source_Pin_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Source_Pin_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Source_Pin_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Source_Pin_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Source_Pin_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Source_Pin_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Source_Pin_1__PC CYREG_GPIO_PRT2_PC
#define Source_Pin_1__PC2 CYREG_GPIO_PRT2_PC2
#define Source_Pin_1__PORT 2u
#define Source_Pin_1__PS CYREG_GPIO_PRT2_PS
#define Source_Pin_1__SHIFT 1u

/* Source_Pin_2 */
#define Source_Pin_2__0__DR CYREG_GPIO_PRT2_DR
#define Source_Pin_2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Source_Pin_2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Source_Pin_2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Source_Pin_2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Source_Pin_2__0__HSIOM_MASK 0x000F0000u
#define Source_Pin_2__0__HSIOM_SHIFT 16u
#define Source_Pin_2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Source_Pin_2__0__INTR CYREG_GPIO_PRT2_INTR
#define Source_Pin_2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Source_Pin_2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Source_Pin_2__0__MASK 0x10u
#define Source_Pin_2__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Source_Pin_2__0__OUT_SEL_SHIFT 8u
#define Source_Pin_2__0__OUT_SEL_VAL 3u
#define Source_Pin_2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Source_Pin_2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Source_Pin_2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Source_Pin_2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Source_Pin_2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Source_Pin_2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Source_Pin_2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Source_Pin_2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Source_Pin_2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Source_Pin_2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Source_Pin_2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Source_Pin_2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Source_Pin_2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Source_Pin_2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Source_Pin_2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Source_Pin_2__0__PC CYREG_GPIO_PRT2_PC
#define Source_Pin_2__0__PC2 CYREG_GPIO_PRT2_PC2
#define Source_Pin_2__0__PORT 2u
#define Source_Pin_2__0__PS CYREG_GPIO_PRT2_PS
#define Source_Pin_2__0__SHIFT 4u
#define Source_Pin_2__DR CYREG_GPIO_PRT2_DR
#define Source_Pin_2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Source_Pin_2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Source_Pin_2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Source_Pin_2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Source_Pin_2__INTR CYREG_GPIO_PRT2_INTR
#define Source_Pin_2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Source_Pin_2__INTSTAT CYREG_GPIO_PRT2_INTR
#define Source_Pin_2__MASK 0x10u
#define Source_Pin_2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Source_Pin_2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Source_Pin_2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Source_Pin_2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Source_Pin_2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Source_Pin_2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Source_Pin_2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Source_Pin_2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Source_Pin_2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Source_Pin_2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Source_Pin_2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Source_Pin_2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Source_Pin_2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Source_Pin_2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Source_Pin_2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Source_Pin_2__PC CYREG_GPIO_PRT2_PC
#define Source_Pin_2__PC2 CYREG_GPIO_PRT2_PC2
#define Source_Pin_2__PORT 2u
#define Source_Pin_2__PS CYREG_GPIO_PRT2_PS
#define Source_Pin_2__SHIFT 4u

/* ADC_SAR_Seq_1_cy_psoc4_sar */
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING

/* ADC_SAR_Seq_1_intClock */
#define ADC_SAR_Seq_1_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL10
#define ADC_SAR_Seq_1_intClock__DIV_ID 0x00000041u
#define ADC_SAR_Seq_1_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define ADC_SAR_Seq_1_intClock__PA_DIV_ID 0x000000FFu

/* ADC_SAR_Seq_1_IRQ */
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_SAR_Seq_1_IRQ__INTC_MASK 0x10000u
#define ADC_SAR_Seq_1_IRQ__INTC_NUMBER 16u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK 0xC0u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM 3u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR4
#define ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Heart_Beat_Pin */
#define Heart_Beat_Pin__0__DR CYREG_GPIO_PRT1_DR
#define Heart_Beat_Pin__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Heart_Beat_Pin__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Heart_Beat_Pin__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Heart_Beat_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Heart_Beat_Pin__0__HSIOM_MASK 0x0F000000u
#define Heart_Beat_Pin__0__HSIOM_SHIFT 24u
#define Heart_Beat_Pin__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Heart_Beat_Pin__0__INTR CYREG_GPIO_PRT1_INTR
#define Heart_Beat_Pin__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Heart_Beat_Pin__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Heart_Beat_Pin__0__MASK 0x40u
#define Heart_Beat_Pin__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Heart_Beat_Pin__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Heart_Beat_Pin__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Heart_Beat_Pin__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Heart_Beat_Pin__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Heart_Beat_Pin__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Heart_Beat_Pin__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Heart_Beat_Pin__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Heart_Beat_Pin__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Heart_Beat_Pin__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Heart_Beat_Pin__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Heart_Beat_Pin__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Heart_Beat_Pin__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Heart_Beat_Pin__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Heart_Beat_Pin__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Heart_Beat_Pin__0__PC CYREG_GPIO_PRT1_PC
#define Heart_Beat_Pin__0__PC2 CYREG_GPIO_PRT1_PC2
#define Heart_Beat_Pin__0__PORT 1u
#define Heart_Beat_Pin__0__PS CYREG_GPIO_PRT1_PS
#define Heart_Beat_Pin__0__SHIFT 6u
#define Heart_Beat_Pin__DR CYREG_GPIO_PRT1_DR
#define Heart_Beat_Pin__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Heart_Beat_Pin__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Heart_Beat_Pin__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Heart_Beat_Pin__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Heart_Beat_Pin__INTR CYREG_GPIO_PRT1_INTR
#define Heart_Beat_Pin__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Heart_Beat_Pin__INTSTAT CYREG_GPIO_PRT1_INTR
#define Heart_Beat_Pin__MASK 0x40u
#define Heart_Beat_Pin__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Heart_Beat_Pin__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Heart_Beat_Pin__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Heart_Beat_Pin__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Heart_Beat_Pin__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Heart_Beat_Pin__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Heart_Beat_Pin__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Heart_Beat_Pin__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Heart_Beat_Pin__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Heart_Beat_Pin__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Heart_Beat_Pin__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Heart_Beat_Pin__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Heart_Beat_Pin__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Heart_Beat_Pin__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Heart_Beat_Pin__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Heart_Beat_Pin__PC CYREG_GPIO_PRT1_PC
#define Heart_Beat_Pin__PC2 CYREG_GPIO_PRT1_PC2
#define Heart_Beat_Pin__PORT 1u
#define Heart_Beat_Pin__PS CYREG_GPIO_PRT1_PS
#define Heart_Beat_Pin__SHIFT 6u

/* Source_Control */
#define Source_Control_Sync_ctrl_reg__0__MASK 0x01u
#define Source_Control_Sync_ctrl_reg__0__POS 0
#define Source_Control_Sync_ctrl_reg__1__MASK 0x02u
#define Source_Control_Sync_ctrl_reg__1__POS 1
#define Source_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define Source_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL0
#define Source_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL0
#define Source_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL0
#define Source_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL0
#define Source_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK0
#define Source_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK0
#define Source_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK0
#define Source_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK0
#define Source_Control_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define Source_Control_Sync_ctrl_reg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL
#define Source_Control_Sync_ctrl_reg__32BIT_COUNT_REG CYREG_UDB_W32_CTL
#define Source_Control_Sync_ctrl_reg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK
#define Source_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define Source_Control_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL0
#define Source_Control_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define Source_Control_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL0
#define Source_Control_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define Source_Control_Sync_ctrl_reg__MASK 0x03u
#define Source_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define Source_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define Source_Control_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK0

/* temp_humidity_pin */
#define temp_humidity_pin__0__DR CYREG_GPIO_PRT7_DR
#define temp_humidity_pin__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define temp_humidity_pin__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define temp_humidity_pin__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define temp_humidity_pin__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define temp_humidity_pin__0__HSIOM_MASK 0x000000F0u
#define temp_humidity_pin__0__HSIOM_SHIFT 4u
#define temp_humidity_pin__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define temp_humidity_pin__0__INTR CYREG_GPIO_PRT7_INTR
#define temp_humidity_pin__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define temp_humidity_pin__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define temp_humidity_pin__0__MASK 0x02u
#define temp_humidity_pin__0__PC CYREG_GPIO_PRT7_PC
#define temp_humidity_pin__0__PC2 CYREG_GPIO_PRT7_PC2
#define temp_humidity_pin__0__PORT 7u
#define temp_humidity_pin__0__PS CYREG_GPIO_PRT7_PS
#define temp_humidity_pin__0__SHIFT 1u
#define temp_humidity_pin__DR CYREG_GPIO_PRT7_DR
#define temp_humidity_pin__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define temp_humidity_pin__DR_INV CYREG_GPIO_PRT7_DR_INV
#define temp_humidity_pin__DR_SET CYREG_GPIO_PRT7_DR_SET
#define temp_humidity_pin__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define temp_humidity_pin__INTR CYREG_GPIO_PRT7_INTR
#define temp_humidity_pin__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define temp_humidity_pin__INTSTAT CYREG_GPIO_PRT7_INTR
#define temp_humidity_pin__MASK 0x02u
#define temp_humidity_pin__PC CYREG_GPIO_PRT7_PC
#define temp_humidity_pin__PC2 CYREG_GPIO_PRT7_PC2
#define temp_humidity_pin__PORT 7u
#define temp_humidity_pin__PS CYREG_GPIO_PRT7_PS
#define temp_humidity_pin__SHIFT 1u

/* modbus_rx_interrupt */
#define modbus_rx_interrupt__INTC_CLR_EN_REG CYREG_CM0_ICER
#define modbus_rx_interrupt__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define modbus_rx_interrupt__INTC_MASK 0x01u
#define modbus_rx_interrupt__INTC_NUMBER 0u
#define modbus_rx_interrupt__INTC_PRIOR_MASK 0xC0u
#define modbus_rx_interrupt__INTC_PRIOR_NUM 3u
#define modbus_rx_interrupt__INTC_PRIOR_REG CYREG_CM0_IPR0
#define modbus_rx_interrupt__INTC_SET_EN_REG CYREG_CM0_ISER
#define modbus_rx_interrupt__INTC_SET_PD_REG CYREG_CM0_ISPR

/* modbus_tx_interrupt */
#define modbus_tx_interrupt__INTC_CLR_EN_REG CYREG_CM0_ICER
#define modbus_tx_interrupt__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define modbus_tx_interrupt__INTC_MASK 0x02u
#define modbus_tx_interrupt__INTC_NUMBER 1u
#define modbus_tx_interrupt__INTC_PRIOR_MASK 0xC000u
#define modbus_tx_interrupt__INTC_PRIOR_NUM 3u
#define modbus_tx_interrupt__INTC_PRIOR_REG CYREG_CM0_IPR0
#define modbus_tx_interrupt__INTC_SET_EN_REG CYREG_CM0_ISER
#define modbus_tx_interrupt__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "Moisture_Sensor"
#define CY_VERSION "PSoC Creator  4.0"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 40000000U
#define CYDEV_BCLK__HFCLK__KHZ 40000U
#define CYDEV_BCLK__HFCLK__MHZ 40U
#define CYDEV_BCLK__SYSCLK__HZ 40000000U
#define CYDEV_BCLK__SYSCLK__KHZ 40000U
#define CYDEV_BCLK__SYSCLK__MHZ 40U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112D11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x1800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO 5.0
#define CYDEV_VDDIO_MV 5000
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
