
---------- Begin Simulation Statistics ----------
final_tick                                 8604942000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47529                       # Simulator instruction rate (inst/s)
host_mem_usage                                 811452                       # Number of bytes of host memory used
host_op_rate                                    90177                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   210.40                       # Real time elapsed on the host
host_tick_rate                               40898332                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008605                       # Number of seconds simulated
sim_ticks                                  8604942000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12024204                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7307506                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973114                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.720989                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.720989                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    492796                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   268795                       # number of floating regfile writes
system.cpu.idleCycles                         1570700                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               323808                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2534222                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.431679                       # Inst execution rate
system.cpu.iew.exec_refs                      4996752                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1831381                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1188889                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3539021                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1477                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             26815                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2103060                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27447775                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3165371                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            494348                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              24639030                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5948                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                430460                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 274253                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                438914                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           4342                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       240390                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          83418                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  27247445                       # num instructions consuming a value
system.cpu.iew.wb_count                      24341055                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.638795                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17405534                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.414365                       # insts written-back per cycle
system.cpu.iew.wb_sent                       24485216                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 34807838                       # number of integer regfile reads
system.cpu.int_regfile_writes                19452554                       # number of integer regfile writes
system.cpu.ipc                               0.581061                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.581061                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            460902      1.83%      1.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              19346487     76.98%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14343      0.06%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  7019      0.03%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               18939      0.08%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3739      0.01%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                38196      0.15%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   44      0.00%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                23170      0.09%     79.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               62058      0.25%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4160      0.02%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              20      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             138      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               6      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             32      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3142746     12.50%     92.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1685961      6.71%     98.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          125486      0.50%     99.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         199836      0.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25133378                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  528387                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1026648                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       473492                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             793602                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      341114                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013572                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  271447     79.58%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    777      0.23%     79.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    243      0.07%     79.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   151      0.04%     79.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   43      0.01%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17910      5.25%     85.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19236      5.64%     90.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             22923      6.72%     97.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             8384      2.46%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               24485203                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           65263080                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     23867563                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          35132913                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27442176                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25133378                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5599                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         8474661                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             42673                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3605                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      9794383                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15639185                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.607077                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.231541                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8660927     55.38%     55.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1267086      8.10%     63.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1213151      7.76%     71.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1171181      7.49%     78.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1029106      6.58%     85.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              851186      5.44%     90.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              780253      4.99%     95.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              457785      2.93%     98.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              208510      1.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15639185                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.460404                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            158305                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           216310                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3539021                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2103060                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10875574                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         17209885                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          130711                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23175                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         54542                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1050                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       410194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          162                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       821730                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            162                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3512206                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2625290                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            308422                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1507638                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1248974                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             82.843096                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  193552                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                342                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          231587                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              54771                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           176816                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        34639                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         8390875                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            266578                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     14396595                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.317889                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.281438                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8972941     62.33%     62.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1546003     10.74%     73.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          798362      5.55%     78.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1131324      7.86%     86.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          475524      3.30%     89.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          249860      1.74%     91.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          175564      1.22%     92.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          144501      1.00%     93.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          902516      6.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     14396595                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973114                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761635                       # Number of memory references committed
system.cpu.commit.loads                       2352569                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110701                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664119                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879156     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315698     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973114                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        902516                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      4189942                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4189942                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4208348                       # number of overall hits
system.cpu.dcache.overall_hits::total         4208348                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       148576                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         148576                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       149645                       # number of overall misses
system.cpu.dcache.overall_misses::total        149645                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3856487995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3856487995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3856487995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3856487995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4338518                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4338518                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4357993                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4357993                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034246                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034246                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034338                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034338                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25956.332079                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25956.332079                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25770.911123                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25770.911123                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        49394                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          135                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1191                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.472712                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    16.875000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66304                       # number of writebacks
system.cpu.dcache.writebacks::total             66304                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56609                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56609                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        91967                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        91967                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        92584                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        92584                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2220895495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2220895495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2246712495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2246712495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021198                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021198                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021245                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021245                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24148.830504                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24148.830504                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24266.746900                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24266.746900                       # average overall mshr miss latency
system.cpu.dcache.replacements                  91897                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2803629                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2803629                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       125718                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        125718                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2893540000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2893540000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2929347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2929347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.042917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23016.115433                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23016.115433                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        55756                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        55756                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        69962                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        69962                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1292896000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1292896000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023883                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023883                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18479.974843                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18479.974843                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386313                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386313                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22858                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22858                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    962947995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    962947995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42127.395004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42127.395004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          853                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          853                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        22005                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22005                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    927999495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    927999495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42172.210634                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42172.210634                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18406                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18406                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1069                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1069                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19475                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19475                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.054891                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.054891                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          617                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          617                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25817000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25817000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031682                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031682                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 41842.787682                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 41842.787682                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8604942000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.067093                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4301104                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             92409                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.544211                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.067093                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996225                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996225                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8808395                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8808395                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8604942000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7826859                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2899848                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4387478                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                250747                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 274253                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1228051                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 45209                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               29775535                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                198646                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3164767                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1831881                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         16461                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1882                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8604942000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8604942000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8604942000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            8328453                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       16425085                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3512206                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1497297                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6966416                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  637042                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         62                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 2919                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         22561                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          244                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2602611                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                166686                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           15639185                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.003480                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.190547                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 10601880     67.79%     67.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   251384      1.61%     69.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   298476      1.91%     71.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   317183      2.03%     73.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   442715      2.83%     76.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   383410      2.45%     78.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   301612      1.93%     80.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   304876      1.95%     82.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2737649     17.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             15639185                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.204081                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.954398                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2257046                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2257046                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2257046                       # number of overall hits
system.cpu.icache.overall_hits::total         2257046                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       345561                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         345561                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       345561                       # number of overall misses
system.cpu.icache.overall_misses::total        345561                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5296488495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5296488495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5296488495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5296488495                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2602607                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2602607                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2602607                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2602607                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.132775                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.132775                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.132775                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.132775                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15327.217177                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15327.217177                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15327.217177                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15327.217177                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4396                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               181                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.287293                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       318285                       # number of writebacks
system.cpu.icache.writebacks::total            318285                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        26597                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        26597                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        26597                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        26597                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       318964                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       318964                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       318964                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       318964                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4663318997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4663318997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4663318997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4663318997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.122556                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.122556                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.122556                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.122556                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14620.204779                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14620.204779                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14620.204779                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14620.204779                       # average overall mshr miss latency
system.cpu.icache.replacements                 318285                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2257046                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2257046                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       345561                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        345561                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5296488495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5296488495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2602607                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2602607                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.132775                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.132775                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15327.217177                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15327.217177                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        26597                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        26597                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       318964                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       318964                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4663318997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4663318997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.122556                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.122556                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14620.204779                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14620.204779                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8604942000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.452315                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2576009                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            318963                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.076200                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.452315                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995024                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995024                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          290                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5524177                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5524177                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8604942000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2606814                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         37525                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8604942000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8604942000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8604942000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      199786                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1186452                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2263                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                4342                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 693994                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 5993                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    899                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   8604942000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 274253                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  8012876                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1840800                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4336                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4426910                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1080010                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28966377                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13016                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 140753                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  15019                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 892533                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              33                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            32106429                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    71216643                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 42414033                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    585080                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459478                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 10646947                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      99                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  85                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    679297                       # count of insts added to the skid buffer
system.cpu.rob.reads                         40804404                       # The number of ROB reads
system.cpu.rob.writes                        55977692                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973114                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               305913                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                73899                       # number of demand (read+write) hits
system.l2.demand_hits::total                   379812                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              305913                       # number of overall hits
system.l2.overall_hits::.cpu.data               73899                       # number of overall hits
system.l2.overall_hits::total                  379812                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12857                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18510                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31367                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12857                       # number of overall misses
system.l2.overall_misses::.cpu.data             18510                       # number of overall misses
system.l2.overall_misses::total                 31367                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    944778000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1318409500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2263187500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    944778000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1318409500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2263187500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           318770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            92409                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               411179                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          318770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           92409                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              411179                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.040333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.200305                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076286                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.040333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.200305                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076286                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73483.549817                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71226.877364                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72151.863423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73483.549817                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71226.877364                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72151.863423                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10124                       # number of writebacks
system.l2.writebacks::total                     10124                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31367                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31367                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    813652000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1129456500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1943108500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    813652000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1129456500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1943108500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.040333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.200305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.076286                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.040333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.200305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.076286                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63284.747608                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61018.719611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61947.540409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63284.747608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61018.719611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61947.540409                       # average overall mshr miss latency
system.l2.replacements                          23280                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        66304                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66304                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        66304                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66304                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       318116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           318116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       318116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       318116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           34                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            34                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              175                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  175                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          175                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              175                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10580                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10580                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11282                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11282                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    780706000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     780706000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.516055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.516055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69199.255451                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69199.255451                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11282                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11282                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    665378250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    665378250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.516055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.516055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58976.976600                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58976.976600                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         305913                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             305913                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12857                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12857                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    944778000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    944778000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       318770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         318770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.040333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.040333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73483.549817                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73483.549817                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12857                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12857                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    813652000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    813652000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.040333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.040333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63284.747608                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63284.747608                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         63319                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             63319                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    537703500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    537703500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        70547                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         70547                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.102457                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.102457                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74391.740454                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74391.740454                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    464078250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    464078250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.102457                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.102457                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64205.623962                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64205.623962                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8604942000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7933.771267                       # Cycle average of tags in use
system.l2.tags.total_refs                      821304                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31472                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.096340                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.057835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3681.934265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4229.779167                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.449455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.516330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968478                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2380                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5567                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6602176                       # Number of tag accesses
system.l2.tags.data_accesses                  6602176                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8604942000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000766201500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          607                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          607                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               74106                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9517                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31367                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10124                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31367                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10124                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     51                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.19                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31367                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10124                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.583196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.783647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    250.379367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           604     99.51%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.33%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           607                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.649094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.622158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.963232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              413     68.04%     68.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.99%     69.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              176     29.00%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      1.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           607                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2007488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               647936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    233.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    8604147000                       # Total gap between requests
system.mem_ctrls.avgGap                     207373.82                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       822848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1181376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       646784                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 95625048.954426407814                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 137290408.232850372791                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 75164248.637585237622                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12857                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18510                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10124                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    389366750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    519124750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 199663812500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30284.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28045.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19721830.55                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       822848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1184640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2007488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       822848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       822848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       647936                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       647936                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12857                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18510                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          31367                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10124                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10124                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     95625049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    137669725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        233294774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     95625049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     95625049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     75298125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        75298125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     75298125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     95625049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    137669725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       308592899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                31316                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               10106                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1831                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2003                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1955                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1621                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1904                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          833                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          583                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          646                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          643                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          729                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          750                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               321316500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             156580000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          908491500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10260.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29010.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23213                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6193                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.13                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           61.28                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12015                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   220.630878                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   140.125495                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   254.879153                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5365     44.65%     44.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3389     28.21%     72.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1219     10.15%     83.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          559      4.65%     87.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          372      3.10%     90.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          190      1.58%     92.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          170      1.41%     93.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          115      0.96%     94.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          636      5.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12015                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2004224                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             646784                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              232.915457                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               75.164249                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.41                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8604942000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        42947100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        22826925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      116303460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      25322220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 679177200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2303685210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1364352480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4554614595                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   529.302184                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3523742250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    287300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4793899750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42847140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22770000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      107292780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27431100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 679177200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2411987490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1273150560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4564656270                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   530.469150                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3285814750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    287300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5031827250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8604942000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20085                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10124                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13051                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11282                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11282                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20085                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        85909                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        85909                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  85909                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2655424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2655424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2655424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31367                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31367    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31367                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8604942000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23759500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           39208750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            389510                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        76428                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       318285                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           38749                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             175                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            175                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21862                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21862                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        318964                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        70547                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       956018                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       277065                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1233083                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     40771456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10157632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50929088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           23474                       # Total snoops (count)
system.tol2bus.snoopTraffic                    660352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           434828                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002794                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052786                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 433613     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1215      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             434828                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8604942000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          795454000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         478538811                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         138766868                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
