// Seed: 2971373568
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_27;
  always @(1 * "" ? 1 : 1 ? 1 : 1'b0 or posedge id_9) begin : LABEL_0
    id_4 <= 1;
  end
  id_28(
      .id_0(id_8), .id_1(!1), .id_2(1'b0), .id_3(1), .id_4((id_21) * 1'b0 - id_13)
  );
  wire id_29;
  wire id_30 = id_2;
  always @(posedge 1'd0) id_11 = "";
  wire id_31;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_5,
      id_12,
      id_14,
      id_23,
      id_26,
      id_29,
      id_24,
      id_23
  );
  id_32(
      .id_0(id_7), .id_1(1 - id_26), .id_2(1'b0), .id_3(1'b0), .id_4(1'd0)
  );
endmodule
