xpm_cdc.sv,systemverilog,xpm,../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
blk_mem_gen_0.v,verilog,xil_defaultlib,../../../../cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,
phi_matrix.v,verilog,xil_defaultlib,../../../../cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/new/phi_matrix.v,
phi_matrix_0.v,verilog,xil_defaultlib,../../../../cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/phi_matrix_0/sim/phi_matrix_0.v,
xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_10,d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/modulo_30_2/modulo_n.srcs/sources_1/ip/modulo30_mult_gen_1/hdl/xbip_utils_v3_0_vh_rfs.vhd,
xbip_pipe_v3_0_vh_rfs.vhd,vhdl,xbip_pipe_v3_0_6,d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/modulo_30_2/modulo_n.srcs/sources_1/ip/modulo30_mult_gen_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd,
xbip_bram18k_v3_0_vh_rfs.vhd,vhdl,xbip_bram18k_v3_0_6,d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/modulo_30_2/modulo_n.srcs/sources_1/ip/modulo30_mult_gen_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd,
mult_gen_v12_0_vh_rfs.vhd,vhdl,mult_gen_v12_0_16,d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/cyclic_shift_gen/cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/modulo_30_2/modulo_n.srcs/sources_1/ip/modulo30_mult_gen_1/hdl/mult_gen_v12_0_vh_rfs.vhd,
modulo30_mult_gen_1.vhd,vhdl,xil_defaultlib,../../../../cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/modulo_30_2/modulo_n.srcs/sources_1/ip/modulo30_mult_gen_1/sim/modulo30_mult_gen_1.vhd,
modulo30_mult_gen_0.vhd,vhdl,xil_defaultlib,../../../../cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/modulo_30_2/modulo_n.srcs/sources_1/ip/modulo30_mult_gen_0/sim/modulo30_mult_gen_0.vhd,
modulo_n.v,verilog,xil_defaultlib,../../../../cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/modulo_30_2/modulo_n.srcs/sources_1/new/modulo_n.v,
modulo_30_2.v,verilog,xil_defaultlib,../../../../cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/modulo_30_2/sim/modulo_30_2.v,
scramble_sequence.v,verilog,xil_defaultlib,../../../../cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/scramble_sequence_1bit_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v,
scramble_sequence_1bit_0.v,verilog,xil_defaultlib,../../../../cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/scramble_sequence_1bit_0/sim/scramble_sequence_1bit_0.v,
modulo_30_1.v,verilog,xil_defaultlib,../../../../cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/modulo_30_1/sim/modulo_30_1.v,
scramble_sequence.v,verilog,xil_defaultlib,../../../../cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v,
scramble_sequence_8bits_0.v,verilog,xil_defaultlib,../../../../cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/sim/scramble_sequence_8bits_0.v,
modulo_30_0.v,verilog,xil_defaultlib,../../../../cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/ip/modulo_30_0/sim/modulo_30_0.v,
base_sequence.v,verilog,xil_defaultlib,../../../../cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/base_seq.srcs/sources_1/new/base_sequence.v,
base_sequence_0.v,verilog,xil_defaultlib,../../../../cyclic_shift.srcs/sources_1/ip/base_sequence_0_1/sim/base_sequence_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
