<BaliSimProject version="1.3" path="core/test" stage="0" language="-1" name="coreTestbench" simType="ModelSim">
    <Source worklib="work" path="interruptLogic/source/interruptStateMachine.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="programCounter/source/programCounter.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="aluB/source/ccRegisters.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="aluB/source/aluBMux.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="aluB/source/aluAMux.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="aluB/source/alu.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="aluB/source/fullALU.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="registerFileB/source/registers.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="registerFileB/source/registerFile.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="registerSequencer/source/registerSequencer.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="dataBusController/source/dataBusController.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="addressBusController/source/addressBusController.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="busInterface/source/busInterface.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="opxMultiplexer/source/opxMultiplexer.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="loadStoreGroupDecoder/source/loadStoreGroupDecoder.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="jumpGroupDecoder/source/jumpGroupDecoder.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="generalGroupDecoder/source/generalGroupDecoder.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="aluGroupDecoder/source/aluGroupDecoder.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="instructionLatchV2/source/instructionLatch.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="masterSequencer/source/masterSequencer.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="core/source/core.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="core/test/coreTests.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="interruptLogic/source/interruptMaskRegister.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="constants.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="instructionTestSetup.sv" type="VERILOG" langstandard="System Verilog" include="none"/>
    <SimLib value="pmi_work ovi_machxo3l"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="coreTests"/>
</BaliSimProject>
