// Seed: 1297164014
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd46,
    parameter id_2 = 32'd8
) (
    output logic id_0,
    input  uwire _id_1,
    output wand  _id_2
);
  always id_0 = -1'b0;
  wire id_4;
  logic [id_1 : -1] id_5[id_2 : -1];
  module_0 modCall_1 (
      id_5,
      id_4
  );
  logic [id_2 : id_2] id_6 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
