

================================================================
== Vitis HLS Report for 'decode'
================================================================
* Date:           Wed Jan 31 18:23:10 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        LSI_decoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.223 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    14928|    14928|  0.149 ms|  0.149 ms|  14619|  14619|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+-----------+-------+-------+---------+
        |                    |         |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------+---------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_conv4_fu_86     |conv4    |      362|      362|   3.620 us|   3.620 us|    362|    362|       no|
        |grp_upsamp4_fu_93   |upsamp4  |      521|      521|   5.210 us|   5.210 us|    521|    521|       no|
        |grp_conv5_fu_99     |conv5    |      874|      874|   8.740 us|   8.740 us|    874|    874|       no|
        |grp_upsamp5_fu_105  |upsamp5  |     2057|     2057|  20.570 us|  20.570 us|   2057|   2057|       no|
        |grp_conv6_fu_111    |conv6    |     4171|     4171|  41.710 us|  41.710 us|   4171|   4171|       no|
        |grp_upsamp6_fu_117  |upsamp6  |    12561|    12561|   0.126 ms|   0.126 ms|  12561|  12561|       no|
        |grp_conv7_fu_123    |conv7    |    14618|    14618|   0.146 ms|   0.146 ms|  14618|  14618|       no|
        +--------------------+---------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv4_out = alloca i64 1" [decode.cpp:139]   --->   Operation 17 'alloca' 'conv4_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%upsamp4_out = alloca i64 1" [decode.cpp:141]   --->   Operation 18 'alloca' 'upsamp4_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv5_out = alloca i64 1" [decode.cpp:143]   --->   Operation 19 'alloca' 'conv5_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%upsamp5_out = alloca i64 1" [decode.cpp:145]   --->   Operation 20 'alloca' 'upsamp5_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv6_out = alloca i64 1" [decode.cpp:147]   --->   Operation 21 'alloca' 'conv6_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%upsamp6_out = alloca i64 1" [decode.cpp:149]   --->   Operation 22 'alloca' 'upsamp6_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln152 = call void @conv4, i40 %full_in, i40 %conv4_out" [decode.cpp:152]   --->   Operation 23 'call' 'call_ln152' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln152 = call void @conv4, i40 %full_in, i40 %conv4_out" [decode.cpp:152]   --->   Operation 24 'call' 'call_ln152' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln153 = call void @upsamp4, i40 %conv4_out, i40 %upsamp4_out" [decode.cpp:153]   --->   Operation 25 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln153 = call void @upsamp4, i40 %conv4_out, i40 %upsamp4_out" [decode.cpp:153]   --->   Operation 26 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln154 = call void @conv5, i40 %upsamp4_out, i40 %conv5_out" [decode.cpp:154]   --->   Operation 27 'call' 'call_ln154' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln154 = call void @conv5, i40 %upsamp4_out, i40 %conv5_out" [decode.cpp:154]   --->   Operation 28 'call' 'call_ln154' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln155 = call void @upsamp5, i40 %conv5_out, i40 %upsamp5_out" [decode.cpp:155]   --->   Operation 29 'call' 'call_ln155' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln155 = call void @upsamp5, i40 %conv5_out, i40 %upsamp5_out" [decode.cpp:155]   --->   Operation 30 'call' 'call_ln155' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln156 = call void @conv6, i40 %upsamp5_out, i40 %conv6_out" [decode.cpp:156]   --->   Operation 31 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln156 = call void @conv6, i40 %upsamp5_out, i40 %conv6_out" [decode.cpp:156]   --->   Operation 32 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln157 = call void @upsamp6, i40 %conv6_out, i40 %upsamp6_out" [decode.cpp:157]   --->   Operation 33 'call' 'call_ln157' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln157 = call void @upsamp6, i40 %conv6_out, i40 %upsamp6_out" [decode.cpp:157]   --->   Operation 34 'call' 'call_ln157' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln158 = call void @conv7, i40 %upsamp6_out, i40 %full_out" [decode.cpp:158]   --->   Operation 35 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln158 = call void @conv7, i40 %upsamp6_out, i40 %full_out" [decode.cpp:158]   --->   Operation 36 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 37 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln137 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [decode.cpp:137]   --->   Operation 37 'specdataflowpipeline' 'specdataflowpipeline_ln137' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 38 [1/1] (0.00ns)   --->   "%spectopmodule_ln134 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [decode.cpp:134]   --->   Operation 38 'spectopmodule' 'spectopmodule_ln134' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %full_in, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i40 %full_in"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %full_out, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i40 %full_out"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 43 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @conv4_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i40 %conv4_out, i40 %conv4_out"   --->   Operation 43 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %conv4_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 45 [1/1] (0.00ns)   --->   "%empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @upsamp4_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i40 %upsamp4_out, i40 %upsamp4_out"   --->   Operation 45 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %upsamp4_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 47 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @conv5_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i40 %conv5_out, i40 %conv5_out"   --->   Operation 47 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %conv5_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 49 [1/1] (0.00ns)   --->   "%empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @upsamp5_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i40 %upsamp5_out, i40 %upsamp5_out"   --->   Operation 49 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %upsamp5_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 51 [1/1] (0.00ns)   --->   "%empty_41 = specchannel i32 @_ssdm_op_SpecChannel, void @conv6_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i40 %conv6_out, i40 %conv6_out"   --->   Operation 51 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %conv6_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @upsamp6_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i40 %upsamp6_out, i40 %upsamp6_out"   --->   Operation 53 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %upsamp6_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln160 = ret" [decode.cpp:160]   --->   Operation 55 'ret' 'ret_ln160' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ full_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv4_out                  (alloca              ) [ 00111111111111111]
upsamp4_out                (alloca              ) [ 00111111111111111]
conv5_out                  (alloca              ) [ 00111111111111111]
upsamp5_out                (alloca              ) [ 00111111111111111]
conv6_out                  (alloca              ) [ 00111111111111111]
upsamp6_out                (alloca              ) [ 00111111111111111]
call_ln152                 (call                ) [ 00000000000000000]
call_ln153                 (call                ) [ 00000000000000000]
call_ln154                 (call                ) [ 00000000000000000]
call_ln155                 (call                ) [ 00000000000000000]
call_ln156                 (call                ) [ 00000000000000000]
call_ln157                 (call                ) [ 00000000000000000]
call_ln158                 (call                ) [ 00000000000000000]
specdataflowpipeline_ln137 (specdataflowpipeline) [ 00000000000000000]
spectopmodule_ln134        (spectopmodule       ) [ 00000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000000000000]
empty                      (specchannel         ) [ 00000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000]
empty_38                   (specchannel         ) [ 00000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000]
empty_39                   (specchannel         ) [ 00000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000]
empty_40                   (specchannel         ) [ 00000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000]
empty_41                   (specchannel         ) [ 00000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000]
empty_42                   (specchannel         ) [ 00000000000000000]
specinterface_ln0          (specinterface       ) [ 00000000000000000]
ret_ln160                  (ret                 ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="full_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="full_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upsamp4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upsamp5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upsamp6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv4_out_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="upsamp4_out_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv5_out_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="upsamp5_out_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv6_out_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="upsamp6_out_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="conv4_out_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv4_out/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="upsamp4_out_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="40" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="upsamp4_out/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="conv5_out_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="40" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv5_out/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="upsamp5_out_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="upsamp5_out/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="conv6_out_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="40" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv6_out/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="upsamp6_out_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="40" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="upsamp6_out/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_conv4_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="40" slack="0"/>
<pin id="89" dir="0" index="2" bw="40" slack="1"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln152/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_upsamp4_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="40" slack="3"/>
<pin id="96" dir="0" index="2" bw="40" slack="3"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln153/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_conv5_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="40" slack="5"/>
<pin id="102" dir="0" index="2" bw="40" slack="5"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln154/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_upsamp5_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="40" slack="7"/>
<pin id="108" dir="0" index="2" bw="40" slack="7"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln155/8 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_conv6_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="40" slack="9"/>
<pin id="114" dir="0" index="2" bw="40" slack="9"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln156/10 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_upsamp6_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="40" slack="11"/>
<pin id="120" dir="0" index="2" bw="40" slack="11"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln157/12 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_conv7_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="40" slack="13"/>
<pin id="126" dir="0" index="2" bw="40" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln158/14 "/>
</bind>
</comp>

<comp id="130" class="1005" name="conv4_out_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="40" slack="1"/>
<pin id="132" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="conv4_out "/>
</bind>
</comp>

<comp id="136" class="1005" name="upsamp4_out_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="40" slack="3"/>
<pin id="138" dir="1" index="1" bw="40" slack="3"/>
</pin_list>
<bind>
<opset="upsamp4_out "/>
</bind>
</comp>

<comp id="142" class="1005" name="conv5_out_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="40" slack="5"/>
<pin id="144" dir="1" index="1" bw="40" slack="5"/>
</pin_list>
<bind>
<opset="conv5_out "/>
</bind>
</comp>

<comp id="148" class="1005" name="upsamp5_out_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="40" slack="7"/>
<pin id="150" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opset="upsamp5_out "/>
</bind>
</comp>

<comp id="154" class="1005" name="conv6_out_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="40" slack="9"/>
<pin id="156" dir="1" index="1" bw="40" slack="9"/>
</pin_list>
<bind>
<opset="conv6_out "/>
</bind>
</comp>

<comp id="160" class="1005" name="upsamp6_out_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="40" slack="11"/>
<pin id="162" dir="1" index="1" bw="40" slack="11"/>
</pin_list>
<bind>
<opset="upsamp6_out "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="133"><net_src comp="62" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="139"><net_src comp="66" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="145"><net_src comp="70" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="151"><net_src comp="74" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="157"><net_src comp="78" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="163"><net_src comp="82" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="123" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: full_out | {14 15 }
 - Input state : 
	Port: decode : full_in | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|---------|---------|---------|
| Operation|   Functional Unit  |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------|---------|---------|---------|---------|---------|---------|
|          |   grp_conv4_fu_86  |    0    |   467   | 464.958 |  117377 |  70437  |    0    |
|          |  grp_upsamp4_fu_93 |    3    |    0    |  7.3886 |   953   |   241   |    0    |
|          |   grp_conv5_fu_99  |    0    |   498   | 480.279 |  124500 |  73932  |    0    |
|   call   | grp_upsamp5_fu_105 |    3    |    0    |  7.3886 |   984   |   245   |    0    |
|          |  grp_conv6_fu_111  |    0    |   586   | 629.795 |  193164 |  117596 |    0    |
|          | grp_upsamp6_fu_117 |    3    |    0    |  8.1044 |   2035  |   542   |    0    |
|          |  grp_conv7_fu_123  |    0    |   144   | 130.477 |  79280  |  28586  |    0    |
|----------|--------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                    |    9    |   1695  | 1728.39 |  518293 |  291579 |    0    |
|----------|--------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| conv4_out_reg_130 |   40   |
| conv5_out_reg_142 |   40   |
| conv6_out_reg_154 |   40   |
|upsamp4_out_reg_136|   40   |
|upsamp5_out_reg_148|   40   |
|upsamp6_out_reg_160|   40   |
+-------------------+--------+
|       Total       |   240  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    9   |  1695  |  1728  | 518293 | 291579 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   240  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    9   |  1695  |  1728  | 518533 | 291579 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
