#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002812830 .scope module, "splitter" "splitter" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inst"
    .port_info 1 /OUTPUT 2 "cond"
    .port_info 2 /OUTPUT 4 "opcd"
    .port_info 3 /OUTPUT 3 "dest"
    .port_info 4 /OUTPUT 3 "source"
    .port_info 5 /OUTPUT 4 "source2"
v0000000002812a20_0 .var "cond", 1 0;
v0000000002899050_0 .var "dest", 2 0;
o00000000028483a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000000028990f0_0 .net "inst", 15 0, o00000000028483a8;  0 drivers
v0000000002899190_0 .var "opcd", 3 0;
v0000000002899230_0 .var "source", 2 0;
v00000000028992d0_0 .var "source2", 3 0;
E_0000000002844330 .event edge, v00000000028990f0_0;
    .scope S_0000000002812830;
T_0 ;
    %wait E_0000000002844330;
    %load/vec4 v00000000028990f0_0;
    %parti/s 2, 14, 5;
    %store/vec4 v0000000002812a20_0, 0, 2;
    %load/vec4 v00000000028990f0_0;
    %parti/s 4, 10, 5;
    %store/vec4 v0000000002899190_0, 0, 4;
    %load/vec4 v00000000028990f0_0;
    %parti/s 3, 7, 4;
    %store/vec4 v0000000002899050_0, 0, 3;
    %load/vec4 v00000000028990f0_0;
    %parti/s 3, 4, 4;
    %store/vec4 v0000000002899230_0, 0, 3;
    %load/vec4 v00000000028990f0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v00000000028992d0_0, 0, 4;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "splitter.v";
