Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Sep  8 08:47:18 2024
| Host         : DESKTOP-IOGF5IK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ComputeModule_timing_summary_routed.rpt -pb ComputeModule_timing_summary_routed.pb -rpx ComputeModule_timing_summary_routed.rpx -warn_on_violation
| Design       : ComputeModule
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3046 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.351        0.000                      0                 5130       -0.038       -0.075                      2                 5130        7.353        0.000                       0                  3051  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_in                  {0.000 41.666}     83.333          12.000          
  clk_out_clk_wiz_0     {0.000 8.333}      16.667          60.000          
  clkfbout_clk_wiz_0    {0.000 41.666}     83.333          12.000          
sys_clk_pin             {0.000 41.660}     83.330          12.000          
  clk_out_clk_wiz_0_1   {0.000 8.333}      16.666          60.002          
  clkfbout_clk_wiz_0_1  {0.000 41.665}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out_clk_wiz_0           5.351        0.000                      0                 5130        0.215        0.000                      0                 5130        7.353        0.000                       0                  3047  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out_clk_wiz_0_1         5.367        0.000                      0                 5130        0.215        0.000                      0                 5130        7.353        0.000                       0                  3047  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_0_1  clk_out_clk_wiz_0          5.351        0.000                      0                 5130       -0.038       -0.075                      2                 5130  
clk_out_clk_wiz_0    clk_out_clk_wiz_0_1        5.351        0.000                      0                 5130       -0.038       -0.075                      2                 5130  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 0.518ns (4.927%)  route 9.996ns (95.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.996     9.735    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[58]_0
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    M9                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.161 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.742    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.435    15.268    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.501    15.769    
                         clock uncertainty           -0.253    15.516    
    SLICE_X11Y17         FDRE (Setup_fdre_C_R)       -0.429    15.087    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 0.518ns (4.927%)  route 9.996ns (95.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.996     9.735    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[58]_0
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    M9                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.161 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.742    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.435    15.268    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.501    15.769    
                         clock uncertainty           -0.253    15.516    
    SLICE_X11Y17         FDRE (Setup_fdre_C_R)       -0.429    15.087    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 0.518ns (4.927%)  route 9.996ns (95.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.996     9.735    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[58]_0
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    M9                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.161 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.742    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.435    15.268    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.501    15.769    
                         clock uncertainty           -0.253    15.516    
    SLICE_X11Y17         FDRE (Setup_fdre_C_R)       -0.429    15.087    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 0.518ns (4.927%)  route 9.996ns (95.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.996     9.735    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[58]_0
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    M9                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.161 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.742    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.435    15.268    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.501    15.769    
                         clock uncertainty           -0.253    15.516    
    SLICE_X11Y17         FDRE (Setup_fdre_C_R)       -0.429    15.087    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.808ns  (logic 0.642ns (5.940%)  route 10.166ns (94.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 15.265 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)       10.166     9.905    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X9Y18          LUT3 (Prop_lut3_I1_O)        0.124    10.029 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[20]_i_1__0/O
                         net (fo=1, routed)           0.000    10.029    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/D[20]
    SLICE_X9Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    M9                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.161 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.742    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.432    15.265    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X9Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.501    15.766    
                         clock uncertainty           -0.253    15.513    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)        0.031    15.544    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.544    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.836ns  (logic 0.670ns (6.183%)  route 10.166ns (93.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 15.265 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)       10.166     9.905    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X9Y18          LUT3 (Prop_lut3_I1_O)        0.152    10.057 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[20]_i_1__1/O
                         net (fo=1, routed)           0.000    10.057    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/D[20]
    SLICE_X9Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    M9                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.161 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.742    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.432    15.265    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X9Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.501    15.766    
                         clock uncertainty           -0.253    15.513    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)        0.075    15.588    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.588    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.673ns  (logic 0.642ns (6.015%)  route 10.031ns (93.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 15.264 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)       10.031     9.771    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X9Y19          LUT3 (Prop_lut3_I1_O)        0.124     9.895 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[26]_i_1__0/O
                         net (fo=1, routed)           0.000     9.895    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/D[26]
    SLICE_X9Y19          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    M9                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.161 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.742    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.431    15.264    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X9Y19          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism              0.501    15.765    
                         clock uncertainty           -0.253    15.512    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)        0.032    15.544    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.544    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.698ns  (logic 0.667ns (6.235%)  route 10.031ns (93.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 15.264 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)       10.031     9.771    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X9Y19          LUT3 (Prop_lut3_I1_O)        0.149     9.920 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[26]_i_1__1/O
                         net (fo=1, routed)           0.000     9.920    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/D[26]
    SLICE_X9Y19          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    M9                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.161 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.742    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.431    15.264    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X9Y19          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism              0.501    15.765    
                         clock uncertainty           -0.253    15.512    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)        0.075    15.587    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.601ns  (logic 0.642ns (6.056%)  route 9.959ns (93.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 15.265 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.959     9.699    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X13Y18         LUT3 (Prop_lut3_I1_O)        0.124     9.823 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[19]_i_1__2/O
                         net (fo=1, routed)           0.000     9.823    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/D[19]
    SLICE_X13Y18         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    M9                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.161 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.742    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.432    15.265    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X13Y18         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.501    15.766    
                         clock uncertainty           -0.253    15.513    
    SLICE_X13Y18         FDRE (Setup_fdre_C_D)        0.029    15.542    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.542    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.592ns  (logic 0.642ns (6.061%)  route 9.950ns (93.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 15.263 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.950     9.689    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X13Y21         LUT3 (Prop_lut3_I1_O)        0.124     9.813 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[31]_i_1__2/O
                         net (fo=1, routed)           0.000     9.813    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/D[31]
    SLICE_X13Y21         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    M9                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.161 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.742    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.430    15.263    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X13Y21         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism              0.501    15.764    
                         clock uncertainty           -0.253    15.511    
    SLICE_X13Y21         FDRE (Setup_fdre_C_D)        0.029    15.540    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.540    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  5.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.581    -0.509    divider_ip_instance/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y21          SRLC32E                                      r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.177 r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/Q31
                         net (fo=1, routed)           0.000    -0.177    divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32_n_1
    SLICE_X2Y21          SRL16E                                       r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.850    -0.743    divider_ip_instance/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y21          SRL16E                                       r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3/CLK
                         clock pessimism              0.234    -0.509    
    SLICE_X2Y21          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.392    divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.581    -0.509    divider_ip_instance/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y21          SRLC32E                                      r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331    -0.178 r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/Q31
                         net (fo=1, routed)           0.000    -0.178    divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32_n_1
    SLICE_X2Y21          SRLC32E                                      r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.850    -0.743    divider_ip_instance/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y21          SRLC32E                                      r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/CLK
                         clock pessimism              0.234    -0.509    
    SLICE_X2Y21          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.394    divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.079%)  route 0.200ns (48.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.584    -0.506    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X2Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[33]/Q
                         net (fo=1, routed)           0.200    -0.142    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/reg1_b_tdata[33]
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.045    -0.097 r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[33]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[33]_i_1_n_0
    SLICE_X1Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.853    -0.740    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X1Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[33]/C
                         clock pessimism              0.248    -0.492    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.091    -0.401    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[33]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.085%)  route 0.227ns (63.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.564    -0.526    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].num_stages.numerator_gen.del_numer/aclk
    SLICE_X25Y3          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.227    -0.171    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/D[6]
    SLICE_X28Y4          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.834    -0.759    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/aclk
    SLICE_X28Y4          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.269    -0.490    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.010    -0.480    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 p_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.392%)  route 0.224ns (54.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.585    -0.505    clk_out
    SLICE_X5Y16          FDRE                                         r  p_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  p_reg[28]/Q
                         net (fo=3, routed)           0.224    -0.140    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/s_axis_divisor_tdata[28]
    SLICE_X5Y20          LUT3 (Prop_lut3_I1_O)        0.045    -0.095 r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[28]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.849    -0.744    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X5Y20          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[28]/C
                         clock pessimism              0.249    -0.495    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.091    -0.404    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[28]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.279ns (65.447%)  route 0.147ns (34.553%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.559    -0.531    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X10Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.147    -0.219    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[55][0]
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.045    -0.174 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    -0.174    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.104 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=2, routed)           0.000    -0.104    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[1]_1[0]
    SLICE_X11Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.827    -0.766    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X11Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.248    -0.518    
    SLICE_X11Y14         FDRE (Hold_fdre_C_D)         0.102    -0.416    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.686%)  route 0.212ns (62.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.583    -0.507    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X5Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[36]/Q
                         net (fo=1, routed)           0.212    -0.167    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/D[36]
    SLICE_X7Y21          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.848    -0.745    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/aclk
    SLICE_X7Y21          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[36]/C
                         clock pessimism              0.249    -0.496    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.016    -0.480    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[36]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.449%)  route 0.201ns (57.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.564    -0.526    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X14Y0          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDRE (Prop_fdre_C_Q)         0.148    -0.378 r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_tdata_reg[6]/Q
                         net (fo=1, routed)           0.201    -0.177    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[63]_0[6]
    SLICE_X15Y1          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.833    -0.760    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X15Y1          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.250    -0.510    
    SLICE_X15Y1          FDRE (Hold_fdre_C_D)         0.019    -0.491    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.449%)  route 0.201ns (57.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.565    -0.525    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].num_stages.numerator_gen.del_numer/aclk
    SLICE_X30Y5          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.148    -0.377 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.201    -0.176    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/D[2]
    SLICE_X31Y6          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.835    -0.758    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/aclk
    SLICE_X31Y6          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X31Y6          FDRE (Hold_fdre_C_D)         0.019    -0.490    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.324%)  route 0.237ns (62.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.563    -0.527    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X11Y6          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.237    -0.149    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[55]_0[6]
    SLICE_X10Y13         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.827    -0.766    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X10Y13         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.250    -0.516    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.053    -0.463    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y0    your_instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X10Y5      A_squared_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X10Y7      A_squared_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X10Y7      A_squared_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X9Y9       A_squared_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X9Y9       A_squared_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X9Y9       A_squared_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X9Y9       A_squared_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X8Y9       A_squared_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X10Y5      A_squared_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X10Y7      A_squared_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X10Y7      A_squared_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X9Y9       A_squared_reg[12]/C
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X17Y1      divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X17Y1      divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X18Y1      divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X18Y1      divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 0.518ns (4.927%)  route 9.996ns (95.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.996     9.735    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[58]_0
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    M9                                                0.000    16.666 r  clk_in (IN)
                         net (fo=0)                   0.000    16.666    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.160 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.741    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.832 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.435    15.268    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.501    15.768    
                         clock uncertainty           -0.237    15.531    
    SLICE_X11Y17         FDRE (Setup_fdre_C_R)       -0.429    15.102    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 0.518ns (4.927%)  route 9.996ns (95.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.996     9.735    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[58]_0
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    M9                                                0.000    16.666 r  clk_in (IN)
                         net (fo=0)                   0.000    16.666    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.160 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.741    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.832 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.435    15.268    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.501    15.768    
                         clock uncertainty           -0.237    15.531    
    SLICE_X11Y17         FDRE (Setup_fdre_C_R)       -0.429    15.102    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 0.518ns (4.927%)  route 9.996ns (95.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.996     9.735    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[58]_0
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    M9                                                0.000    16.666 r  clk_in (IN)
                         net (fo=0)                   0.000    16.666    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.160 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.741    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.832 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.435    15.268    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.501    15.768    
                         clock uncertainty           -0.237    15.531    
    SLICE_X11Y17         FDRE (Setup_fdre_C_R)       -0.429    15.102    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 0.518ns (4.927%)  route 9.996ns (95.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.996     9.735    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[58]_0
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    M9                                                0.000    16.666 r  clk_in (IN)
                         net (fo=0)                   0.000    16.666    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.160 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.741    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.832 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.435    15.268    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.501    15.768    
                         clock uncertainty           -0.237    15.531    
    SLICE_X11Y17         FDRE (Setup_fdre_C_R)       -0.429    15.102    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.808ns  (logic 0.642ns (5.940%)  route 10.166ns (94.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 15.265 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)       10.166     9.905    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X9Y18          LUT3 (Prop_lut3_I1_O)        0.124    10.029 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[20]_i_1__0/O
                         net (fo=1, routed)           0.000    10.029    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/D[20]
    SLICE_X9Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    M9                                                0.000    16.666 r  clk_in (IN)
                         net (fo=0)                   0.000    16.666    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.160 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.741    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.832 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.432    15.265    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X9Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.501    15.765    
                         clock uncertainty           -0.237    15.528    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)        0.031    15.559    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.559    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.836ns  (logic 0.670ns (6.183%)  route 10.166ns (93.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 15.265 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)       10.166     9.905    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X9Y18          LUT3 (Prop_lut3_I1_O)        0.152    10.057 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[20]_i_1__1/O
                         net (fo=1, routed)           0.000    10.057    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/D[20]
    SLICE_X9Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    M9                                                0.000    16.666 r  clk_in (IN)
                         net (fo=0)                   0.000    16.666    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.160 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.741    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.832 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.432    15.265    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X9Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.501    15.765    
                         clock uncertainty           -0.237    15.528    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)        0.075    15.603    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.603    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.673ns  (logic 0.642ns (6.015%)  route 10.031ns (93.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 15.264 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)       10.031     9.771    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X9Y19          LUT3 (Prop_lut3_I1_O)        0.124     9.895 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[26]_i_1__0/O
                         net (fo=1, routed)           0.000     9.895    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/D[26]
    SLICE_X9Y19          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    M9                                                0.000    16.666 r  clk_in (IN)
                         net (fo=0)                   0.000    16.666    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.160 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.741    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.832 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.431    15.264    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X9Y19          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism              0.501    15.764    
                         clock uncertainty           -0.237    15.527    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)        0.032    15.559    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.559    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.698ns  (logic 0.667ns (6.235%)  route 10.031ns (93.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 15.264 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)       10.031     9.771    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X9Y19          LUT3 (Prop_lut3_I1_O)        0.149     9.920 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[26]_i_1__1/O
                         net (fo=1, routed)           0.000     9.920    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/D[26]
    SLICE_X9Y19          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    M9                                                0.000    16.666 r  clk_in (IN)
                         net (fo=0)                   0.000    16.666    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.160 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.741    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.832 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.431    15.264    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X9Y19          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism              0.501    15.764    
                         clock uncertainty           -0.237    15.527    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)        0.075    15.602    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.602    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.601ns  (logic 0.642ns (6.056%)  route 9.959ns (93.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 15.265 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.959     9.699    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X13Y18         LUT3 (Prop_lut3_I1_O)        0.124     9.823 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[19]_i_1__2/O
                         net (fo=1, routed)           0.000     9.823    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/D[19]
    SLICE_X13Y18         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    M9                                                0.000    16.666 r  clk_in (IN)
                         net (fo=0)                   0.000    16.666    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.160 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.741    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.832 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.432    15.265    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X13Y18         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.501    15.765    
                         clock uncertainty           -0.237    15.528    
    SLICE_X13Y18         FDRE (Setup_fdre_C_D)        0.029    15.557    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.592ns  (logic 0.642ns (6.061%)  route 9.950ns (93.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 15.263 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.950     9.689    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X13Y21         LUT3 (Prop_lut3_I1_O)        0.124     9.813 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[31]_i_1__2/O
                         net (fo=1, routed)           0.000     9.813    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/D[31]
    SLICE_X13Y21         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    M9                                                0.000    16.666 r  clk_in (IN)
                         net (fo=0)                   0.000    16.666    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.160 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.741    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.832 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.430    15.263    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X13Y21         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism              0.501    15.763    
                         clock uncertainty           -0.237    15.526    
    SLICE_X13Y21         FDRE (Setup_fdre_C_D)        0.029    15.555    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.555    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  5.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.581    -0.509    divider_ip_instance/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y21          SRLC32E                                      r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.177 r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/Q31
                         net (fo=1, routed)           0.000    -0.177    divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32_n_1
    SLICE_X2Y21          SRL16E                                       r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.850    -0.743    divider_ip_instance/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y21          SRL16E                                       r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3/CLK
                         clock pessimism              0.234    -0.509    
    SLICE_X2Y21          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.392    divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.581    -0.509    divider_ip_instance/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y21          SRLC32E                                      r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331    -0.178 r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/Q31
                         net (fo=1, routed)           0.000    -0.178    divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32_n_1
    SLICE_X2Y21          SRLC32E                                      r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.850    -0.743    divider_ip_instance/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y21          SRLC32E                                      r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/CLK
                         clock pessimism              0.234    -0.509    
    SLICE_X2Y21          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.394    divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.079%)  route 0.200ns (48.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.584    -0.506    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X2Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[33]/Q
                         net (fo=1, routed)           0.200    -0.142    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/reg1_b_tdata[33]
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.045    -0.097 r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[33]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[33]_i_1_n_0
    SLICE_X1Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.853    -0.740    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X1Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[33]/C
                         clock pessimism              0.248    -0.492    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.091    -0.401    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[33]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.085%)  route 0.227ns (63.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.564    -0.526    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].num_stages.numerator_gen.del_numer/aclk
    SLICE_X25Y3          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.227    -0.171    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/D[6]
    SLICE_X28Y4          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.834    -0.759    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/aclk
    SLICE_X28Y4          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.269    -0.490    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.010    -0.480    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 p_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.392%)  route 0.224ns (54.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.585    -0.505    clk_out
    SLICE_X5Y16          FDRE                                         r  p_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  p_reg[28]/Q
                         net (fo=3, routed)           0.224    -0.140    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/s_axis_divisor_tdata[28]
    SLICE_X5Y20          LUT3 (Prop_lut3_I1_O)        0.045    -0.095 r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[28]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.849    -0.744    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X5Y20          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[28]/C
                         clock pessimism              0.249    -0.495    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.091    -0.404    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[28]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.279ns (65.447%)  route 0.147ns (34.553%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.559    -0.531    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X10Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.147    -0.219    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[55][0]
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.045    -0.174 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    -0.174    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.104 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=2, routed)           0.000    -0.104    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[1]_1[0]
    SLICE_X11Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.827    -0.766    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X11Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.248    -0.518    
    SLICE_X11Y14         FDRE (Hold_fdre_C_D)         0.102    -0.416    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.686%)  route 0.212ns (62.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.583    -0.507    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X5Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[36]/Q
                         net (fo=1, routed)           0.212    -0.167    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/D[36]
    SLICE_X7Y21          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.848    -0.745    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/aclk
    SLICE_X7Y21          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[36]/C
                         clock pessimism              0.249    -0.496    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.016    -0.480    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[36]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.449%)  route 0.201ns (57.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.564    -0.526    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X14Y0          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDRE (Prop_fdre_C_Q)         0.148    -0.378 r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_tdata_reg[6]/Q
                         net (fo=1, routed)           0.201    -0.177    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[63]_0[6]
    SLICE_X15Y1          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.833    -0.760    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X15Y1          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.250    -0.510    
    SLICE_X15Y1          FDRE (Hold_fdre_C_D)         0.019    -0.491    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.449%)  route 0.201ns (57.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.565    -0.525    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].num_stages.numerator_gen.del_numer/aclk
    SLICE_X30Y5          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.148    -0.377 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.201    -0.176    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/D[2]
    SLICE_X31Y6          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.835    -0.758    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/aclk
    SLICE_X31Y6          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X31Y6          FDRE (Hold_fdre_C_D)         0.019    -0.490    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.324%)  route 0.237ns (62.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.563    -0.527    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X11Y6          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.237    -0.149    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[55]_0[6]
    SLICE_X10Y13         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.827    -0.766    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X10Y13         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.250    -0.516    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.053    -0.463    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.666
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.666      14.511     BUFGCTRL_X0Y0    your_instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.666      15.417     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X10Y5      A_squared_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X10Y7      A_squared_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X10Y7      A_squared_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X9Y9       A_squared_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X9Y9       A_squared_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X9Y9       A_squared_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X9Y9       A_squared_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X8Y9       A_squared_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.666      196.694    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X10Y5      A_squared_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X10Y7      A_squared_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X10Y7      A_squared_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X9Y9       A_squared_reg[12]/C
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X2Y21      divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X17Y1      divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X17Y1      divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X18Y1      divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X18Y1      divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.351ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.038ns,  Total Violation       -0.075ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 0.518ns (4.927%)  route 9.996ns (95.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.996     9.735    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[58]_0
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    M9                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.161 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.742    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.435    15.268    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.501    15.769    
                         clock uncertainty           -0.253    15.516    
    SLICE_X11Y17         FDRE (Setup_fdre_C_R)       -0.429    15.087    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 0.518ns (4.927%)  route 9.996ns (95.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.996     9.735    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[58]_0
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    M9                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.161 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.742    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.435    15.268    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.501    15.769    
                         clock uncertainty           -0.253    15.516    
    SLICE_X11Y17         FDRE (Setup_fdre_C_R)       -0.429    15.087    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 0.518ns (4.927%)  route 9.996ns (95.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.996     9.735    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[58]_0
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    M9                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.161 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.742    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.435    15.268    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.501    15.769    
                         clock uncertainty           -0.253    15.516    
    SLICE_X11Y17         FDRE (Setup_fdre_C_R)       -0.429    15.087    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 0.518ns (4.927%)  route 9.996ns (95.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.996     9.735    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[58]_0
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    M9                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.161 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.742    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.435    15.268    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.501    15.769    
                         clock uncertainty           -0.253    15.516    
    SLICE_X11Y17         FDRE (Setup_fdre_C_R)       -0.429    15.087    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.808ns  (logic 0.642ns (5.940%)  route 10.166ns (94.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 15.265 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)       10.166     9.905    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X9Y18          LUT3 (Prop_lut3_I1_O)        0.124    10.029 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[20]_i_1__0/O
                         net (fo=1, routed)           0.000    10.029    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/D[20]
    SLICE_X9Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    M9                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.161 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.742    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.432    15.265    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X9Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.501    15.766    
                         clock uncertainty           -0.253    15.513    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)        0.031    15.544    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.544    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.836ns  (logic 0.670ns (6.183%)  route 10.166ns (93.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 15.265 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)       10.166     9.905    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X9Y18          LUT3 (Prop_lut3_I1_O)        0.152    10.057 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[20]_i_1__1/O
                         net (fo=1, routed)           0.000    10.057    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/D[20]
    SLICE_X9Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    M9                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.161 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.742    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.432    15.265    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X9Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.501    15.766    
                         clock uncertainty           -0.253    15.513    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)        0.075    15.588    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.588    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.673ns  (logic 0.642ns (6.015%)  route 10.031ns (93.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 15.264 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)       10.031     9.771    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X9Y19          LUT3 (Prop_lut3_I1_O)        0.124     9.895 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[26]_i_1__0/O
                         net (fo=1, routed)           0.000     9.895    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/D[26]
    SLICE_X9Y19          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    M9                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.161 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.742    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.431    15.264    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X9Y19          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism              0.501    15.765    
                         clock uncertainty           -0.253    15.512    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)        0.032    15.544    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.544    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.698ns  (logic 0.667ns (6.235%)  route 10.031ns (93.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 15.264 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)       10.031     9.771    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X9Y19          LUT3 (Prop_lut3_I1_O)        0.149     9.920 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[26]_i_1__1/O
                         net (fo=1, routed)           0.000     9.920    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/D[26]
    SLICE_X9Y19          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    M9                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.161 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.742    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.431    15.264    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X9Y19          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism              0.501    15.765    
                         clock uncertainty           -0.253    15.512    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)        0.075    15.587    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.601ns  (logic 0.642ns (6.056%)  route 9.959ns (93.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 15.265 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.959     9.699    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X13Y18         LUT3 (Prop_lut3_I1_O)        0.124     9.823 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[19]_i_1__2/O
                         net (fo=1, routed)           0.000     9.823    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/D[19]
    SLICE_X13Y18         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    M9                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.161 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.742    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.432    15.265    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X13Y18         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.501    15.766    
                         clock uncertainty           -0.253    15.513    
    SLICE_X13Y18         FDRE (Setup_fdre_C_D)        0.029    15.542    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.542    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_clk_wiz_0 rise@16.667ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.592ns  (logic 0.642ns (6.061%)  route 9.950ns (93.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 15.263 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.950     9.689    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X13Y21         LUT3 (Prop_lut3_I1_O)        0.124     9.813 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[31]_i_1__2/O
                         net (fo=1, routed)           0.000     9.813    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/D[31]
    SLICE_X13Y21         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    M9                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.161 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.742    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.833 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.430    15.263    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X13Y21         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism              0.501    15.764    
                         clock uncertainty           -0.253    15.511    
    SLICE_X13Y21         FDRE (Setup_fdre_C_D)        0.029    15.540    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.540    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  5.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.038ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.581    -0.509    divider_ip_instance/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y21          SRLC32E                                      r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.177 r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/Q31
                         net (fo=1, routed)           0.000    -0.177    divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32_n_1
    SLICE_X2Y21          SRL16E                                       r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.850    -0.743    divider_ip_instance/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y21          SRL16E                                       r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3/CLK
                         clock pessimism              0.234    -0.509    
                         clock uncertainty            0.253    -0.256    
    SLICE_X2Y21          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.139    divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (VIOLATED) :        -0.037ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.581    -0.509    divider_ip_instance/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y21          SRLC32E                                      r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331    -0.178 r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/Q31
                         net (fo=1, routed)           0.000    -0.178    divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32_n_1
    SLICE_X2Y21          SRLC32E                                      r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.850    -0.743    divider_ip_instance/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y21          SRLC32E                                      r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/CLK
                         clock pessimism              0.234    -0.509    
                         clock uncertainty            0.253    -0.256    
    SLICE_X2Y21          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.141    divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.079%)  route 0.200ns (48.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.584    -0.506    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X2Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[33]/Q
                         net (fo=1, routed)           0.200    -0.142    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/reg1_b_tdata[33]
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.045    -0.097 r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[33]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[33]_i_1_n_0
    SLICE_X1Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.853    -0.740    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X1Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[33]/C
                         clock pessimism              0.248    -0.492    
                         clock uncertainty            0.253    -0.239    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.091    -0.148    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[33]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.085%)  route 0.227ns (63.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.564    -0.526    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].num_stages.numerator_gen.del_numer/aclk
    SLICE_X25Y3          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.227    -0.171    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/D[6]
    SLICE_X28Y4          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.834    -0.759    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/aclk
    SLICE_X28Y4          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.269    -0.490    
                         clock uncertainty            0.253    -0.237    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.010    -0.227    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 p_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.392%)  route 0.224ns (54.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.585    -0.505    clk_out
    SLICE_X5Y16          FDRE                                         r  p_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  p_reg[28]/Q
                         net (fo=3, routed)           0.224    -0.140    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/s_axis_divisor_tdata[28]
    SLICE_X5Y20          LUT3 (Prop_lut3_I1_O)        0.045    -0.095 r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[28]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.849    -0.744    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X5Y20          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[28]/C
                         clock pessimism              0.249    -0.495    
                         clock uncertainty            0.253    -0.242    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.091    -0.151    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[28]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.279ns (65.447%)  route 0.147ns (34.553%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.559    -0.531    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X10Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.147    -0.219    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[55][0]
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.045    -0.174 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    -0.174    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.104 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=2, routed)           0.000    -0.104    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[1]_1[0]
    SLICE_X11Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.827    -0.766    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X11Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.248    -0.518    
                         clock uncertainty            0.253    -0.265    
    SLICE_X11Y14         FDRE (Hold_fdre_C_D)         0.102    -0.163    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.686%)  route 0.212ns (62.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.583    -0.507    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X5Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[36]/Q
                         net (fo=1, routed)           0.212    -0.167    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/D[36]
    SLICE_X7Y21          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.848    -0.745    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/aclk
    SLICE_X7Y21          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[36]/C
                         clock pessimism              0.249    -0.496    
                         clock uncertainty            0.253    -0.243    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.016    -0.227    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[36]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.449%)  route 0.201ns (57.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.564    -0.526    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X14Y0          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDRE (Prop_fdre_C_Q)         0.148    -0.378 r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_tdata_reg[6]/Q
                         net (fo=1, routed)           0.201    -0.177    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[63]_0[6]
    SLICE_X15Y1          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.833    -0.760    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X15Y1          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.250    -0.510    
                         clock uncertainty            0.253    -0.257    
    SLICE_X15Y1          FDRE (Hold_fdre_C_D)         0.019    -0.238    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.449%)  route 0.201ns (57.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.565    -0.525    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].num_stages.numerator_gen.del_numer/aclk
    SLICE_X30Y5          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.148    -0.377 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.201    -0.176    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/D[2]
    SLICE_X31Y6          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.835    -0.758    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/aclk
    SLICE_X31Y6          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.253    -0.256    
    SLICE_X31Y6          FDRE (Hold_fdre_C_D)         0.019    -0.237    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.324%)  route 0.237ns (62.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.563    -0.527    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X11Y6          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.237    -0.149    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[55]_0[6]
    SLICE_X10Y13         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.827    -0.766    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X10Y13         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.250    -0.516    
                         clock uncertainty            0.253    -0.263    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.053    -0.210    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.351ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.038ns,  Total Violation       -0.075ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 0.518ns (4.927%)  route 9.996ns (95.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.996     9.735    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[58]_0
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    M9                                                0.000    16.666 r  clk_in (IN)
                         net (fo=0)                   0.000    16.666    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.160 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.741    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.832 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.435    15.268    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.501    15.768    
                         clock uncertainty           -0.253    15.515    
    SLICE_X11Y17         FDRE (Setup_fdre_C_R)       -0.429    15.086    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 0.518ns (4.927%)  route 9.996ns (95.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.996     9.735    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[58]_0
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    M9                                                0.000    16.666 r  clk_in (IN)
                         net (fo=0)                   0.000    16.666    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.160 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.741    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.832 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.435    15.268    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.501    15.768    
                         clock uncertainty           -0.253    15.515    
    SLICE_X11Y17         FDRE (Setup_fdre_C_R)       -0.429    15.086    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 0.518ns (4.927%)  route 9.996ns (95.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.996     9.735    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[58]_0
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    M9                                                0.000    16.666 r  clk_in (IN)
                         net (fo=0)                   0.000    16.666    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.160 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.741    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.832 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.435    15.268    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.501    15.768    
                         clock uncertainty           -0.253    15.515    
    SLICE_X11Y17         FDRE (Setup_fdre_C_R)       -0.429    15.086    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 0.518ns (4.927%)  route 9.996ns (95.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.996     9.735    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[58]_0
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    M9                                                0.000    16.666 r  clk_in (IN)
                         net (fo=0)                   0.000    16.666    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.160 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.741    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.832 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.435    15.268    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X11Y17         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.501    15.768    
                         clock uncertainty           -0.253    15.515    
    SLICE_X11Y17         FDRE (Setup_fdre_C_R)       -0.429    15.086    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.808ns  (logic 0.642ns (5.940%)  route 10.166ns (94.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 15.265 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)       10.166     9.905    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X9Y18          LUT3 (Prop_lut3_I1_O)        0.124    10.029 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[20]_i_1__0/O
                         net (fo=1, routed)           0.000    10.029    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/D[20]
    SLICE_X9Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    M9                                                0.000    16.666 r  clk_in (IN)
                         net (fo=0)                   0.000    16.666    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.160 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.741    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.832 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.432    15.265    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X9Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.501    15.765    
                         clock uncertainty           -0.253    15.512    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)        0.031    15.543    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.543    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.836ns  (logic 0.670ns (6.183%)  route 10.166ns (93.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 15.265 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)       10.166     9.905    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X9Y18          LUT3 (Prop_lut3_I1_O)        0.152    10.057 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[20]_i_1__1/O
                         net (fo=1, routed)           0.000    10.057    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/D[20]
    SLICE_X9Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    M9                                                0.000    16.666 r  clk_in (IN)
                         net (fo=0)                   0.000    16.666    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.160 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.741    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.832 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.432    15.265    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X9Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.501    15.765    
                         clock uncertainty           -0.253    15.512    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)        0.075    15.587    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.673ns  (logic 0.642ns (6.015%)  route 10.031ns (93.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 15.264 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)       10.031     9.771    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X9Y19          LUT3 (Prop_lut3_I1_O)        0.124     9.895 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[26]_i_1__0/O
                         net (fo=1, routed)           0.000     9.895    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/D[26]
    SLICE_X9Y19          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    M9                                                0.000    16.666 r  clk_in (IN)
                         net (fo=0)                   0.000    16.666    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.160 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.741    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.832 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.431    15.264    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X9Y19          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism              0.501    15.764    
                         clock uncertainty           -0.253    15.511    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)        0.032    15.543    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.543    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.698ns  (logic 0.667ns (6.235%)  route 10.031ns (93.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 15.264 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)       10.031     9.771    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X9Y19          LUT3 (Prop_lut3_I1_O)        0.149     9.920 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[26]_i_1__1/O
                         net (fo=1, routed)           0.000     9.920    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/D[26]
    SLICE_X9Y19          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    M9                                                0.000    16.666 r  clk_in (IN)
                         net (fo=0)                   0.000    16.666    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.160 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.741    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.832 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.431    15.264    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X9Y19          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism              0.501    15.764    
                         clock uncertainty           -0.253    15.511    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)        0.075    15.586    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.586    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.601ns  (logic 0.642ns (6.056%)  route 9.959ns (93.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 15.265 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.959     9.699    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X13Y18         LUT3 (Prop_lut3_I1_O)        0.124     9.823 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[19]_i_1__2/O
                         net (fo=1, routed)           0.000     9.823    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/D[19]
    SLICE_X13Y18         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    M9                                                0.000    16.666 r  clk_in (IN)
                         net (fo=0)                   0.000    16.666    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.160 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.741    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.832 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.432    15.265    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X13Y18         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.501    15.765    
                         clock uncertainty           -0.253    15.512    
    SLICE_X13Y18         FDRE (Setup_fdre_C_D)        0.029    15.541    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.541    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.666ns  (clk_out_clk_wiz_0_1 rise@16.666ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.592ns  (logic 0.642ns (6.061%)  route 9.950ns (93.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 15.263 - 16.666 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.562    -0.779    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclk
    SLICE_X28Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1960, routed)        9.950     9.689    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/ce_sig_int_1
    SLICE_X13Y21         LUT3 (Prop_lut3_I1_O)        0.124     9.813 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[31]_i_1__2/O
                         net (fo=1, routed)           0.000     9.813    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/D[31]
    SLICE_X13Y21         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     16.666    16.666 r  
    M9                                                0.000    16.666 r  clk_in (IN)
                         net (fo=0)                   0.000    16.666    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         1.395    18.061 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.223    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    12.160 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.741    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.832 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        1.430    15.263    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X13Y21         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism              0.501    15.763    
                         clock uncertainty           -0.253    15.510    
    SLICE_X13Y21         FDRE (Setup_fdre_C_D)        0.029    15.539    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.539    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  5.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.038ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.581    -0.509    divider_ip_instance/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y21          SRLC32E                                      r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.177 r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/Q31
                         net (fo=1, routed)           0.000    -0.177    divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32_n_1
    SLICE_X2Y21          SRL16E                                       r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.850    -0.743    divider_ip_instance/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y21          SRL16E                                       r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3/CLK
                         clock pessimism              0.234    -0.509    
                         clock uncertainty            0.253    -0.256    
    SLICE_X2Y21          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.139    divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[68].pipe_reg[68][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (VIOLATED) :        -0.037ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.581    -0.509    divider_ip_instance/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y21          SRLC32E                                      r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331    -0.178 r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/Q31
                         net (fo=1, routed)           0.000    -0.178    divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32_n_1
    SLICE_X2Y21          SRLC32E                                      r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.850    -0.743    divider_ip_instance/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y21          SRLC32E                                      r  divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32/CLK
                         clock pessimism              0.234    -0.509    
                         clock uncertainty            0.253    -0.256    
    SLICE_X2Y21          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.141    divider_ip_instance/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[65].pipe_reg[65][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.079%)  route 0.200ns (48.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.584    -0.506    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X2Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[33]/Q
                         net (fo=1, routed)           0.200    -0.142    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/reg1_b_tdata[33]
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.045    -0.097 r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[33]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[33]_i_1_n_0
    SLICE_X1Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.853    -0.740    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X1Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[33]/C
                         clock pessimism              0.248    -0.492    
                         clock uncertainty            0.253    -0.239    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.091    -0.148    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[33]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.085%)  route 0.227ns (63.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.564    -0.526    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].num_stages.numerator_gen.del_numer/aclk
    SLICE_X25Y3          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.227    -0.171    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/D[6]
    SLICE_X28Y4          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.834    -0.759    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/aclk
    SLICE_X28Y4          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.269    -0.490    
                         clock uncertainty            0.253    -0.237    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.010    -0.227    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 p_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.392%)  route 0.224ns (54.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.585    -0.505    clk_out
    SLICE_X5Y16          FDRE                                         r  p_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  p_reg[28]/Q
                         net (fo=3, routed)           0.224    -0.140    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/s_axis_divisor_tdata[28]
    SLICE_X5Y20          LUT3 (Prop_lut3_I1_O)        0.045    -0.095 r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[28]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.849    -0.744    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X5Y20          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[28]/C
                         clock pessimism              0.249    -0.495    
                         clock uncertainty            0.253    -0.242    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.091    -0.151    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[28]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.279ns (65.447%)  route 0.147ns (34.553%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.559    -0.531    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X10Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.147    -0.219    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[55][0]
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.045    -0.174 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    -0.174    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.104 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=2, routed)           0.000    -0.104    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[1]_1[0]
    SLICE_X11Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.827    -0.766    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X11Y14         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.248    -0.518    
                         clock uncertainty            0.253    -0.265    
    SLICE_X11Y14         FDRE (Hold_fdre_C_D)         0.102    -0.163    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.686%)  route 0.212ns (62.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.583    -0.507    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X5Y18          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[36]/Q
                         net (fo=1, routed)           0.212    -0.167    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/D[36]
    SLICE_X7Y21          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.848    -0.745    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/aclk
    SLICE_X7Y21          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[36]/C
                         clock pessimism              0.249    -0.496    
                         clock uncertainty            0.253    -0.243    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.016    -0.227    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[36]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.449%)  route 0.201ns (57.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.564    -0.526    divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X14Y0          FDRE                                         r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDRE (Prop_fdre_C_Q)         0.148    -0.378 r  divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_tdata_reg[6]/Q
                         net (fo=1, routed)           0.201    -0.177    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[63]_0[6]
    SLICE_X15Y1          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.833    -0.760    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X15Y1          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.250    -0.510    
                         clock uncertainty            0.253    -0.257    
    SLICE_X15Y1          FDRE (Hold_fdre_C_D)         0.019    -0.238    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.449%)  route 0.201ns (57.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.565    -0.525    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].num_stages.numerator_gen.del_numer/aclk
    SLICE_X30Y5          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.148    -0.377 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.201    -0.176    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/D[2]
    SLICE_X31Y6          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.835    -0.758    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/aclk
    SLICE_X31Y6          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.253    -0.256    
    SLICE_X31Y6          FDRE (Hold_fdre_C_D)         0.019    -0.237    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.324%)  route 0.237ns (62.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.563    -0.527    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X11Y6          FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.237    -0.149    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[55]_0[6]
    SLICE_X10Y13         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    your_instance_name/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    your_instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=3046, routed)        0.827    -0.766    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X10Y13         FDRE                                         r  divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.250    -0.516    
                         clock uncertainty            0.253    -0.263    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.053    -0.210    divider_ip_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.061    





