// Seed: 359069553
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input wire id_2,
    input tri0 id_3,
    input wor id_4,
    input wand id_5,
    input tri0 id_6,
    input tri1 id_7,
    input uwire id_8,
    output wire id_9,
    input wand id_10,
    input tri0 id_11
    , id_19,
    input tri id_12,
    input uwire id_13,
    output tri0 id_14,
    input wor id_15
    , id_20,
    input supply1 module_0,
    output tri1 id_17
);
  tri0 id_21 = -1;
  assign id_21 = id_4 || id_0 ? 1'h0 : 1'b0 == id_11;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  tri0  id_3,
    output uwire id_4
);
  logic id_6, id_7;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_0,
      id_3,
      id_1,
      id_1,
      id_2,
      id_3,
      id_4,
      id_0,
      id_0,
      id_3,
      id_3,
      id_4,
      id_2,
      id_0,
      id_4
  );
endmodule
