static int inline F_1 ( void )\r\n{\r\nreturn F_2 () || ( V_1 & V_2 ) ;\r\n}\r\nstatic void T_1 F_3 ( void )\r\n{\r\nF_4 ( 18432000 ) ;\r\n}\r\nstatic void T_1 F_5 ( void )\r\n{\r\nif ( F_1 () )\r\nV_3 . V_4 = V_5 ;\r\nF_6 ( & V_3 ) ;\r\n}\r\nstatic void T_1 F_7 ( void )\r\n{\r\nV_6 . V_7 = F_8 () ;\r\nif ( V_6 . V_7 )\r\nV_8 . V_9 |= V_10 ;\r\nelse\r\nV_8 . V_9 |= V_11 ;\r\nF_9 ( 0 , 3 , & V_8 ) ;\r\nF_10 ( & V_6 ) ;\r\n}\r\nstatic void T_1 F_11 ( void )\r\n{\r\nif ( F_1 () ) {\r\nV_12 . V_13 [ 0 ] . V_14 = 4 ;\r\nV_12 . V_13 [ 0 ] . V_15 = V_16 ;\r\nV_12 . V_13 [ 0 ] . V_17 = - 1 ;\r\n}\r\nF_12 ( 0 , & V_12 ) ;\r\n}\r\nstatic void T_1 F_13 ( void )\r\n{\r\nif ( F_1 () ) {\r\nV_18 [ 0 ] . V_19 = V_20 ;\r\nV_18 [ 1 ] . V_19 = V_21 ;\r\n}\r\nF_14 ( V_18 , F_15 ( V_18 ) ) ;\r\n}\r\nstatic void T_1 F_16 ( void )\r\n{\r\nF_17 ( V_22 , 1 ) ;\r\nF_18 ( V_22 , 1 ) ;\r\nF_17 ( V_23 , 1 ) ;\r\nF_18 ( V_23 , 1 ) ;\r\nF_19 ( & V_24 ) ;\r\n}\r\nstatic void T_1 F_16 ( void ) {}\r\nstatic void T_1 F_20 ( void )\r\n{\r\nF_19 ( & V_25 ) ;\r\n}\r\nstatic void T_1 F_20 ( void ) {}\r\nstatic void T_1 F_21 ( void )\r\n{\r\nF_19 ( & V_26 ) ;\r\n}\r\nstatic void T_1 F_22 ( void )\r\n{\r\nF_23 ( 0 , 0 , 0 ) ;\r\nF_23 ( V_27 , 1 , V_28 | V_29\r\n| V_30 | V_31 | V_32\r\n| V_33 ) ;\r\nF_23 ( V_34 , 2 , V_28 | V_29 ) ;\r\nF_24 () ;\r\nF_25 ( & V_35 ) ;\r\nF_26 ( & V_36 ) ;\r\nF_27 ( V_37 , F_15 ( V_37 ) ) ;\r\nF_7 () ;\r\nF_5 () ;\r\nF_20 () ;\r\nF_11 () ;\r\nF_28 ( V_38 , F_15 ( V_38 ) ) ;\r\nF_13 () ;\r\nF_16 () ;\r\nF_29 ( & V_39 ) ;\r\nF_30 ( V_40 , 0 ) ;\r\nF_31 ( V_41 , V_42 ) ;\r\nF_21 () ;\r\n}
