===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.5921 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3402 ( 17.6%)    0.3402 ( 21.4%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2925 ( 15.1%)    0.2925 ( 18.4%)    Parse modules
    0.0437 (  2.3%)    0.0437 (  2.7%)    Verify circuit
    1.4462 ( 74.6%)    1.1001 ( 69.1%)  'firrtl.circuit' Pipeline
    0.0451 (  2.3%)    0.0451 (  2.8%)    LowerFIRRTLAnnotations
    0.2532 ( 13.1%)    0.1360 (  8.5%)    'firrtl.module' Pipeline
    0.0975 (  5.0%)    0.0553 (  3.5%)      DropName
    0.1556 (  8.0%)    0.0807 (  5.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0104 (  0.5%)    0.0057 (  0.4%)    'firrtl.module' Pipeline
    0.0103 (  0.5%)    0.0057 (  0.4%)      LowerCHIRRTLPass
    0.0231 (  1.2%)    0.0231 (  1.5%)    InferWidths
    0.0421 (  2.2%)    0.0421 (  2.6%)    MemToRegOfVec
    0.0757 (  3.9%)    0.0757 (  4.8%)    InferResets
    0.0049 (  0.3%)    0.0049 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0123 (  0.6%)    0.0123 (  0.8%)    WireDFT
    0.1092 (  5.6%)    0.1092 (  6.9%)    LowerFIRRTLTypes
    0.0826 (  4.3%)    0.0453 (  2.8%)    'firrtl.module' Pipeline
    0.0808 (  4.2%)    0.0443 (  2.8%)      ExpandWhens
    0.0018 (  0.1%)    0.0010 (  0.1%)      SFCCompat
    0.0372 (  1.9%)    0.0372 (  2.3%)    Inliner
    0.0454 (  2.3%)    0.0454 (  2.9%)    'firrtl.module' Pipeline
    0.0454 (  2.3%)    0.0454 (  2.9%)      RandomizeRegisterInit
    0.0183 (  0.9%)    0.0183 (  1.1%)    CheckCombCycles
    0.0015 (  0.1%)    0.0015 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.2261 ( 11.7%)    0.2261 ( 14.2%)    'firrtl.module' Pipeline
    0.2120 ( 10.9%)    0.2120 ( 13.3%)      Canonicalizer
    0.0141 (  0.7%)    0.0141 (  0.9%)      InferReadWrite
    0.0051 (  0.3%)    0.0051 (  0.3%)    PrefixModules
    0.0013 (  0.1%)    0.0013 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0333 (  1.7%)    0.0333 (  2.1%)    IMConstProp
    0.0010 (  0.1%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0118 (  0.6%)    0.0118 (  0.7%)    CreateSiFiveMetadata
    0.0005 (  0.0%)    0.0005 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1619 (  8.4%)    0.1619 ( 10.2%)    'firrtl.module' Pipeline
    0.0140 (  0.7%)    0.0140 (  0.9%)      DropName
    0.1479 (  7.6%)    0.1479 (  9.3%)      Canonicalizer
    0.0175 (  0.9%)    0.0175 (  1.1%)    IMDeadCodeElim
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0414 (  2.1%)    0.0414 (  2.6%)  LowerFIRRTLToHW
    0.0007 (  0.0%)    0.0007 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0182 (  0.9%)    0.0182 (  1.1%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0497 (  2.6%)    0.0497 (  3.1%)  'hw.module' Pipeline
    0.0135 (  0.7%)    0.0135 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0246 (  1.3%)    0.0246 (  1.5%)    Canonicalizer
    0.0087 (  0.4%)    0.0087 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0030 (  0.2%)    0.0030 (  0.2%)    HWCleanup
    0.0054 (  0.3%)    0.0054 (  0.3%)  'hw.module' Pipeline
    0.0002 (  0.0%)    0.0002 (  0.0%)    HWLegalizeModules
    0.0052 (  0.3%)    0.0052 (  0.3%)    PrettifyVerilog
    0.0046 (  0.2%)    0.0046 (  0.3%)  StripDebugInfoWithPred
    0.0301 (  1.6%)    0.0301 (  1.9%)  ExportVerilog
    0.0014 (  0.1%)    0.0014 (  0.1%)  Rest
    1.9383 (100.0%)    1.5921 (100.0%)  Total

{
  totalTime: 1.606,
  maxMemory: 69357568
}
