// Seed: 2749673780
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  supply0 id_7;
  wire id_8;
  id_9(
      id_4, id_3, id_4
  ); id_10(
      id_7, 1, id_7
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  module_0(
      id_4, id_1, id_1, id_2, id_1, id_2
  );
  wire id_7;
  nor (id_4, id_2, id_1, id_6, id_5);
  always id_3 <= ~"";
  wire id_8;
endmodule
