# $Id: $
# This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
# 
# Copyright 2007-2020 Broadcom Inc. All rights reserved.

# Firelight (BCM56070) Sanity
#
# Script to run all available tests as quickly as possible.
# For testing basic sanity of new drivers, simulators, chips, etc.
#

if $?BCM56070_A0 \
    'local BCM56070_A0 1'

echo "testsuite: started: sanity"
rcload rc.soc
counter off
l2mode off

# We need to print out port status since any cabling effects results.
*:ps

# Avoid link messages while testing
linkscan off

init
init misc
init mmu

local done 'echo "   Done"'

# Set run command script not to fail on errors reported by commands
# this allows the script to continue if a test fails
set rcerror=false

# Set up test mode: don't stop on errors, show progress on each test
tm -stoponerror +progress
# Unselect all
ts -*

#Display some useful information
date
ver
soc

echo "Running Register reset defaults ..."
tr 1
$done

echo "Running PCI Compliance ..."
tr 2
$done

echo "Running Register read/write ..."
tr 3 mask64
$done

echo "Running PCI S-Channel Buf ..."
tr 4
$done

init soc; init misc; init mmu;
#Clean up after register read/write test.

rcload rc.soc
counter off
l2mode off
echo "Running CPU Benchmarks ..."
tr 21
$done
linkscan off

set rct=false

echo "Running Switching Memory Tests ..."

#Need to init misc before testing for MMU_XQ0, 1 ~29
init soc; init misc;

echo " MMU_XQ0";
tr 50 M=MMU_XQ0;
tr 51 M=MMU_XQ0;
tr 52 M=MMU_XQ0;
tr 71 M=MMU_XQ0 TSE=F SLTH=T;
tr 71 M=MMU_XQ0 TSE=T SLTH=T;
tr 71 M=MMU_XQ0 TSE=T SLTH=F;
echo " MMU_XQ10";
tr 50 M=MMU_XQ10;
tr 51 M=MMU_XQ10;
tr 52 M=MMU_XQ10;
tr 71 M=MMU_XQ10 TSE=F SLTH=T;
tr 71 M=MMU_XQ10 TSE=T SLTH=T;
tr 71 M=MMU_XQ10 TSE=T SLTH=F;
echo " MMU_XQ11";
tr 50 M=MMU_XQ11;
tr 51 M=MMU_XQ11;
tr 52 M=MMU_XQ11;
tr 71 M=MMU_XQ11 TSE=F SLTH=T;
tr 71 M=MMU_XQ11 TSE=T SLTH=T;
tr 71 M=MMU_XQ11 TSE=T SLTH=F;
echo " MMU_XQ12";
tr 50 M=MMU_XQ12;
tr 51 M=MMU_XQ12;
tr 52 M=MMU_XQ12;
tr 71 M=MMU_XQ12 TSE=F SLTH=T;
tr 71 M=MMU_XQ12 TSE=T SLTH=T;
tr 71 M=MMU_XQ12 TSE=T SLTH=F;
echo " MMU_XQ13";
tr 50 M=MMU_XQ13;
tr 51 M=MMU_XQ13;
tr 52 M=MMU_XQ13;
tr 71 M=MMU_XQ13 TSE=F SLTH=T;
tr 71 M=MMU_XQ13 TSE=T SLTH=T;
tr 71 M=MMU_XQ13 TSE=T SLTH=F;
echo " MMU_XQ14";
tr 50 M=MMU_XQ14;
tr 51 M=MMU_XQ14;
tr 52 M=MMU_XQ14;
tr 71 M=MMU_XQ14 TSE=F SLTH=T;
tr 71 M=MMU_XQ14 TSE=T SLTH=T;
tr 71 M=MMU_XQ14 TSE=T SLTH=F;
echo " MMU_XQ15";
tr 50 M=MMU_XQ15;
tr 51 M=MMU_XQ15;
tr 52 M=MMU_XQ15;
tr 71 M=MMU_XQ15 TSE=F SLTH=T;
tr 71 M=MMU_XQ15 TSE=T SLTH=T;
tr 71 M=MMU_XQ15 TSE=T SLTH=F;
echo " MMU_XQ16";
tr 50 M=MMU_XQ16;
tr 51 M=MMU_XQ16;
tr 52 M=MMU_XQ16;
tr 71 M=MMU_XQ16 TSE=F SLTH=T;
tr 71 M=MMU_XQ16 TSE=T SLTH=T;
tr 71 M=MMU_XQ16 TSE=T SLTH=F;
echo " MMU_XQ17";
tr 50 M=MMU_XQ17;
tr 51 M=MMU_XQ17;
tr 52 M=MMU_XQ17;
tr 71 M=MMU_XQ17 TSE=F SLTH=T;
tr 71 M=MMU_XQ17 TSE=T SLTH=T;
tr 71 M=MMU_XQ17 TSE=T SLTH=F;
echo " MMU_XQ18";
tr 50 M=MMU_XQ18;
tr 51 M=MMU_XQ18;
tr 52 M=MMU_XQ18;
tr 71 M=MMU_XQ18 TSE=F SLTH=T;
tr 71 M=MMU_XQ18 TSE=T SLTH=T;
tr 71 M=MMU_XQ18 TSE=T SLTH=F;
echo " MMU_XQ19";
tr 50 M=MMU_XQ19;
tr 51 M=MMU_XQ19;
tr 52 M=MMU_XQ19;
tr 71 M=MMU_XQ19 TSE=F SLTH=T;
tr 71 M=MMU_XQ19 TSE=T SLTH=T;
tr 71 M=MMU_XQ19 TSE=T SLTH=F;
echo " MMU_XQ2";
tr 50 M=MMU_XQ2;
tr 51 M=MMU_XQ2;
tr 52 M=MMU_XQ2;
tr 71 M=MMU_XQ2 TSE=F SLTH=T;
tr 71 M=MMU_XQ2 TSE=T SLTH=T;
tr 71 M=MMU_XQ2 TSE=T SLTH=F;
echo " MMU_XQ20";
tr 50 M=MMU_XQ20;
tr 51 M=MMU_XQ20;
tr 52 M=MMU_XQ20;
tr 71 M=MMU_XQ20 TSE=F SLTH=T;
tr 71 M=MMU_XQ20 TSE=T SLTH=T;
tr 71 M=MMU_XQ20 TSE=T SLTH=F;
echo " MMU_XQ21";
tr 50 M=MMU_XQ21;
tr 51 M=MMU_XQ21;
tr 52 M=MMU_XQ21;
tr 71 M=MMU_XQ21 TSE=F SLTH=T;
tr 71 M=MMU_XQ21 TSE=T SLTH=T;
tr 71 M=MMU_XQ21 TSE=T SLTH=F;
echo " MMU_XQ22";
tr 50 M=MMU_XQ22;
tr 51 M=MMU_XQ22;
tr 52 M=MMU_XQ22;
tr 71 M=MMU_XQ22 TSE=F SLTH=T;
tr 71 M=MMU_XQ22 TSE=T SLTH=T;
tr 71 M=MMU_XQ22 TSE=T SLTH=F;
echo " MMU_XQ23";
tr 50 M=MMU_XQ23;
tr 51 M=MMU_XQ23;
tr 52 M=MMU_XQ23;
tr 71 M=MMU_XQ23 TSE=F SLTH=T;
tr 71 M=MMU_XQ23 TSE=T SLTH=T;
tr 71 M=MMU_XQ23 TSE=T SLTH=F;
echo " MMU_XQ24";
tr 50 M=MMU_XQ24;
tr 51 M=MMU_XQ24;
tr 52 M=MMU_XQ24;
tr 71 M=MMU_XQ24 TSE=F SLTH=T;
tr 71 M=MMU_XQ24 TSE=T SLTH=T;
tr 71 M=MMU_XQ24 TSE=T SLTH=F;
echo " MMU_XQ25";
tr 50 M=MMU_XQ25;
tr 51 M=MMU_XQ25;
tr 52 M=MMU_XQ25;
tr 71 M=MMU_XQ25 TSE=F SLTH=T;
tr 71 M=MMU_XQ25 TSE=T SLTH=T;
tr 71 M=MMU_XQ25 TSE=T SLTH=F;
echo " MMU_XQ26";
tr 50 M=MMU_XQ26;
tr 51 M=MMU_XQ26;
tr 52 M=MMU_XQ26;
tr 71 M=MMU_XQ26 TSE=F SLTH=T;
tr 71 M=MMU_XQ26 TSE=T SLTH=T;
tr 71 M=MMU_XQ26 TSE=T SLTH=F;
echo " MMU_XQ27";
tr 50 M=MMU_XQ27;
tr 51 M=MMU_XQ27;
tr 52 M=MMU_XQ27;
tr 71 M=MMU_XQ27 TSE=F SLTH=T;
tr 71 M=MMU_XQ27 TSE=T SLTH=T;
tr 71 M=MMU_XQ27 TSE=T SLTH=F;
echo " MMU_XQ28";
tr 50 M=MMU_XQ28;
tr 51 M=MMU_XQ28;
tr 52 M=MMU_XQ28;
tr 71 M=MMU_XQ28 TSE=F SLTH=T;
tr 71 M=MMU_XQ28 TSE=T SLTH=T;
tr 71 M=MMU_XQ28 TSE=T SLTH=F;
echo " MMU_XQ29";
tr 50 M=MMU_XQ29;
tr 51 M=MMU_XQ29;
tr 52 M=MMU_XQ29;
tr 71 M=MMU_XQ29 TSE=F SLTH=T;
tr 71 M=MMU_XQ29 TSE=T SLTH=T;
tr 71 M=MMU_XQ29 TSE=T SLTH=F;
echo " MMU_XQ3";
tr 50 M=MMU_XQ3;
tr 51 M=MMU_XQ3;
tr 52 M=MMU_XQ3;
tr 71 M=MMU_XQ3 TSE=F SLTH=T;
tr 71 M=MMU_XQ3 TSE=T SLTH=T;
tr 71 M=MMU_XQ3 TSE=T SLTH=F;
echo " MMU_XQ30";
tr 50 M=MMU_XQ30;
tr 51 M=MMU_XQ30;
tr 52 M=MMU_XQ30;
tr 71 M=MMU_XQ30 TSE=F SLTH=T;
tr 71 M=MMU_XQ30 TSE=T SLTH=T;
tr 71 M=MMU_XQ30 TSE=T SLTH=F;
echo " MMU_XQ31";
tr 50 M=MMU_XQ31;
tr 51 M=MMU_XQ31;
tr 52 M=MMU_XQ31;
tr 71 M=MMU_XQ31 TSE=F SLTH=T;
tr 71 M=MMU_XQ31 TSE=T SLTH=T;
tr 71 M=MMU_XQ31 TSE=T SLTH=F;
echo " MMU_XQ32";
tr 50 M=MMU_XQ32;
tr 51 M=MMU_XQ32;
tr 52 M=MMU_XQ32;
tr 71 M=MMU_XQ32 TSE=F SLTH=T;
tr 71 M=MMU_XQ32 TSE=T SLTH=T;
tr 71 M=MMU_XQ32 TSE=T SLTH=F;
echo " MMU_XQ33";
tr 50 M=MMU_XQ33;
tr 51 M=MMU_XQ33;
tr 52 M=MMU_XQ33;
tr 71 M=MMU_XQ33 TSE=F SLTH=T;
tr 71 M=MMU_XQ33 TSE=T SLTH=T;
tr 71 M=MMU_XQ33 TSE=T SLTH=F;
echo " MMU_XQ34";
tr 50 M=MMU_XQ34;
tr 51 M=MMU_XQ34;
tr 52 M=MMU_XQ34;
tr 71 M=MMU_XQ34 TSE=F SLTH=T;
tr 71 M=MMU_XQ34 TSE=T SLTH=T;
tr 71 M=MMU_XQ34 TSE=T SLTH=F;
echo " MMU_XQ35";
tr 50 M=MMU_XQ35;
tr 51 M=MMU_XQ35;
tr 52 M=MMU_XQ35;
tr 71 M=MMU_XQ35 TSE=F SLTH=T;
tr 71 M=MMU_XQ35 TSE=T SLTH=T;
tr 71 M=MMU_XQ35 TSE=T SLTH=F;
echo " MMU_XQ36";
tr 50 M=MMU_XQ36;
tr 51 M=MMU_XQ36;
tr 52 M=MMU_XQ36;
tr 71 M=MMU_XQ36 TSE=F SLTH=T;
tr 71 M=MMU_XQ36 TSE=T SLTH=T;
tr 71 M=MMU_XQ36 TSE=T SLTH=F;
echo " MMU_XQ37";
tr 50 M=MMU_XQ37;
tr 51 M=MMU_XQ37;
tr 52 M=MMU_XQ37;
tr 71 M=MMU_XQ37 TSE=F SLTH=T;
tr 71 M=MMU_XQ37 TSE=T SLTH=T;
tr 71 M=MMU_XQ37 TSE=T SLTH=F;
echo " MMU_XQ38";
tr 50 M=MMU_XQ38;
tr 51 M=MMU_XQ38;
tr 52 M=MMU_XQ38;
tr 71 M=MMU_XQ38 TSE=F SLTH=T;
tr 71 M=MMU_XQ38 TSE=T SLTH=T;
tr 71 M=MMU_XQ38 TSE=T SLTH=F;
echo " MMU_XQ39";
tr 50 M=MMU_XQ39;
tr 51 M=MMU_XQ39;
tr 52 M=MMU_XQ39;
tr 71 M=MMU_XQ39 TSE=F SLTH=T;
tr 71 M=MMU_XQ39 TSE=T SLTH=T;
tr 71 M=MMU_XQ39 TSE=T SLTH=F;
echo " MMU_XQ4";
tr 50 M=MMU_XQ4;
tr 51 M=MMU_XQ4;
tr 52 M=MMU_XQ4;
tr 71 M=MMU_XQ4 TSE=F SLTH=T;
tr 71 M=MMU_XQ4 TSE=T SLTH=T;
tr 71 M=MMU_XQ4 TSE=T SLTH=F;
echo " MMU_XQ40";
tr 50 M=MMU_XQ40;
tr 51 M=MMU_XQ40;
tr 52 M=MMU_XQ40;
tr 71 M=MMU_XQ40 TSE=F SLTH=T;
tr 71 M=MMU_XQ40 TSE=T SLTH=T;
tr 71 M=MMU_XQ40 TSE=T SLTH=F;
echo " MMU_XQ41";
tr 50 M=MMU_XQ41;
tr 51 M=MMU_XQ41;
tr 52 M=MMU_XQ41;
tr 71 M=MMU_XQ41 TSE=F SLTH=T;
tr 71 M=MMU_XQ41 TSE=T SLTH=T;
tr 71 M=MMU_XQ41 TSE=T SLTH=F;
echo " MMU_XQ42";
tr 50 M=MMU_XQ42;
tr 51 M=MMU_XQ42;
tr 52 M=MMU_XQ42;
tr 71 M=MMU_XQ42 TSE=F SLTH=T;
tr 71 M=MMU_XQ42 TSE=T SLTH=T;
tr 71 M=MMU_XQ42 TSE=T SLTH=F;
echo " MMU_XQ43";
tr 50 M=MMU_XQ43;
tr 51 M=MMU_XQ43;
tr 52 M=MMU_XQ43;
tr 71 M=MMU_XQ43 TSE=F SLTH=T;
tr 71 M=MMU_XQ43 TSE=T SLTH=T;
tr 71 M=MMU_XQ43 TSE=T SLTH=F;
echo " MMU_XQ44";
tr 50 M=MMU_XQ44;
tr 51 M=MMU_XQ44;
tr 52 M=MMU_XQ44;
tr 71 M=MMU_XQ44 TSE=F SLTH=T;
tr 71 M=MMU_XQ44 TSE=T SLTH=T;
tr 71 M=MMU_XQ44 TSE=T SLTH=F;
echo " MMU_XQ45";
tr 50 M=MMU_XQ45;
tr 51 M=MMU_XQ45;
tr 52 M=MMU_XQ45;
tr 71 M=MMU_XQ45 TSE=F SLTH=T;
tr 71 M=MMU_XQ45 TSE=T SLTH=T;
tr 71 M=MMU_XQ45 TSE=T SLTH=F;
echo " MMU_XQ46";
tr 50 M=MMU_XQ46;
tr 51 M=MMU_XQ46;
tr 52 M=MMU_XQ46;
tr 71 M=MMU_XQ46 TSE=F SLTH=T;
tr 71 M=MMU_XQ46 TSE=T SLTH=T;
tr 71 M=MMU_XQ46 TSE=T SLTH=F;
echo " MMU_XQ47";
tr 50 M=MMU_XQ47;
tr 51 M=MMU_XQ47;
tr 52 M=MMU_XQ47;
tr 71 M=MMU_XQ47 TSE=F SLTH=T;
tr 71 M=MMU_XQ47 TSE=T SLTH=T;
tr 71 M=MMU_XQ47 TSE=T SLTH=F;
echo " MMU_XQ48";
tr 50 M=MMU_XQ48;
tr 51 M=MMU_XQ48;
tr 52 M=MMU_XQ48;
tr 71 M=MMU_XQ48 TSE=F SLTH=T;
tr 71 M=MMU_XQ48 TSE=T SLTH=T;
tr 71 M=MMU_XQ48 TSE=T SLTH=F;
echo " MMU_XQ49";
tr 50 M=MMU_XQ49;
tr 51 M=MMU_XQ49;
tr 52 M=MMU_XQ49;
tr 71 M=MMU_XQ49 TSE=F SLTH=T;
tr 71 M=MMU_XQ49 TSE=T SLTH=T;
tr 71 M=MMU_XQ49 TSE=T SLTH=F;
echo " MMU_XQ5";
tr 50 M=MMU_XQ5;
tr 51 M=MMU_XQ5;
tr 52 M=MMU_XQ5;
tr 71 M=MMU_XQ5 TSE=F SLTH=T;
tr 71 M=MMU_XQ5 TSE=T SLTH=T;
tr 71 M=MMU_XQ5 TSE=T SLTH=F;
echo " MMU_XQ50";
tr 50 M=MMU_XQ50;
tr 51 M=MMU_XQ50;
tr 52 M=MMU_XQ50;
tr 71 M=MMU_XQ50 TSE=F SLTH=T;
tr 71 M=MMU_XQ50 TSE=T SLTH=T;
tr 71 M=MMU_XQ50 TSE=T SLTH=F;
echo " MMU_XQ51";
tr 50 M=MMU_XQ51;
tr 51 M=MMU_XQ51;
tr 52 M=MMU_XQ51;
tr 71 M=MMU_XQ51 TSE=F SLTH=T;
tr 71 M=MMU_XQ51 TSE=T SLTH=T;
tr 71 M=MMU_XQ51 TSE=T SLTH=F;
echo " MMU_XQ52";
tr 50 M=MMU_XQ52;
tr 51 M=MMU_XQ52;
tr 52 M=MMU_XQ52;
tr 71 M=MMU_XQ52 TSE=F SLTH=T;
tr 71 M=MMU_XQ52 TSE=T SLTH=T;
tr 71 M=MMU_XQ52 TSE=T SLTH=F;
echo " MMU_XQ53";
tr 50 M=MMU_XQ53;
tr 51 M=MMU_XQ53;
tr 52 M=MMU_XQ53;
tr 71 M=MMU_XQ53 TSE=F SLTH=T;
tr 71 M=MMU_XQ53 TSE=T SLTH=T;
tr 71 M=MMU_XQ53 TSE=T SLTH=F;
echo " MMU_XQ54";
tr 50 M=MMU_XQ54;
tr 51 M=MMU_XQ54;
tr 52 M=MMU_XQ54;
tr 71 M=MMU_XQ54 TSE=F SLTH=T;
tr 71 M=MMU_XQ54 TSE=T SLTH=T;
tr 71 M=MMU_XQ54 TSE=T SLTH=F;
echo " MMU_XQ55";
tr 50 M=MMU_XQ55;
tr 51 M=MMU_XQ55;
tr 52 M=MMU_XQ55;
tr 71 M=MMU_XQ55 TSE=F SLTH=T;
tr 71 M=MMU_XQ55 TSE=T SLTH=T;
tr 71 M=MMU_XQ55 TSE=T SLTH=F;
echo " MMU_XQ56";
tr 50 M=MMU_XQ56;
tr 51 M=MMU_XQ56;
tr 52 M=MMU_XQ56;
tr 71 M=MMU_XQ56 TSE=F SLTH=T;
tr 71 M=MMU_XQ56 TSE=T SLTH=T;
tr 71 M=MMU_XQ56 TSE=T SLTH=F;
echo " MMU_XQ57";
tr 50 M=MMU_XQ57;
tr 51 M=MMU_XQ57;
tr 52 M=MMU_XQ57;
tr 71 M=MMU_XQ57 TSE=F SLTH=T;
tr 71 M=MMU_XQ57 TSE=T SLTH=T;
tr 71 M=MMU_XQ57 TSE=T SLTH=F;
echo " MMU_XQ58";
tr 50 M=MMU_XQ58;
tr 51 M=MMU_XQ58;
tr 52 M=MMU_XQ58;
tr 71 M=MMU_XQ58 TSE=F SLTH=T;
tr 71 M=MMU_XQ58 TSE=T SLTH=T;
tr 71 M=MMU_XQ58 TSE=T SLTH=F;
echo " MMU_XQ59";
tr 50 M=MMU_XQ59;
tr 51 M=MMU_XQ59;
tr 52 M=MMU_XQ59;
tr 71 M=MMU_XQ59 TSE=F SLTH=T;
tr 71 M=MMU_XQ59 TSE=T SLTH=T;
tr 71 M=MMU_XQ59 TSE=T SLTH=F;
echo " MMU_XQ6";
tr 50 M=MMU_XQ6;
tr 51 M=MMU_XQ6;
tr 52 M=MMU_XQ6;
tr 71 M=MMU_XQ6 TSE=F SLTH=T;
tr 71 M=MMU_XQ6 TSE=T SLTH=T;
tr 71 M=MMU_XQ6 TSE=T SLTH=F;
echo " MMU_XQ60";
tr 50 M=MMU_XQ60;
tr 51 M=MMU_XQ60;
tr 52 M=MMU_XQ60;
tr 71 M=MMU_XQ60 TSE=F SLTH=T;
tr 71 M=MMU_XQ60 TSE=T SLTH=T;
tr 71 M=MMU_XQ60 TSE=T SLTH=F;
echo " MMU_XQ61";
tr 50 M=MMU_XQ61;
tr 51 M=MMU_XQ61;
tr 52 M=MMU_XQ61;
tr 71 M=MMU_XQ61 TSE=F SLTH=T;
tr 71 M=MMU_XQ61 TSE=T SLTH=T;
tr 71 M=MMU_XQ61 TSE=T SLTH=F;
echo " MMU_XQ62";
tr 50 M=MMU_XQ62;
tr 51 M=MMU_XQ62;
tr 52 M=MMU_XQ62;
tr 71 M=MMU_XQ62 TSE=F SLTH=T;
tr 71 M=MMU_XQ62 TSE=T SLTH=T;
tr 71 M=MMU_XQ62 TSE=T SLTH=F;
echo " MMU_XQ63";
tr 50 M=MMU_XQ63;
tr 51 M=MMU_XQ63;
tr 52 M=MMU_XQ63;
tr 71 M=MMU_XQ63 TSE=F SLTH=T;
tr 71 M=MMU_XQ63 TSE=T SLTH=T;
tr 71 M=MMU_XQ63 TSE=T SLTH=F;
echo " MMU_XQ64";
tr 50 M=MMU_XQ64;
tr 51 M=MMU_XQ64;
tr 52 M=MMU_XQ64;
tr 71 M=MMU_XQ64 TSE=F SLTH=T;
tr 71 M=MMU_XQ64 TSE=T SLTH=T;
tr 71 M=MMU_XQ64 TSE=T SLTH=F;
echo " MMU_XQ65";
tr 50 M=MMU_XQ65;
tr 51 M=MMU_XQ65;
tr 52 M=MMU_XQ65;
tr 71 M=MMU_XQ65 TSE=F SLTH=T;
tr 71 M=MMU_XQ65 TSE=T SLTH=T;
tr 71 M=MMU_XQ65 TSE=T SLTH=F;
echo " MMU_XQ7";
tr 50 M=MMU_XQ7;
tr 51 M=MMU_XQ7;
tr 52 M=MMU_XQ7;
tr 71 M=MMU_XQ7 TSE=F SLTH=T;
tr 71 M=MMU_XQ7 TSE=T SLTH=T;
tr 71 M=MMU_XQ7 TSE=T SLTH=F;
echo " MMU_XQ8";
tr 50 M=MMU_XQ8;
tr 51 M=MMU_XQ8;
tr 52 M=MMU_XQ8;
tr 71 M=MMU_XQ8 TSE=F SLTH=T;
tr 71 M=MMU_XQ8 TSE=T SLTH=T;
tr 71 M=MMU_XQ8 TSE=T SLTH=F;
echo " MMU_XQ9";
tr 50 M=MMU_XQ9;
tr 51 M=MMU_XQ9;
tr 52 M=MMU_XQ9;
tr 71 M=MMU_XQ9 TSE=F SLTH=T;
tr 71 M=MMU_XQ9 TSE=T SLTH=T;
tr 71 M=MMU_XQ9 TSE=T SLTH=F;

init soc; init mmu;

echo " ALTERNATE_EMIRROR_BITMAP";
tr 50 M=ALTERNATE_EMIRROR_BITMAP;
tr 51 M=ALTERNATE_EMIRROR_BITMAP;
tr 52 M=ALTERNATE_EMIRROR_BITMAP;
tr 71 M=ALTERNATE_EMIRROR_BITMAP TSE=F SLTH=T;
tr 71 M=ALTERNATE_EMIRROR_BITMAP TSE=T SLTH=T;
tr 71 M=ALTERNATE_EMIRROR_BITMAP TSE=T SLTH=F;
echo " CNG_MAP";
tr 50 M=CNG_MAP;
tr 51 M=CNG_MAP;
tr 52 M=CNG_MAP;
tr 71 M=CNG_MAP TSE=F SLTH=T;
tr 71 M=CNG_MAP TSE=T SLTH=T;
tr 71 M=CNG_MAP TSE=T SLTH=F;
echo " CPU_COS_MAP";
tr 50 M=CPU_COS_MAP;
tr 51 M=CPU_COS_MAP;
tr 52 M=CPU_COS_MAP;
tr 71 M=CPU_COS_MAP TSE=F SLTH=T;
tr 71 M=CPU_COS_MAP TSE=T SLTH=T;
tr 71 M=CPU_COS_MAP TSE=T SLTH=F;
echo " CPU_COS_MAP_DATA_ONLY";
tr 50 M=CPU_COS_MAP_DATA_ONLY;
tr 51 M=CPU_COS_MAP_DATA_ONLY;
tr 52 M=CPU_COS_MAP_DATA_ONLY;
tr 71 M=CPU_COS_MAP_DATA_ONLY TSE=F SLTH=T;
tr 71 M=CPU_COS_MAP_DATA_ONLY TSE=T SLTH=T;
tr 71 M=CPU_COS_MAP_DATA_ONLY TSE=T SLTH=F;
echo " CPU_COS_MAP_ONLY";
tr 50 M=CPU_COS_MAP_ONLY;
tr 51 M=CPU_COS_MAP_ONLY;
tr 52 M=CPU_COS_MAP_ONLY;
tr 71 M=CPU_COS_MAP_ONLY TSE=F SLTH=T;
tr 71 M=CPU_COS_MAP_ONLY TSE=T SLTH=T;
tr 71 M=CPU_COS_MAP_ONLY TSE=T SLTH=F;
echo " CPU_TS_MAP";
tr 50 M=CPU_TS_MAP;
tr 51 M=CPU_TS_MAP;
tr 52 M=CPU_TS_MAP;
tr 71 M=CPU_TS_MAP TSE=F SLTH=T;
tr 71 M=CPU_TS_MAP TSE=T SLTH=T;
tr 71 M=CPU_TS_MAP TSE=T SLTH=F;
echo " CUSTOM_HEADER_MATCH";
tr 50 M=CUSTOM_HEADER_MATCH;
tr 51 M=CUSTOM_HEADER_MATCH;
tr 52 M=CUSTOM_HEADER_MATCH;
tr 71 M=CUSTOM_HEADER_MATCH TSE=F SLTH=T;
tr 71 M=CUSTOM_HEADER_MATCH TSE=T SLTH=T;
tr 71 M=CUSTOM_HEADER_MATCH TSE=T SLTH=F;
echo " CUSTOM_HEADER_POLICY_TABLE";
tr 50 M=CUSTOM_HEADER_POLICY_TABLE;
tr 51 M=CUSTOM_HEADER_POLICY_TABLE;
tr 52 M=CUSTOM_HEADER_POLICY_TABLE;
tr 71 M=CUSTOM_HEADER_POLICY_TABLE TSE=F SLTH=T;
tr 71 M=CUSTOM_HEADER_POLICY_TABLE TSE=T SLTH=T;
tr 71 M=CUSTOM_HEADER_POLICY_TABLE TSE=T SLTH=F;
echo " DSCP_TABLE";
tr 50 M=DSCP_TABLE;
tr 51 M=DSCP_TABLE;
tr 52 M=DSCP_TABLE;
tr 71 M=DSCP_TABLE TSE=F SLTH=T;
tr 71 M=DSCP_TABLE TSE=T SLTH=T;
tr 71 M=DSCP_TABLE TSE=T SLTH=F;
echo " E2E_HOL_STATUS";
tr 50 M=E2E_HOL_STATUS;
tr 51 M=E2E_HOL_STATUS;
tr 52 M=E2E_HOL_STATUS;
tr 71 M=E2E_HOL_STATUS TSE=F SLTH=T;
tr 71 M=E2E_HOL_STATUS TSE=T SLTH=T;
tr 71 M=E2E_HOL_STATUS TSE=T SLTH=F;
echo " EFP_COUNTER_TABLE";
tr 50 M=EFP_COUNTER_TABLE;
tr 51 M=EFP_COUNTER_TABLE;
tr 52 M=EFP_COUNTER_TABLE;
tr 71 M=EFP_COUNTER_TABLE TSE=F SLTH=T;
tr 71 M=EFP_COUNTER_TABLE TSE=T SLTH=T;
tr 71 M=EFP_COUNTER_TABLE TSE=T SLTH=F;
echo " EFP_METER_TABLE"; 
tr 50 M=EFP_METER_TABLE; 
tr 51 M=EFP_METER_TABLE; 
tr 52 M=EFP_METER_TABLE; 
tr 71 M=EFP_METER_TABLE TSE=F SLTH=T;
tr 71 M=EFP_METER_TABLE TSE=T SLTH=T;
tr 71 M=EFP_METER_TABLE TSE=T SLTH=F;
echo " EFP_POLICY_TABLE";
tr 50 M=EFP_POLICY_TABLE;
tr 51 M=EFP_POLICY_TABLE;
tr 52 M=EFP_POLICY_TABLE;
tr 71 M=EFP_POLICY_TABLE TSE=F SLTH=T;
tr 71 M=EFP_POLICY_TABLE TSE=T SLTH=T;
tr 71 M=EFP_POLICY_TABLE TSE=T SLTH=F;
echo " EFP_TCAM";
tr 50 M=EFP_TCAM;
tr 51 M=EFP_TCAM;
tr 52 M=EFP_TCAM;
tr 71 M=EFP_TCAM TSE=F SLTH=T;
tr 71 M=EFP_TCAM TSE=T SLTH=T;
tr 71 M=EFP_TCAM TSE=T SLTH=F;
echo " EGR_1588_SA";
tr 50 M=EGR_1588_SA;
tr 51 M=EGR_1588_SA;
tr 52 M=EGR_1588_SA;
tr 71 M=EGR_1588_SA TSE=F SLTH=T;
tr 71 M=EGR_1588_SA TSE=T SLTH=T;
tr 71 M=EGR_1588_SA TSE=T SLTH=F;
echo " EGR_DSCP_ECN_MAP";
tr 50 M=EGR_DSCP_ECN_MAP;
tr 51 M=EGR_DSCP_ECN_MAP;
tr 52 M=EGR_DSCP_ECN_MAP;
tr 71 M=EGR_DSCP_ECN_MAP TSE=F SLTH=T;
tr 71 M=EGR_DSCP_ECN_MAP TSE=T SLTH=T;
tr 71 M=EGR_DSCP_ECN_MAP TSE=T SLTH=F;
echo " EGR_DSCP_TABLE";
tr 50 M=EGR_DSCP_TABLE;
tr 51 M=EGR_DSCP_TABLE;
tr 52 M=EGR_DSCP_TABLE;
tr 71 M=EGR_DSCP_TABLE TSE=F SLTH=T;
tr 71 M=EGR_DSCP_TABLE TSE=T SLTH=T;
tr 71 M=EGR_DSCP_TABLE TSE=T SLTH=F;
echo " EGR_ECN_COUNTER";
tr 50 M=EGR_ECN_COUNTER;
tr 51 M=EGR_ECN_COUNTER;
tr 52 M=EGR_ECN_COUNTER;
tr 71 M=EGR_ECN_COUNTER TSE=F SLTH=T;
tr 71 M=EGR_ECN_COUNTER TSE=T SLTH=T;
tr 71 M=EGR_ECN_COUNTER TSE=T SLTH=F;
echo " EGR_EDB_XMIT_CTRL";
tr 50 M=EGR_EDB_XMIT_CTRL;
tr 51 M=EGR_EDB_XMIT_CTRL;
tr 52 M=EGR_EDB_XMIT_CTRL;
tr 71 M=EGR_EDB_XMIT_CTRL TSE=F SLTH=T;
tr 71 M=EGR_EDB_XMIT_CTRL TSE=T SLTH=T;
tr 71 M=EGR_EDB_XMIT_CTRL TSE=T SLTH=F;
echo " EGR_EM_MTP_INDEX";
tr 50 M=EGR_EM_MTP_INDEX;
tr 51 M=EGR_EM_MTP_INDEX;
tr 52 M=EGR_EM_MTP_INDEX;
tr 71 M=EGR_EM_MTP_INDEX TSE=F SLTH=T;
tr 71 M=EGR_EM_MTP_INDEX TSE=T SLTH=T;
tr 71 M=EGR_EM_MTP_INDEX TSE=T SLTH=F;
echo " EGR_ENABLE";
tr 50 M=EGR_ENABLE;
tr 51 M=EGR_ENABLE;
tr 52 M=EGR_ENABLE;
tr 71 M=EGR_ENABLE TSE=F SLTH=T;
tr 71 M=EGR_ENABLE TSE=T SLTH=T;
tr 71 M=EGR_ENABLE TSE=T SLTH=F;
echo " EGR_ETAG_PCP_MAPPING";
tr 50 M=EGR_ETAG_PCP_MAPPING;
tr 51 M=EGR_ETAG_PCP_MAPPING;
tr 52 M=EGR_ETAG_PCP_MAPPING;
tr 71 M=EGR_ETAG_PCP_MAPPING TSE=F SLTH=T;
tr 71 M=EGR_ETAG_PCP_MAPPING TSE=T SLTH=T;
tr 71 M=EGR_ETAG_PCP_MAPPING TSE=T SLTH=F;
echo " EGR_GPP_ATTRIBUTES";
tr 50 M=EGR_GPP_ATTRIBUTES;
tr 51 M=EGR_GPP_ATTRIBUTES;
tr 52 M=EGR_GPP_ATTRIBUTES;
tr 71 M=EGR_GPP_ATTRIBUTES TSE=F SLTH=T;
tr 71 M=EGR_GPP_ATTRIBUTES TSE=T SLTH=T;
tr 71 M=EGR_GPP_ATTRIBUTES TSE=T SLTH=F;
echo " EGR_GPP_ATTRIBUTES_MODBASE";
tr 50 M=EGR_GPP_ATTRIBUTES_MODBASE;
tr 51 M=EGR_GPP_ATTRIBUTES_MODBASE;
tr 52 M=EGR_GPP_ATTRIBUTES_MODBASE;
tr 71 M=EGR_GPP_ATTRIBUTES_MODBASE TSE=F SLTH=T;
tr 71 M=EGR_GPP_ATTRIBUTES_MODBASE TSE=T SLTH=T;
tr 71 M=EGR_GPP_ATTRIBUTES_MODBASE TSE=T SLTH=F;
echo " EGR_HEADER_ENCAP_DATA";
tr 50 M=EGR_HEADER_ENCAP_DATA;
tr 51 M=EGR_HEADER_ENCAP_DATA;
tr 52 M=EGR_HEADER_ENCAP_DATA;
tr 71 M=EGR_HEADER_ENCAP_DATA TSE=F SLTH=T;
tr 71 M=EGR_HEADER_ENCAP_DATA TSE=T SLTH=T;
tr 71 M=EGR_HEADER_ENCAP_DATA TSE=T SLTH=F;
echo " EGR_IM_MTP_INDEX";
tr 50 M=EGR_IM_MTP_INDEX;
tr 51 M=EGR_IM_MTP_INDEX;
tr 52 M=EGR_IM_MTP_INDEX;
tr 71 M=EGR_IM_MTP_INDEX TSE=F SLTH=T;
tr 71 M=EGR_IM_MTP_INDEX TSE=T SLTH=T;
tr 71 M=EGR_IM_MTP_INDEX TSE=T SLTH=F;
echo " EGR_INT_CN_TO_IP_MAPPING";
tr 50 M=EGR_INT_CN_TO_IP_MAPPING;
tr 51 M=EGR_INT_CN_TO_IP_MAPPING;
tr 52 M=EGR_INT_CN_TO_IP_MAPPING;
tr 71 M=EGR_INT_CN_TO_IP_MAPPING TSE=F SLTH=T;
tr 71 M=EGR_INT_CN_TO_IP_MAPPING TSE=T SLTH=T;
tr 71 M=EGR_INT_CN_TO_IP_MAPPING TSE=T SLTH=F;
echo " EGR_INT_CN_UPDATE";
tr 50 M=EGR_INT_CN_UPDATE;
tr 51 M=EGR_INT_CN_UPDATE;
tr 52 M=EGR_INT_CN_UPDATE;
tr 71 M=EGR_INT_CN_UPDATE TSE=F SLTH=T;
tr 71 M=EGR_INT_CN_UPDATE TSE=T SLTH=T;
tr 71 M=EGR_INT_CN_UPDATE TSE=T SLTH=F;
echo " EGR_L3_INTF";
tr 50 M=EGR_L3_INTF;
tr 51 M=EGR_L3_INTF;
tr 52 M=EGR_L3_INTF;
tr 71 M=EGR_L3_INTF TSE=F SLTH=T;
tr 71 M=EGR_L3_INTF TSE=T SLTH=T;
tr 71 M=EGR_L3_INTF TSE=T SLTH=F;
echo " EGR_L3_NEXT_HOP";
tr 50 M=EGR_L3_NEXT_HOP;
tr 51 M=EGR_L3_NEXT_HOP;
tr 52 M=EGR_L3_NEXT_HOP;
tr 71 M=EGR_L3_NEXT_HOP TSE=F SLTH=T;
tr 71 M=EGR_L3_NEXT_HOP TSE=T SLTH=T;
tr 71 M=EGR_L3_NEXT_HOP TSE=T SLTH=F;
echo " EGR_MAC_DA_PROFILE";
tr 50 M=EGR_MAC_DA_PROFILE;
tr 51 M=EGR_MAC_DA_PROFILE;
tr 52 M=EGR_MAC_DA_PROFILE;
tr 71 M=EGR_MAC_DA_PROFILE TSE=F SLTH=T;
tr 71 M=EGR_MAC_DA_PROFILE TSE=T SLTH=T;
tr 71 M=EGR_MAC_DA_PROFILE TSE=T SLTH=F;
echo " EGRESS_MASK";
tr 50 M=EGRESS_MASK;
tr 51 M=EGRESS_MASK;
tr 52 M=EGRESS_MASK;
tr 71 M=EGRESS_MASK TSE=F SLTH=T;
tr 71 M=EGRESS_MASK TSE=T SLTH=T;
tr 71 M=EGRESS_MASK TSE=T SLTH=F;
echo " EGR_MASK_MODBASE";
tr 50 M=EGR_MASK_MODBASE;
tr 51 M=EGR_MASK_MODBASE;
tr 52 M=EGR_MASK_MODBASE;
tr 71 M=EGR_MASK_MODBASE TSE=F SLTH=T;
tr 71 M=EGR_MASK_MODBASE TSE=T SLTH=T;
tr 71 M=EGR_MASK_MODBASE TSE=T SLTH=F;
#echo " EGR_MAX_USED_ENTRIES (READONLY)";
#tr 50 M=EGR_MAX_USED_ENTRIES;
#tr 51 M=EGR_MAX_USED_ENTRIES;
#tr 52 M=EGR_MAX_USED_ENTRIES;
echo " EGR_MIRROR_ENCAP_CONTROL";
tr 50 M=EGR_MIRROR_ENCAP_CONTROL;
tr 51 M=EGR_MIRROR_ENCAP_CONTROL;
tr 52 M=EGR_MIRROR_ENCAP_CONTROL;
tr 71 M=EGR_MIRROR_ENCAP_CONTROL TSE=F SLTH=T;
tr 71 M=EGR_MIRROR_ENCAP_CONTROL TSE=T SLTH=T;
tr 71 M=EGR_MIRROR_ENCAP_CONTROL TSE=T SLTH=F;
echo " EGR_MIRROR_ENCAP_DATA_1";
tr 50 M=EGR_MIRROR_ENCAP_DATA_1;
tr 51 M=EGR_MIRROR_ENCAP_DATA_1;
tr 52 M=EGR_MIRROR_ENCAP_DATA_1;
tr 71 M=EGR_MIRROR_ENCAP_DATA_1 TSE=F SLTH=T;
tr 71 M=EGR_MIRROR_ENCAP_DATA_1 TSE=T SLTH=T;
tr 71 M=EGR_MIRROR_ENCAP_DATA_1 TSE=T SLTH=F;
echo " EGR_MIRROR_ENCAP_DATA_2";
tr 50 M=EGR_MIRROR_ENCAP_DATA_2;
tr 51 M=EGR_MIRROR_ENCAP_DATA_2;
tr 52 M=EGR_MIRROR_ENCAP_DATA_2;
tr 71 M=EGR_MIRROR_ENCAP_DATA_2 TSE=F SLTH=T;
tr 71 M=EGR_MIRROR_ENCAP_DATA_2 TSE=T SLTH=T;
tr 71 M=EGR_MIRROR_ENCAP_DATA_2 TSE=T SLTH=F;
#echo " EGR_MMU_REQUESTS (READONLY)";
#tr 50 M=EGR_MMU_REQUESTS;
#tr 51 M=EGR_MMU_REQUESTS;
#tr 52 M=EGR_MMU_REQUESTS;
echo " EGR_MOD_MAP_TABLE";
tr 50 M=EGR_MOD_MAP_TABLE;
tr 51 M=EGR_MOD_MAP_TABLE;
tr 52 M=EGR_MOD_MAP_TABLE;
tr 71 M=EGR_MOD_MAP_TABLE TSE=F SLTH=T;
tr 71 M=EGR_MOD_MAP_TABLE TSE=T SLTH=T;
tr 71 M=EGR_MOD_MAP_TABLE TSE=T SLTH=F;
echo " EGR_MPLS_PRI_MAPPING";
tr 50 M=EGR_MPLS_PRI_MAPPING;
tr 51 M=EGR_MPLS_PRI_MAPPING;
tr 52 M=EGR_MPLS_PRI_MAPPING;
tr 71 M=EGR_MPLS_PRI_MAPPING TSE=F SLTH=T;
tr 71 M=EGR_MPLS_PRI_MAPPING TSE=T SLTH=T;
tr 71 M=EGR_MPLS_PRI_MAPPING TSE=T SLTH=F;
echo " EGR_OAM_MAC_ADDRESS";
tr 50 M=EGR_OAM_MAC_ADDRESS;
tr 51 M=EGR_OAM_MAC_ADDRESS;
tr 52 M=EGR_OAM_MAC_ADDRESS;
tr 71 M=EGR_OAM_MAC_ADDRESS TSE=F SLTH=T;
tr 71 M=EGR_OAM_MAC_ADDRESS TSE=T SLTH=T;
tr 71 M=EGR_OAM_MAC_ADDRESS TSE=T SLTH=F;
echo " EGR_PERQ_XMT_COUNTERS";
tr 50 M=EGR_PERQ_XMT_COUNTERS;
tr 51 M=EGR_PERQ_XMT_COUNTERS;
tr 52 M=EGR_PERQ_XMT_COUNTERS;
tr 71 M=EGR_PERQ_XMT_COUNTERS TSE=F SLTH=T;
tr 71 M=EGR_PERQ_XMT_COUNTERS TSE=T SLTH=T;
tr 71 M=EGR_PERQ_XMT_COUNTERS TSE=T SLTH=F;
echo " EGR_PER_Q_ECN_MARKED";
tr 50 M=EGR_PER_Q_ECN_MARKED;
tr 51 M=EGR_PER_Q_ECN_MARKED;
tr 52 M=EGR_PER_Q_ECN_MARKED;
tr 71 M=EGR_PER_Q_ECN_MARKED TSE=F SLTH=T;
tr 71 M=EGR_PER_Q_ECN_MARKED TSE=T SLTH=T;
tr 71 M=EGR_PER_Q_ECN_MARKED TSE=T SLTH=F;
echo " EGR_PFC_CONTROL";
tr 50 M=EGR_PFC_CONTROL;
tr 51 M=EGR_PFC_CONTROL;
tr 52 M=EGR_PFC_CONTROL;
tr 71 M=EGR_PFC_CONTROL TSE=F SLTH=T;
tr 71 M=EGR_PFC_CONTROL TSE=T SLTH=T;
tr 71 M=EGR_PFC_CONTROL TSE=T SLTH=F;
echo " EGR_PORT_CREDIT_RESET";
tr 50 M=EGR_PORT_CREDIT_RESET;
tr 51 M=EGR_PORT_CREDIT_RESET;
tr 52 M=EGR_PORT_CREDIT_RESET;
tr 71 M=EGR_PORT_CREDIT_RESET TSE=F SLTH=T;
tr 71 M=EGR_PORT_CREDIT_RESET TSE=T SLTH=T;
tr 71 M=EGR_PORT_CREDIT_RESET TSE=T SLTH=F;
#echo " EGR_PORT_REQUESTS (READONLY)";
#tr 50 M=EGR_PORT_REQUESTS;
#tr 51 M=EGR_PORT_REQUESTS;
#tr 52 M=EGR_PORT_REQUESTS;
echo " EGR_PRI_CNG_MAP";
tr 50 M=EGR_PRI_CNG_MAP;
tr 51 M=EGR_PRI_CNG_MAP;
tr 52 M=EGR_PRI_CNG_MAP;
tr 71 M=EGR_PRI_CNG_MAP TSE=F SLTH=T;
tr 71 M=EGR_PRI_CNG_MAP TSE=T SLTH=T;
tr 71 M=EGR_PRI_CNG_MAP TSE=T SLTH=F;
echo " EGR_VLAN";
tr 50 M=EGR_VLAN;
tr 51 M=EGR_VLAN;
tr 52 M=EGR_VLAN;
tr 71 M=EGR_VLAN TSE=F SLTH=T;
tr 71 M=EGR_VLAN TSE=T SLTH=T;
tr 71 M=EGR_VLAN TSE=T SLTH=F;
echo " EGR_VLAN_COUNTER_PRI_COS_MAP";
tr 50 M=EGR_VLAN_COUNTER_PRI_COS_MAP;
tr 51 M=EGR_VLAN_COUNTER_PRI_COS_MAP;
tr 52 M=EGR_VLAN_COUNTER_PRI_COS_MAP;
tr 71 M=EGR_VLAN_COUNTER_PRI_COS_MAP TSE=F SLTH=T;
tr 71 M=EGR_VLAN_COUNTER_PRI_COS_MAP TSE=T SLTH=T;
tr 71 M=EGR_VLAN_COUNTER_PRI_COS_MAP TSE=T SLTH=F;
echo " EGR_VLAN_COUNTER_TABLE";
tr 50 M=EGR_VLAN_COUNTER_TABLE;
tr 51 M=EGR_VLAN_COUNTER_TABLE;
tr 52 M=EGR_VLAN_COUNTER_TABLE;
tr 71 M=EGR_VLAN_COUNTER_TABLE TSE=F SLTH=T;
tr 71 M=EGR_VLAN_COUNTER_TABLE TSE=T SLTH=T;
tr 71 M=EGR_VLAN_COUNTER_TABLE TSE=T SLTH=F;
echo " EGR_VLAN_STG";
tr 50 M=EGR_VLAN_STG;
tr 51 M=EGR_VLAN_STG;
tr 52 M=EGR_VLAN_STG;
tr 71 M=EGR_VLAN_STG TSE=F SLTH=T;
tr 71 M=EGR_VLAN_STG TSE=T SLTH=T;
tr 71 M=EGR_VLAN_STG TSE=T SLTH=F;
echo " EGR_VLAN_TAG_ACTION_PROFILE";
tr 50 M=EGR_VLAN_TAG_ACTION_PROFILE;
tr 51 M=EGR_VLAN_TAG_ACTION_PROFILE;
tr 52 M=EGR_VLAN_TAG_ACTION_PROFILE;
tr 71 M=EGR_VLAN_TAG_ACTION_PROFILE TSE=F SLTH=T;
tr 71 M=EGR_VLAN_TAG_ACTION_PROFILE TSE=T SLTH=T;
tr 71 M=EGR_VLAN_TAG_ACTION_PROFILE TSE=T SLTH=F;
echo " EGR_VLAN_XLATE";
tr 50 M=EGR_VLAN_XLATE;
tr 51 M=EGR_VLAN_XLATE;
tr 52 M=EGR_VLAN_XLATE;
tr 71 M=EGR_VLAN_XLATE TSE=F SLTH=T;
tr 71 M=EGR_VLAN_XLATE TSE=T SLTH=T;
tr 71 M=EGR_VLAN_XLATE TSE=T SLTH=F;
echo " EM_MTP_INDEX";
tr 50 M=EM_MTP_INDEX;
tr 51 M=EM_MTP_INDEX;
tr 52 M=EM_MTP_INDEX;
tr 71 M=EM_MTP_INDEX TSE=F SLTH=T;
tr 71 M=EM_MTP_INDEX TSE=T SLTH=T;
tr 71 M=EM_MTP_INDEX TSE=T SLTH=F;
echo " FP_COUNTER_TABLE";
tr 50 M=FP_COUNTER_TABLE;
tr 51 M=FP_COUNTER_TABLE;
tr 52 M=FP_COUNTER_TABLE;
tr 71 M=FP_COUNTER_TABLE TSE=F SLTH=T;
tr 71 M=FP_COUNTER_TABLE TSE=T SLTH=T;
tr 71 M=FP_COUNTER_TABLE TSE=T SLTH=F;
echo " FP_GLOBAL_MASK_TCAM";
tr 50 M=FP_GLOBAL_MASK_TCAM;
tr 51 M=FP_GLOBAL_MASK_TCAM;
tr 52 M=FP_GLOBAL_MASK_TCAM;
tr 71 M=FP_GLOBAL_MASK_TCAM TSE=F SLTH=T;
tr 71 M=FP_GLOBAL_MASK_TCAM TSE=T SLTH=T;
tr 71 M=FP_GLOBAL_MASK_TCAM TSE=T SLTH=F;
echo " FP_METER_TABLE";
tr 50 M=FP_METER_TABLE;
tr 51 M=FP_METER_TABLE;
tr 52 M=FP_METER_TABLE;
tr 71 M=FP_METER_TABLE TSE=F SLTH=T;
tr 71 M=FP_METER_TABLE TSE=T SLTH=T;
tr 71 M=FP_METER_TABLE TSE=T SLTH=F;
echo " FP_POLICY_TABLE";
tr 50 M=FP_POLICY_TABLE;
tr 51 M=FP_POLICY_TABLE;
tr 52 M=FP_POLICY_TABLE;
tr 71 M=FP_POLICY_TABLE TSE=F SLTH=T;
tr 71 M=FP_POLICY_TABLE TSE=T SLTH=T;
tr 71 M=FP_POLICY_TABLE TSE=T SLTH=F;
echo " FP_PORT_FIELD_SEL";
tr 50 M=FP_PORT_FIELD_SEL;
tr 51 M=FP_PORT_FIELD_SEL;
tr 52 M=FP_PORT_FIELD_SEL;
tr 71 M=FP_PORT_FIELD_SEL TSE=F SLTH=T;
tr 71 M=FP_PORT_FIELD_SEL TSE=T SLTH=T;
tr 71 M=FP_PORT_FIELD_SEL TSE=T SLTH=F;
echo " FP_PORT_METER_MAP";
tr 50 M=FP_PORT_METER_MAP;
tr 51 M=FP_PORT_METER_MAP;
tr 52 M=FP_PORT_METER_MAP;
tr 71 M=FP_PORT_METER_MAP TSE=F SLTH=T;
tr 71 M=FP_PORT_METER_MAP TSE=T SLTH=T;
tr 71 M=FP_PORT_METER_MAP TSE=T SLTH=F;
echo " FP_RANGE_CHECK";
tr 50 M=FP_RANGE_CHECK;
tr 51 M=FP_RANGE_CHECK;
tr 52 M=FP_RANGE_CHECK;
tr 71 M=FP_RANGE_CHECK TSE=F SLTH=T;
tr 71 M=FP_RANGE_CHECK TSE=T SLTH=T;
tr 71 M=FP_RANGE_CHECK TSE=T SLTH=F;
echo " FP_SLICE_KEY_CONTROL";
tr 50 M=FP_SLICE_KEY_CONTROL;
#tr 51 M=FP_SLICE_KEY_CONTROL;
#tr 52 M=FP_SLICE_KEY_CONTROL;
tr 71 M=FP_SLICE_KEY_CONTROL TSE=F SLTH=T;
tr 71 M=FP_SLICE_KEY_CONTROL TSE=T SLTH=T;
tr 71 M=FP_SLICE_KEY_CONTROL TSE=T SLTH=F;
echo " FP_SLICE_MAP";
tr 50 M=FP_SLICE_MAP;
#tr 51 M=FP_SLICE_MAP;
#tr 52 M=FP_SLICE_MAP;
tr 71 M=FP_SLICE_MAP TSE=F SLTH=T;
tr 71 M=FP_SLICE_MAP TSE=T SLTH=T;
tr 71 M=FP_SLICE_MAP TSE=T SLTH=F;
echo " FP_STORM_CONTROL_METERS";
tr 50 M=FP_STORM_CONTROL_METERS;
tr 51 M=FP_STORM_CONTROL_METERS;
tr 52 M=FP_STORM_CONTROL_METERS;
tr 71 M=FP_STORM_CONTROL_METERS TSE=F SLTH=T;
tr 71 M=FP_STORM_CONTROL_METERS TSE=T SLTH=T;
tr 71 M=FP_STORM_CONTROL_METERS TSE=T SLTH=F;
echo " FP_TCAM";
tr 50 M=FP_TCAM;
tr 51 M=FP_TCAM;
tr 52 M=FP_TCAM;
tr 71 M=FP_TCAM TSE=F SLTH=T;
tr 71 M=FP_TCAM TSE=T SLTH=T;
tr 71 M=FP_TCAM TSE=T SLTH=F;
echo " FP_UDF_OFFSET";
tr 50 M=FP_UDF_OFFSET;
tr 51 M=FP_UDF_OFFSET;
tr 52 M=FP_UDF_OFFSET;
tr 71 M=FP_UDF_OFFSET TSE=F SLTH=T;
tr 71 M=FP_UDF_OFFSET TSE=T SLTH=T;
tr 71 M=FP_UDF_OFFSET TSE=T SLTH=F;
echo " HG_TRUNK_FAILOVER_SET";
tr 50 M=HG_TRUNK_FAILOVER_SET;
tr 51 M=HG_TRUNK_FAILOVER_SET;
tr 52 M=HG_TRUNK_FAILOVER_SET;
tr 71 M=HG_TRUNK_FAILOVER_SET TSE=F SLTH=T;
tr 71 M=HG_TRUNK_FAILOVER_SET TSE=T SLTH=T;
tr 71 M=HG_TRUNK_FAILOVER_SET TSE=T SLTH=F;
echo " IARB_TDM_TABLE";
tr 50 M=IARB_TDM_TABLE;
tr 51 M=IARB_TDM_TABLE;
tr 52 M=IARB_TDM_TABLE;
tr 71 M=IARB_TDM_TABLE TSE=F SLTH=T;
tr 71 M=IARB_TDM_TABLE TSE=T SLTH=T;
tr 71 M=IARB_TDM_TABLE TSE=T SLTH=F;
#echo " IFP_PORT_FIELD_SEL";
#HWALIAS to FP_PORT_FIELD_SEL -- NOTEST
#tr 50 M=IFP_PORT_FIELD_SEL;
#tr 51 M=IFP_PORT_FIELD_SEL;
#tr 52 M=IFP_PORT_FIELD_SEL;
#tr 71 M=IFP_PORT_FIELD_SEL TSE=F SLTH=T;
#tr 71 M=IFP_PORT_FIELD_SEL TSE=T SLTH=T;
#tr 71 M=IFP_PORT_FIELD_SEL TSE=T SLTH=F;
echo " IFP_REDIRECTION_PROFILE";
tr 50 M=IFP_REDIRECTION_PROFILE;
tr 51 M=IFP_REDIRECTION_PROFILE;
tr 52 M=IFP_REDIRECTION_PROFILE;
tr 71 M=IFP_REDIRECTION_PROFILE TSE=F SLTH=T;
tr 71 M=IFP_REDIRECTION_PROFILE TSE=T SLTH=T;
tr 71 M=IFP_REDIRECTION_PROFILE TSE=T SLTH=F;
echo " IM_MTP_INDEX";
tr 50 M=IM_MTP_INDEX;
tr 51 M=IM_MTP_INDEX;
tr 52 M=IM_MTP_INDEX;
tr 71 M=IM_MTP_INDEX TSE=F SLTH=T;
tr 71 M=IM_MTP_INDEX TSE=T SLTH=T;
tr 71 M=IM_MTP_INDEX TSE=T SLTH=F;
echo " ING_1588_INGRESS_CTRL";
tr 50 M=ING_1588_INGRESS_CTRL;
tr 51 M=ING_1588_INGRESS_CTRL;
tr 52 M=ING_1588_INGRESS_CTRL;
tr 71 M=ING_1588_INGRESS_CTRL TSE=F SLTH=T;
tr 71 M=ING_1588_INGRESS_CTRL TSE=T SLTH=T;
tr 71 M=ING_1588_INGRESS_CTRL TSE=T SLTH=F;
echo " ING_ETAG_PCP_MAPPING";
tr 50 M=ING_ETAG_PCP_MAPPING;
tr 51 M=ING_ETAG_PCP_MAPPING;
tr 52 M=ING_ETAG_PCP_MAPPING;
tr 71 M=ING_ETAG_PCP_MAPPING TSE=F SLTH=T;
tr 71 M=ING_ETAG_PCP_MAPPING TSE=T SLTH=T;
tr 71 M=ING_ETAG_PCP_MAPPING TSE=T SLTH=F;
echo " ING_IPV6_MC_RESERVED_ADDRESS";
tr 50 M=ING_IPV6_MC_RESERVED_ADDRESS;
#tr 51 M=ING_IPV6_MC_RESERVED_ADDRESS;
#tr 52 M=ING_IPV6_MC_RESERVED_ADDRESS;
tr 71 M=ING_IPV6_MC_RESERVED_ADDRESS TSE=F SLTH=T;
tr 71 M=ING_IPV6_MC_RESERVED_ADDRESS TSE=T SLTH=T;
tr 71 M=ING_IPV6_MC_RESERVED_ADDRESS TSE=T SLTH=F;
echo " ING_L3_NEXT_HOP";
tr 50 M=ING_L3_NEXT_HOP;
tr 51 M=ING_L3_NEXT_HOP;
tr 52 M=ING_L3_NEXT_HOP;
tr 71 M=ING_L3_NEXT_HOP TSE=F SLTH=T;
tr 71 M=ING_L3_NEXT_HOP TSE=T SLTH=T;
tr 71 M=ING_L3_NEXT_HOP TSE=T SLTH=F;
echo " ING_MOD_MAP_TABLE";
tr 50 M=ING_MOD_MAP_TABLE;
tr 51 M=ING_MOD_MAP_TABLE;
tr 52 M=ING_MOD_MAP_TABLE;
tr 71 M=ING_MOD_MAP_TABLE TSE=F SLTH=T;
tr 71 M=ING_MOD_MAP_TABLE TSE=T SLTH=T;
tr 71 M=ING_MOD_MAP_TABLE TSE=T SLTH=F;
echo " ING_PHYSICAL_TO_LOGICAL_PORT_NUMBER_MAPPING_TABLE";
tr 50 M=ING_PHYSICAL_TO_LOGICAL_PORT_NUMBER_MAPPING_TABLE;
tr 51 M=ING_PHYSICAL_TO_LOGICAL_PORT_NUMBER_MAPPING_TABLE;
tr 52 M=ING_PHYSICAL_TO_LOGICAL_PORT_NUMBER_MAPPING_TABLE;
tr 71 M=ING_PHYSICAL_TO_LOGICAL_PORT_NUMBER_MAPPING_TABLE TSE=F SLTH=T;
tr 71 M=ING_PHYSICAL_TO_LOGICAL_PORT_NUMBER_MAPPING_TABLE TSE=T SLTH=T;
tr 71 M=ING_PHYSICAL_TO_LOGICAL_PORT_NUMBER_MAPPING_TABLE TSE=T SLTH=F;
echo " ING_PRI_CNG_MAP";
tr 50 M=ING_PRI_CNG_MAP;
tr 51 M=ING_PRI_CNG_MAP;
tr 52 M=ING_PRI_CNG_MAP;
tr 71 M=ING_PRI_CNG_MAP TSE=F SLTH=T;
tr 71 M=ING_PRI_CNG_MAP TSE=T SLTH=T;
tr 71 M=ING_PRI_CNG_MAP TSE=T SLTH=F;
echo " ING_SERVICE_PRI_MAP";
tr 50 M=ING_SERVICE_PRI_MAP;
tr 51 M=ING_SERVICE_PRI_MAP;
tr 52 M=ING_SERVICE_PRI_MAP;
tr 71 M=ING_SERVICE_PRI_MAP TSE=F SLTH=T;
tr 71 M=ING_SERVICE_PRI_MAP TSE=T SLTH=T;
tr 71 M=ING_SERVICE_PRI_MAP TSE=T SLTH=F;
echo " ING_VLAN_COUNTER_PRI_COS_MAP";
tr 50 M=ING_VLAN_COUNTER_PRI_COS_MAP;
tr 51 M=ING_VLAN_COUNTER_PRI_COS_MAP;
tr 52 M=ING_VLAN_COUNTER_PRI_COS_MAP;
tr 71 M=ING_VLAN_COUNTER_PRI_COS_MAP TSE=F SLTH=T;
tr 71 M=ING_VLAN_COUNTER_PRI_COS_MAP TSE=T SLTH=T;
tr 71 M=ING_VLAN_COUNTER_PRI_COS_MAP TSE=T SLTH=F;
echo " ING_VLAN_COUNTER_TABLE";
tr 50 M=ING_VLAN_COUNTER_TABLE;
tr 51 M=ING_VLAN_COUNTER_TABLE;
tr 52 M=ING_VLAN_COUNTER_TABLE;
tr 71 M=ING_VLAN_COUNTER_TABLE TSE=F SLTH=T;
tr 71 M=ING_VLAN_COUNTER_TABLE TSE=T SLTH=T;
tr 71 M=ING_VLAN_COUNTER_TABLE TSE=T SLTH=F;
echo " ING_VLAN_RANGE";
tr 50 M=ING_VLAN_RANGE;
tr 51 M=ING_VLAN_RANGE;
tr 52 M=ING_VLAN_RANGE;
tr 71 M=ING_VLAN_RANGE TSE=F SLTH=T;
tr 71 M=ING_VLAN_RANGE TSE=T SLTH=T;
tr 71 M=ING_VLAN_RANGE TSE=T SLTH=F;
echo " ING_VLAN_TAG_ACTION_PROFILE";
tr 50 M=ING_VLAN_TAG_ACTION_PROFILE;
tr 51 M=ING_VLAN_TAG_ACTION_PROFILE;
tr 52 M=ING_VLAN_TAG_ACTION_PROFILE;
tr 71 M=ING_VLAN_TAG_ACTION_PROFILE TSE=F SLTH=T;
tr 71 M=ING_VLAN_TAG_ACTION_PROFILE TSE=T SLTH=T;
tr 71 M=ING_VLAN_TAG_ACTION_PROFILE TSE=T SLTH=F;
echo " INITIAL_ING_L3_NEXT_HOP";
tr 50 M=INITIAL_ING_L3_NEXT_HOP;
tr 51 M=INITIAL_ING_L3_NEXT_HOP;
tr 52 M=INITIAL_ING_L3_NEXT_HOP;
tr 71 M=INITIAL_ING_L3_NEXT_HOP TSE=F SLTH=T;
tr 71 M=INITIAL_ING_L3_NEXT_HOP TSE=T SLTH=T;
tr 71 M=INITIAL_ING_L3_NEXT_HOP TSE=T SLTH=F;
echo " INITIAL_L3_ECMP"; 
tr 50 M=INITIAL_L3_ECMP; 
tr 51 M=INITIAL_L3_ECMP; 
tr 52 M=INITIAL_L3_ECMP;
tr 71 M=INITIAL_L3_ECMP TSE=F SLTH=T;
tr 71 M=INITIAL_L3_ECMP TSE=T SLTH=T;
tr 71 M=INITIAL_L3_ECMP TSE=T SLTH=F;
echo " INITIAL_L3_ECMP_GROUP";
tr 50 M=INITIAL_L3_ECMP_GROUP;
tr 51 M=INITIAL_L3_ECMP_GROUP;
tr 52 M=INITIAL_L3_ECMP_GROUP;
tr 71 M=INITIAL_L3_ECMP_GROUP TSE=F SLTH=T;
tr 71 M=INITIAL_L3_ECMP_GROUP TSE=T SLTH=T;
tr 71 M=INITIAL_L3_ECMP_GROUP TSE=T SLTH=F;
echo " INT_CN_TO_MMUIF_MAPPING";
tr 50 M=INT_CN_TO_MMUIF_MAPPING;
tr 51 M=INT_CN_TO_MMUIF_MAPPING;
tr 52 M=INT_CN_TO_MMUIF_MAPPING;
tr 71 M=INT_CN_TO_MMUIF_MAPPING TSE=F SLTH=T;
tr 71 M=INT_CN_TO_MMUIF_MAPPING TSE=T SLTH=T;
tr 71 M=INT_CN_TO_MMUIF_MAPPING TSE=T SLTH=F;
echo " IPORT_TABLE";
tr 50 M=IPORT_TABLE;
tr 51 M=IPORT_TABLE;
tr 52 M=IPORT_TABLE;
tr 71 M=IPORT_TABLE TSE=F SLTH=T;
tr 71 M=IPORT_TABLE TSE=T SLTH=T;
tr 71 M=IPORT_TABLE TSE=T SLTH=F;
echo " IPV4_IN_IPV6_PREFIX_MATCH_TABLE";
tr 50 M=IPV4_IN_IPV6_PREFIX_MATCH_TABLE;
tr 51 M=IPV4_IN_IPV6_PREFIX_MATCH_TABLE;
tr 52 M=IPV4_IN_IPV6_PREFIX_MATCH_TABLE;
tr 71 M=IPV4_IN_IPV6_PREFIX_MATCH_TABLE TSE=F SLTH=T;
tr 71 M=IPV4_IN_IPV6_PREFIX_MATCH_TABLE TSE=T SLTH=T;
tr 71 M=IPV4_IN_IPV6_PREFIX_MATCH_TABLE TSE=T SLTH=F;
echo " IPV6_PROXY_ENABLE_TABLE";
tr 50 M=IPV6_PROXY_ENABLE_TABLE;
tr 51 M=IPV6_PROXY_ENABLE_TABLE;
tr 52 M=IPV6_PROXY_ENABLE_TABLE;
tr 71 M=IPV6_PROXY_ENABLE_TABLE TSE=F SLTH=T;
tr 71 M=IPV6_PROXY_ENABLE_TABLE TSE=T SLTH=T;
tr 71 M=IPV6_PROXY_ENABLE_TABLE TSE=T SLTH=F;
echo " IP_TO_INT_CN_MAPPING";
tr 50 M=IP_TO_INT_CN_MAPPING;
tr 51 M=IP_TO_INT_CN_MAPPING;
tr 52 M=IP_TO_INT_CN_MAPPING;
tr 71 M=IP_TO_INT_CN_MAPPING TSE=F SLTH=T;
tr 71 M=IP_TO_INT_CN_MAPPING TSE=T SLTH=T;
tr 71 M=IP_TO_INT_CN_MAPPING TSE=T SLTH=F;
echo " L2MC";
tr 50 M=L2MC;
tr 51 M=L2MC;
tr 52 M=L2MC;
tr 71 M=L2MC TSE=F SLTH=T;
tr 71 M=L2MC TSE=T SLTH=T;
tr 71 M=L2MC TSE=T SLTH=F;
echo " L2X";
tr 50 M=L2X;
tr 51 M=L2X;
tr 52 M=L2X;
tr 71 M=L2X TSE=F SLTH=T;
tr 71 M=L2X TSE=T SLTH=T;
tr 71 M=L2X TSE=T SLTH=F;
echo " L2_ENTRY_ONLY";
tr 50 M=L2_ENTRY_ONLY;
tr 51 M=L2_ENTRY_ONLY;
tr 52 M=L2_ENTRY_ONLY;
tr 71 M=L2_ENTRY_ONLY TSE=F SLTH=T;
tr 71 M=L2_ENTRY_ONLY TSE=T SLTH=T;
tr 71 M=L2_ENTRY_ONLY TSE=T SLTH=F;
echo " L2_ENTRY_OVERFLOW";
tr 50 M=L2_ENTRY_OVERFLOW;
tr 51 M=L2_ENTRY_OVERFLOW;
tr 52 M=L2_ENTRY_OVERFLOW;
tr 71 M=L2_ENTRY_OVERFLOW TSE=F SLTH=T;
tr 71 M=L2_ENTRY_OVERFLOW TSE=T SLTH=T;
tr 71 M=L2_ENTRY_OVERFLOW TSE=T SLTH=F;
echo " L2_HITDA_ONLY";
tr 50 M=L2_HITDA_ONLY;
tr 51 M=L2_HITDA_ONLY;
tr 52 M=L2_HITDA_ONLY;
tr 71 M=L2_HITDA_ONLY TSE=F SLTH=T;
tr 71 M=L2_HITDA_ONLY TSE=T SLTH=T;
tr 71 M=L2_HITDA_ONLY TSE=T SLTH=F;
echo " L2_HITSA_ONLY";
tr 50 M=L2_HITSA_ONLY;
tr 51 M=L2_HITSA_ONLY;
tr 52 M=L2_HITSA_ONLY;
tr 71 M=L2_HITSA_ONLY TSE=F SLTH=T;
tr 71 M=L2_HITSA_ONLY TSE=T SLTH=T;
tr 71 M=L2_HITSA_ONLY TSE=T SLTH=F;
echo " L2_MOD_FIFO";
tr 50 M=L2_MOD_FIFO;
tr 51 M=L2_MOD_FIFO;
tr 52 M=L2_MOD_FIFO;
tr 71 M=L2_MOD_FIFO TSE=F SLTH=T;
tr 71 M=L2_MOD_FIFO TSE=T SLTH=T;
tr 71 M=L2_MOD_FIFO TSE=T SLTH=F;
echo " L2_USER_ENTRY";
tr 50 M=L2_USER_ENTRY;
tr 51 M=L2_USER_ENTRY;
tr 52 M=L2_USER_ENTRY;
tr 71 M=L2_USER_ENTRY TSE=F SLTH=T;
tr 71 M=L2_USER_ENTRY TSE=T SLTH=T;
tr 71 M=L2_USER_ENTRY TSE=T SLTH=F;
echo " L2_USER_ENTRY_DATA_ONLY";
tr 50 M=L2_USER_ENTRY_DATA_ONLY;
tr 51 M=L2_USER_ENTRY_DATA_ONLY;
tr 52 M=L2_USER_ENTRY_DATA_ONLY;
tr 71 M=L2_USER_ENTRY_DATA_ONLY TSE=F SLTH=T;
tr 71 M=L2_USER_ENTRY_DATA_ONLY TSE=T SLTH=T;
tr 71 M=L2_USER_ENTRY_DATA_ONLY TSE=T SLTH=F;
echo " L2_USER_ENTRY_ONLY";
tr 50 M=L2_USER_ENTRY_ONLY;
tr 51 M=L2_USER_ENTRY_ONLY;
tr 52 M=L2_USER_ENTRY_ONLY;
tr 71 M=L2_USER_ENTRY_ONLY TSE=F SLTH=T;
tr 71 M=L2_USER_ENTRY_ONLY TSE=T SLTH=T;
tr 71 M=L2_USER_ENTRY_ONLY TSE=T SLTH=F;
echo " L3_DEFIP";
tr 50 M=L3_DEFIP;
tr 51 M=L3_DEFIP;
tr 52 M=L3_DEFIP;
tr 71 M=L3_DEFIP TSE=F SLTH=T;
tr 71 M=L3_DEFIP TSE=T SLTH=T;
tr 71 M=L3_DEFIP TSE=T SLTH=F;
echo " L3_DEFIP_DATA_ONLY";
tr 50 M=L3_DEFIP_DATA_ONLY;
tr 51 M=L3_DEFIP_DATA_ONLY;
tr 52 M=L3_DEFIP_DATA_ONLY;
tr 71 M=L3_DEFIP_DATA_ONLY TSE=F SLTH=T;
tr 71 M=L3_DEFIP_DATA_ONLY TSE=T SLTH=T;
tr 71 M=L3_DEFIP_DATA_ONLY TSE=T SLTH=F;
echo " L3_DEFIP_HIT_ONLY";
tr 50 M=L3_DEFIP_HIT_ONLY;
tr 51 M=L3_DEFIP_HIT_ONLY;
tr 52 M=L3_DEFIP_HIT_ONLY;
tr 71 M=L3_DEFIP_HIT_ONLY TSE=F SLTH=T;
tr 71 M=L3_DEFIP_HIT_ONLY TSE=T SLTH=T;
tr 71 M=L3_DEFIP_HIT_ONLY TSE=T SLTH=F;
echo " L3_DEFIP_ONLY";
tr 50 M=L3_DEFIP_ONLY;
tr 51 M=L3_DEFIP_ONLY;
tr 52 M=L3_DEFIP_ONLY;
tr 71 M=L3_DEFIP_ONLY TSE=F SLTH=T;
tr 71 M=L3_DEFIP_ONLY TSE=T SLTH=T;
tr 71 M=L3_DEFIP_ONLY TSE=T SLTH=F;
echo " L3_ECMP";
tr 50 M=L3_ECMP;
tr 51 M=L3_ECMP;
tr 52 M=L3_ECMP;
tr 71 M=L3_ECMP TSE=F SLTH=T;
tr 71 M=L3_ECMP TSE=T SLTH=T;
tr 71 M=L3_ECMP TSE=T SLTH=F;
echo " L3_ECMP_GROUP";
tr 50 M=L3_ECMP_GROUP;
tr 51 M=L3_ECMP_GROUP;
tr 52 M=L3_ECMP_GROUP;
tr 71 M=L3_ECMP_GROUP TSE=F SLTH=T;
tr 71 M=L3_ECMP_GROUP TSE=T SLTH=T;
tr 71 M=L3_ECMP_GROUP TSE=T SLTH=F;
echo " L3_ENTRY_HIT_ONLY";
tr 50 M=L3_ENTRY_HIT_ONLY;
tr 51 M=L3_ENTRY_HIT_ONLY;
tr 52 M=L3_ENTRY_HIT_ONLY;
tr 71 M=L3_ENTRY_HIT_ONLY TSE=F SLTH=T;
tr 71 M=L3_ENTRY_HIT_ONLY TSE=T SLTH=T;
tr 71 M=L3_ENTRY_HIT_ONLY TSE=T SLTH=F;
echo " L3_ENTRY_IPV4_MULTICAST";
tr 50 M=L3_ENTRY_IPV4_MULTICAST;
tr 51 M=L3_ENTRY_IPV4_MULTICAST;
tr 52 M=L3_ENTRY_IPV4_MULTICAST;
tr 71 M=L3_ENTRY_IPV4_MULTICAST TSE=F SLTH=T;
tr 71 M=L3_ENTRY_IPV4_MULTICAST TSE=T SLTH=T;
tr 71 M=L3_ENTRY_IPV4_MULTICAST TSE=T SLTH=F;
echo " L3_ENTRY_IPV4_UNICAST";
tr 50 M=L3_ENTRY_IPV4_UNICAST;
tr 51 M=L3_ENTRY_IPV4_UNICAST;
tr 52 M=L3_ENTRY_IPV4_UNICAST;
tr 71 M=L3_ENTRY_IPV4_UNICAST TSE=F SLTH=T;
tr 71 M=L3_ENTRY_IPV4_UNICAST TSE=T SLTH=T;
tr 71 M=L3_ENTRY_IPV4_UNICAST TSE=T SLTH=F;
echo " L3_ENTRY_IPV6_MULTICAST";
tr 50 M=L3_ENTRY_IPV6_MULTICAST;
tr 51 M=L3_ENTRY_IPV6_MULTICAST;
tr 52 M=L3_ENTRY_IPV6_MULTICAST;
tr 71 M=L3_ENTRY_IPV6_MULTICAST TSE=F SLTH=T;
tr 71 M=L3_ENTRY_IPV6_MULTICAST TSE=T SLTH=T;
tr 71 M=L3_ENTRY_IPV6_MULTICAST TSE=T SLTH=F;
echo " L3_ENTRY_IPV6_UNICAST";
tr 50 M=L3_ENTRY_IPV6_UNICAST;
tr 51 M=L3_ENTRY_IPV6_UNICAST;
tr 52 M=L3_ENTRY_IPV6_UNICAST;
tr 71 M=L3_ENTRY_IPV6_UNICAST TSE=F SLTH=T;
tr 71 M=L3_ENTRY_IPV6_UNICAST TSE=T SLTH=T;
tr 71 M=L3_ENTRY_IPV6_UNICAST TSE=T SLTH=F;
echo " L3_ENTRY_ONLY";
tr 50 M=L3_ENTRY_ONLY;
tr 51 M=L3_ENTRY_ONLY;
tr 52 M=L3_ENTRY_ONLY;
tr 71 M=L3_ENTRY_ONLY TSE=F SLTH=T;
tr 71 M=L3_ENTRY_ONLY TSE=T SLTH=T;
tr 71 M=L3_ENTRY_ONLY TSE=T SLTH=F;
echo " L3_ENTRY_VALID_ONLY";
tr 50 M=L3_ENTRY_VALID_ONLY;
tr 51 M=L3_ENTRY_VALID_ONLY;
tr 52 M=L3_ENTRY_VALID_ONLY;
tr 71 M=L3_ENTRY_VALID_ONLY TSE=F SLTH=T;
tr 71 M=L3_ENTRY_VALID_ONLY TSE=T SLTH=T;
tr 71 M=L3_ENTRY_VALID_ONLY TSE=T SLTH=F;
echo " L3_IIF";
tr 50 M=L3_IIF;
tr 51 M=L3_IIF;
tr 52 M=L3_IIF;
tr 71 M=L3_IIF TSE=F SLTH=T;
tr 71 M=L3_IIF TSE=T SLTH=T;
tr 71 M=L3_IIF TSE=T SLTH=F;
echo " L3_IPMC";
tr 50 M=L3_IPMC;
tr 51 M=L3_IPMC;
tr 52 M=L3_IPMC;
tr 71 M=L3_IPMC TSE=F SLTH=T;
tr 71 M=L3_IPMC TSE=T SLTH=T;
tr 71 M=L3_IPMC TSE=T SLTH=F;
echo " L3_MTU_VALUES";
tr 50 M=L3_MTU_VALUES;
tr 51 M=L3_MTU_VALUES;
tr 52 M=L3_MTU_VALUES;
tr 71 M=L3_MTU_VALUES TSE=F SLTH=T;
tr 71 M=L3_MTU_VALUES TSE=T SLTH=T;
tr 71 M=L3_MTU_VALUES TSE=T SLTH=F;
echo " LMEP";
tr 50 M=LMEP;
tr 51 M=LMEP;
tr 52 M=LMEP;
tr 71 M=LMEP TSE=F SLTH=T;
tr 71 M=LMEP TSE=T SLTH=T;
tr 71 M=LMEP TSE=T SLTH=F;
echo " LMEP_DA";
tr 50 M=LMEP_DA;
tr 51 M=LMEP_DA;
tr 52 M=LMEP_DA;
tr 71 M=LMEP_DA TSE=F SLTH=T;
tr 71 M=LMEP_DA TSE=T SLTH=T;
tr 71 M=LMEP_DA TSE=T SLTH=F;
echo " LPORT_TAB";
tr 50 M=LPORT_TAB;
tr 51 M=LPORT_TAB;
tr 52 M=LPORT_TAB;
tr 71 M=LPORT_TAB TSE=F SLTH=T;
tr 71 M=LPORT_TAB TSE=T SLTH=T;
tr 71 M=LPORT_TAB TSE=T SLTH=F;
echo " MAC_BLOCK";
tr 50 M=MAC_BLOCK;
tr 51 M=MAC_BLOCK;
tr 52 M=MAC_BLOCK;
tr 71 M=MAC_BLOCK TSE=F SLTH=T;
tr 71 M=MAC_BLOCK TSE=T SLTH=T;
tr 71 M=MAC_BLOCK TSE=T SLTH=F;
echo " MAID_REDUCTION";
tr 50 M=MAID_REDUCTION;
tr 51 M=MAID_REDUCTION;
tr 52 M=MAID_REDUCTION;
tr 71 M=MAID_REDUCTION TSE=F SLTH=T;
tr 71 M=MAID_REDUCTION TSE=T SLTH=T;
tr 71 M=MAID_REDUCTION TSE=T SLTH=F;
echo " MA_INDEX";
tr 50 M=MA_INDEX;
tr 51 M=MA_INDEX;
tr 52 M=MA_INDEX;
tr 71 M=MA_INDEX TSE=F SLTH=T;
tr 71 M=MA_INDEX TSE=T SLTH=T;
tr 71 M=MA_INDEX TSE=T SLTH=F;
echo " MA_STATE";
tr 50 M=MA_STATE;
tr 51 M=MA_STATE;
tr 52 M=MA_STATE;
tr 71 M=MA_STATE TSE=F SLTH=T;
tr 71 M=MA_STATE TSE=T SLTH=T;
tr 71 M=MA_STATE TSE=T SLTH=F;
echo " MMU_AGING_CTR";
tr 50 M=MMU_AGING_CTR;
tr 51 M=MMU_AGING_CTR;
tr 52 M=MMU_AGING_CTR;
tr 71 M=MMU_AGING_CTR TSE=F SLTH=T;
tr 71 M=MMU_AGING_CTR TSE=T SLTH=T;
tr 71 M=MMU_AGING_CTR TSE=T SLTH=F;
echo " MMU_AGING_EXP";
tr 50 M=MMU_AGING_EXP;
tr 51 M=MMU_AGING_EXP;
tr 52 M=MMU_AGING_EXP;
tr 71 M=MMU_AGING_EXP TSE=F SLTH=T;
tr 71 M=MMU_AGING_EXP TSE=T SLTH=T;
tr 71 M=MMU_AGING_EXP TSE=T SLTH=F;
echo " MMU_ARB_TDM_TABLE";
tr 50 M=MMU_ARB_TDM_TABLE;
tr 51 M=MMU_ARB_TDM_TABLE;
tr 52 M=MMU_ARB_TDM_TABLE;
tr 71 M=MMU_ARB_TDM_TABLE TSE=F SLTH=T;
tr 71 M=MMU_ARB_TDM_TABLE TSE=T SLTH=T;
tr 71 M=MMU_ARB_TDM_TABLE TSE=T SLTH=F;
echo " MMU_CBPCellHeader";
tr 50 M=MMU_CBPCellHeader;
tr 51 M=MMU_CBPCellHeader;
tr 52 M=MMU_CBPCellHeader;
tr 71 M=MMU_CBPCellHeader TSE=F SLTH=T;
tr 71 M=MMU_CBPCellHeader TSE=T SLTH=T;
tr 71 M=MMU_CBPCellHeader TSE=T SLTH=F;
echo " MMU_CBPData0";
tr 50 M=MMU_CBPData0;
tr 51 M=MMU_CBPData0;
tr 52 M=MMU_CBPData0;
tr 71 M=MMU_CBPData0 TSE=F SLTH=T;
tr 71 M=MMU_CBPData0 TSE=T SLTH=T;
tr 71 M=MMU_CBPData0 TSE=T SLTH=F;
echo " MMU_CBPData1";
tr 50 M=MMU_CBPData1;
tr 51 M=MMU_CBPData1;
tr 52 M=MMU_CBPData1;
tr 71 M=MMU_CBPData1 TSE=F SLTH=T;
tr 71 M=MMU_CBPData1 TSE=T SLTH=T;
tr 71 M=MMU_CBPData1 TSE=T SLTH=F;
echo " MMU_CBPData2";
tr 50 M=MMU_CBPData2;
tr 51 M=MMU_CBPData2;
tr 52 M=MMU_CBPData2;
tr 71 M=MMU_CBPData2 TSE=F SLTH=T;
tr 71 M=MMU_CBPData2 TSE=T SLTH=T;
tr 71 M=MMU_CBPData2 TSE=T SLTH=F;
echo " MMU_CBPData3";
tr 50 M=MMU_CBPData3;
tr 51 M=MMU_CBPData3;
tr 52 M=MMU_CBPData3;
tr 71 M=MMU_CBPData3 TSE=F SLTH=T;
tr 71 M=MMU_CBPData3 TSE=T SLTH=T;
tr 71 M=MMU_CBPData3 TSE=T SLTH=F;
echo " MMU_CBPData4";
tr 50 M=MMU_CBPData4;
tr 51 M=MMU_CBPData4;
tr 52 M=MMU_CBPData4;
tr 71 M=MMU_CBPData4 TSE=F SLTH=T;
tr 71 M=MMU_CBPData4 TSE=T SLTH=T;
tr 71 M=MMU_CBPData4 TSE=T SLTH=F;
echo " MMU_CBPData5";
tr 50 M=MMU_CBPData5;
tr 51 M=MMU_CBPData5;
tr 52 M=MMU_CBPData5;
tr 71 M=MMU_CBPData5 TSE=F SLTH=T;
tr 71 M=MMU_CBPData5 TSE=T SLTH=T;
tr 71 M=MMU_CBPData5 TSE=T SLTH=F;
echo " MMU_CBPData6";
tr 50 M=MMU_CBPData6;
tr 51 M=MMU_CBPData6;
tr 52 M=MMU_CBPData6;
tr 71 M=MMU_CBPData6 TSE=F SLTH=T;
tr 71 M=MMU_CBPData6 TSE=T SLTH=T;
tr 71 M=MMU_CBPData6 TSE=T SLTH=F;
echo " MMU_CBPData7";
tr 50 M=MMU_CBPData7;
tr 51 M=MMU_CBPData7;
tr 52 M=MMU_CBPData7;
tr 71 M=MMU_CBPData7 TSE=F SLTH=T;
tr 71 M=MMU_CBPData7 TSE=T SLTH=T;
tr 71 M=MMU_CBPData7 TSE=T SLTH=F;
echo " MMU_CBPPktHeader0";
tr 50 M=MMU_CBPPktHeader0;
tr 51 M=MMU_CBPPktHeader0;
tr 52 M=MMU_CBPPktHeader0;
tr 71 M=MMU_CBPPktHeader0 TSE=F SLTH=T;
tr 71 M=MMU_CBPPktHeader0 TSE=T SLTH=T;
tr 71 M=MMU_CBPPktHeader0 TSE=T SLTH=F;
echo " MMU_CBPPktHeader1";
tr 50 M=MMU_CBPPktHeader1;
tr 51 M=MMU_CBPPktHeader1;
tr 52 M=MMU_CBPPktHeader1;
tr 71 M=MMU_CBPPktHeader1 TSE=F SLTH=T;
tr 71 M=MMU_CBPPktHeader1 TSE=T SLTH=T;
tr 71 M=MMU_CBPPktHeader1 TSE=T SLTH=F;
echo " MMU_CBPPktHeader2";
tr 50 M=MMU_CBPPktHeader2;
tr 51 M=MMU_CBPPktHeader2;
tr 52 M=MMU_CBPPktHeader2;
tr 71 M=MMU_CBPPktHeader2 TSE=F SLTH=T;
tr 71 M=MMU_CBPPktHeader2 TSE=T SLTH=T;
tr 71 M=MMU_CBPPktHeader2 TSE=T SLTH=F;
echo " MMU_CBPPktHeader_EXT";
tr 50 M=MMU_CBPPktHeader_EXT;
tr 51 M=MMU_CBPPktHeader_EXT;
tr 52 M=MMU_CBPPktHeader_EXT;
tr 71 M=MMU_CBPPktHeader_EXT TSE=F SLTH=T;
tr 71 M=MMU_CBPPktHeader_EXT TSE=T SLTH=T;
tr 71 M=MMU_CBPPktHeader_EXT TSE=T SLTH=F;
echo " MMU_CCP";
tr 50 M=MMU_CCP;
tr 51 M=MMU_CCP;
tr 52 M=MMU_CCP;
tr 71 M=MMU_CCP TSE=F SLTH=T;
tr 71 M=MMU_CCP TSE=T SLTH=T;
tr 71 M=MMU_CCP TSE=T SLTH=F;
echo " MMU_CFAP";
tr 50 M=MMU_CFAP;
tr 51 M=MMU_CFAP;
tr 52 M=MMU_CFAP;
tr 71 M=MMU_CFAP TSE=F SLTH=T;
tr 71 M=MMU_CFAP TSE=T SLTH=T;
tr 71 M=MMU_CFAP TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL10";
tr 50 M=MMU_IPMC_GROUP_TBL10;
tr 51 M=MMU_IPMC_GROUP_TBL10;
tr 52 M=MMU_IPMC_GROUP_TBL10;
tr 71 M=MMU_IPMC_GROUP_TBL10 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL10 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL10 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL11";
tr 50 M=MMU_IPMC_GROUP_TBL11;
tr 51 M=MMU_IPMC_GROUP_TBL11;
tr 52 M=MMU_IPMC_GROUP_TBL11;
tr 71 M=MMU_IPMC_GROUP_TBL11 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL11 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL11 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL12";
tr 50 M=MMU_IPMC_GROUP_TBL12;
tr 51 M=MMU_IPMC_GROUP_TBL12;
tr 52 M=MMU_IPMC_GROUP_TBL12;
tr 71 M=MMU_IPMC_GROUP_TBL12 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL12 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL12 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL13";
tr 50 M=MMU_IPMC_GROUP_TBL13;
tr 51 M=MMU_IPMC_GROUP_TBL13;
tr 52 M=MMU_IPMC_GROUP_TBL13;
tr 71 M=MMU_IPMC_GROUP_TBL13 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL13 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL13 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL14";
tr 50 M=MMU_IPMC_GROUP_TBL14;
tr 51 M=MMU_IPMC_GROUP_TBL14;
tr 52 M=MMU_IPMC_GROUP_TBL14;
tr 71 M=MMU_IPMC_GROUP_TBL14 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL14 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL14 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL15";
tr 50 M=MMU_IPMC_GROUP_TBL15;
tr 51 M=MMU_IPMC_GROUP_TBL15;
tr 52 M=MMU_IPMC_GROUP_TBL15;
tr 71 M=MMU_IPMC_GROUP_TBL15 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL15 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL15 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL16";
tr 50 M=MMU_IPMC_GROUP_TBL16;
tr 51 M=MMU_IPMC_GROUP_TBL16;
tr 52 M=MMU_IPMC_GROUP_TBL16;
tr 71 M=MMU_IPMC_GROUP_TBL16 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL16 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL16 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL17";
tr 50 M=MMU_IPMC_GROUP_TBL17;
tr 51 M=MMU_IPMC_GROUP_TBL17;
tr 52 M=MMU_IPMC_GROUP_TBL17;
tr 71 M=MMU_IPMC_GROUP_TBL17 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL17 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL17 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL18";
tr 50 M=MMU_IPMC_GROUP_TBL18;
tr 51 M=MMU_IPMC_GROUP_TBL18;
tr 52 M=MMU_IPMC_GROUP_TBL18;
tr 71 M=MMU_IPMC_GROUP_TBL18 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL18 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL18 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL19";
tr 50 M=MMU_IPMC_GROUP_TBL19;
tr 51 M=MMU_IPMC_GROUP_TBL19;
tr 52 M=MMU_IPMC_GROUP_TBL19;
tr 71 M=MMU_IPMC_GROUP_TBL19 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL19 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL19 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL2";
tr 50 M=MMU_IPMC_GROUP_TBL2;
tr 51 M=MMU_IPMC_GROUP_TBL2;
tr 52 M=MMU_IPMC_GROUP_TBL2;
tr 71 M=MMU_IPMC_GROUP_TBL2 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL2 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL2 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL20";
tr 50 M=MMU_IPMC_GROUP_TBL20;
tr 51 M=MMU_IPMC_GROUP_TBL20;
tr 52 M=MMU_IPMC_GROUP_TBL20;
tr 71 M=MMU_IPMC_GROUP_TBL20 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL20 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL20 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL21";
tr 50 M=MMU_IPMC_GROUP_TBL21;
tr 51 M=MMU_IPMC_GROUP_TBL21;
tr 52 M=MMU_IPMC_GROUP_TBL21;
tr 71 M=MMU_IPMC_GROUP_TBL21 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL21 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL21 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL22";
tr 50 M=MMU_IPMC_GROUP_TBL22;
tr 51 M=MMU_IPMC_GROUP_TBL22;
tr 52 M=MMU_IPMC_GROUP_TBL22;
tr 71 M=MMU_IPMC_GROUP_TBL22 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL22 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL22 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL23";
tr 50 M=MMU_IPMC_GROUP_TBL23;
tr 51 M=MMU_IPMC_GROUP_TBL23;
tr 52 M=MMU_IPMC_GROUP_TBL23;
tr 71 M=MMU_IPMC_GROUP_TBL23 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL23 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL23 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL24";
tr 50 M=MMU_IPMC_GROUP_TBL24;
tr 51 M=MMU_IPMC_GROUP_TBL24;
tr 52 M=MMU_IPMC_GROUP_TBL24;
tr 71 M=MMU_IPMC_GROUP_TBL24 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL24 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL24 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL25";
tr 50 M=MMU_IPMC_GROUP_TBL25;
tr 51 M=MMU_IPMC_GROUP_TBL25;
tr 52 M=MMU_IPMC_GROUP_TBL25;
tr 71 M=MMU_IPMC_GROUP_TBL25 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL25 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL25 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL26";
tr 50 M=MMU_IPMC_GROUP_TBL26;
tr 51 M=MMU_IPMC_GROUP_TBL26;
tr 52 M=MMU_IPMC_GROUP_TBL26;
tr 71 M=MMU_IPMC_GROUP_TBL26 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL26 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL26 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL27";
tr 50 M=MMU_IPMC_GROUP_TBL27;
tr 51 M=MMU_IPMC_GROUP_TBL27;
tr 52 M=MMU_IPMC_GROUP_TBL27;
tr 71 M=MMU_IPMC_GROUP_TBL27 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL27 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL27 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL28";
tr 50 M=MMU_IPMC_GROUP_TBL28;
tr 51 M=MMU_IPMC_GROUP_TBL28;
tr 52 M=MMU_IPMC_GROUP_TBL28;
tr 71 M=MMU_IPMC_GROUP_TBL28 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL28 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL28 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL29";
tr 50 M=MMU_IPMC_GROUP_TBL29;
tr 51 M=MMU_IPMC_GROUP_TBL29;
tr 52 M=MMU_IPMC_GROUP_TBL29;
tr 71 M=MMU_IPMC_GROUP_TBL29 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL29 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL29 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL3";
tr 50 M=MMU_IPMC_GROUP_TBL3;
tr 51 M=MMU_IPMC_GROUP_TBL3;
tr 52 M=MMU_IPMC_GROUP_TBL3;
tr 71 M=MMU_IPMC_GROUP_TBL3 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL3 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL3 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL30";
tr 50 M=MMU_IPMC_GROUP_TBL30;
tr 51 M=MMU_IPMC_GROUP_TBL30;
tr 52 M=MMU_IPMC_GROUP_TBL30;
tr 71 M=MMU_IPMC_GROUP_TBL30 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL30 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL30 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL31";
tr 50 M=MMU_IPMC_GROUP_TBL31;
tr 51 M=MMU_IPMC_GROUP_TBL31;
tr 52 M=MMU_IPMC_GROUP_TBL31;
tr 71 M=MMU_IPMC_GROUP_TBL31 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL31 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL31 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL32";
tr 50 M=MMU_IPMC_GROUP_TBL32;
tr 51 M=MMU_IPMC_GROUP_TBL32;
tr 52 M=MMU_IPMC_GROUP_TBL32;
tr 71 M=MMU_IPMC_GROUP_TBL32 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL32 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL32 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL33";
tr 50 M=MMU_IPMC_GROUP_TBL33;
tr 51 M=MMU_IPMC_GROUP_TBL33;
tr 52 M=MMU_IPMC_GROUP_TBL33;
tr 71 M=MMU_IPMC_GROUP_TBL33 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL33 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL33 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL34";
tr 50 M=MMU_IPMC_GROUP_TBL34;
tr 51 M=MMU_IPMC_GROUP_TBL34;
tr 52 M=MMU_IPMC_GROUP_TBL34;
tr 71 M=MMU_IPMC_GROUP_TBL34 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL34 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL34 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL35";
tr 50 M=MMU_IPMC_GROUP_TBL35;
tr 51 M=MMU_IPMC_GROUP_TBL35;
tr 52 M=MMU_IPMC_GROUP_TBL35;
tr 71 M=MMU_IPMC_GROUP_TBL35 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL35 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL35 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL36";
tr 50 M=MMU_IPMC_GROUP_TBL36;
tr 51 M=MMU_IPMC_GROUP_TBL36;
tr 52 M=MMU_IPMC_GROUP_TBL36;
tr 71 M=MMU_IPMC_GROUP_TBL36 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL36 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL36 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL37";
tr 50 M=MMU_IPMC_GROUP_TBL37;
tr 51 M=MMU_IPMC_GROUP_TBL37;
tr 52 M=MMU_IPMC_GROUP_TBL37;
tr 71 M=MMU_IPMC_GROUP_TBL37 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL37 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL37 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL38";
tr 50 M=MMU_IPMC_GROUP_TBL38;
tr 51 M=MMU_IPMC_GROUP_TBL38;
tr 52 M=MMU_IPMC_GROUP_TBL38;
tr 71 M=MMU_IPMC_GROUP_TBL38 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL38 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL38 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL39";
tr 50 M=MMU_IPMC_GROUP_TBL39;
tr 51 M=MMU_IPMC_GROUP_TBL39;
tr 52 M=MMU_IPMC_GROUP_TBL39;
tr 71 M=MMU_IPMC_GROUP_TBL39 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL39 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL39 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL4";
tr 50 M=MMU_IPMC_GROUP_TBL4;
tr 51 M=MMU_IPMC_GROUP_TBL4;
tr 52 M=MMU_IPMC_GROUP_TBL4;
tr 71 M=MMU_IPMC_GROUP_TBL4 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL4 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL4 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL40";
tr 50 M=MMU_IPMC_GROUP_TBL40;
tr 51 M=MMU_IPMC_GROUP_TBL40;
tr 52 M=MMU_IPMC_GROUP_TBL40;
tr 71 M=MMU_IPMC_GROUP_TBL40 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL40 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL40 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL41";
tr 50 M=MMU_IPMC_GROUP_TBL41;
tr 51 M=MMU_IPMC_GROUP_TBL41;
tr 52 M=MMU_IPMC_GROUP_TBL41;
tr 71 M=MMU_IPMC_GROUP_TBL41 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL41 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL41 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL42";
tr 50 M=MMU_IPMC_GROUP_TBL42;
tr 51 M=MMU_IPMC_GROUP_TBL42;
tr 52 M=MMU_IPMC_GROUP_TBL42;
tr 71 M=MMU_IPMC_GROUP_TBL42 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL42 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL42 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL43";
tr 50 M=MMU_IPMC_GROUP_TBL43;
tr 51 M=MMU_IPMC_GROUP_TBL43;
tr 52 M=MMU_IPMC_GROUP_TBL43;
tr 71 M=MMU_IPMC_GROUP_TBL43 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL43 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL43 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL44";
tr 50 M=MMU_IPMC_GROUP_TBL44;
tr 51 M=MMU_IPMC_GROUP_TBL44;
tr 52 M=MMU_IPMC_GROUP_TBL44;
tr 71 M=MMU_IPMC_GROUP_TBL44 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL44 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL44 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL45";
tr 50 M=MMU_IPMC_GROUP_TBL45;
tr 51 M=MMU_IPMC_GROUP_TBL45;
tr 52 M=MMU_IPMC_GROUP_TBL45;
tr 71 M=MMU_IPMC_GROUP_TBL45 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL45 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL45 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL46";
tr 50 M=MMU_IPMC_GROUP_TBL46;
tr 51 M=MMU_IPMC_GROUP_TBL46;
tr 52 M=MMU_IPMC_GROUP_TBL46;
tr 71 M=MMU_IPMC_GROUP_TBL46 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL46 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL46 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL47";
tr 50 M=MMU_IPMC_GROUP_TBL47;
tr 51 M=MMU_IPMC_GROUP_TBL47;
tr 52 M=MMU_IPMC_GROUP_TBL47;
tr 71 M=MMU_IPMC_GROUP_TBL47 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL47 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL47 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL48";
tr 50 M=MMU_IPMC_GROUP_TBL48;
tr 51 M=MMU_IPMC_GROUP_TBL48;
tr 52 M=MMU_IPMC_GROUP_TBL48;
tr 71 M=MMU_IPMC_GROUP_TBL48 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL48 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL48 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL49";
tr 50 M=MMU_IPMC_GROUP_TBL49;
tr 51 M=MMU_IPMC_GROUP_TBL49;
tr 52 M=MMU_IPMC_GROUP_TBL49;
tr 71 M=MMU_IPMC_GROUP_TBL49 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL49 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL49 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL5";
tr 50 M=MMU_IPMC_GROUP_TBL5;
tr 51 M=MMU_IPMC_GROUP_TBL5;
tr 52 M=MMU_IPMC_GROUP_TBL5;
tr 71 M=MMU_IPMC_GROUP_TBL5 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL5 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL5 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL50";
tr 50 M=MMU_IPMC_GROUP_TBL50;
tr 51 M=MMU_IPMC_GROUP_TBL50;
tr 52 M=MMU_IPMC_GROUP_TBL50;
tr 71 M=MMU_IPMC_GROUP_TBL50 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL50 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL50 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL51";
tr 50 M=MMU_IPMC_GROUP_TBL51;
tr 51 M=MMU_IPMC_GROUP_TBL51;
tr 52 M=MMU_IPMC_GROUP_TBL51;
tr 71 M=MMU_IPMC_GROUP_TBL51 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL51 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL51 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL52";
tr 50 M=MMU_IPMC_GROUP_TBL52;
tr 51 M=MMU_IPMC_GROUP_TBL52;
tr 52 M=MMU_IPMC_GROUP_TBL52;
tr 71 M=MMU_IPMC_GROUP_TBL52 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL52 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL52 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL53";
tr 50 M=MMU_IPMC_GROUP_TBL53;
tr 51 M=MMU_IPMC_GROUP_TBL53;
tr 52 M=MMU_IPMC_GROUP_TBL53;
tr 71 M=MMU_IPMC_GROUP_TBL53 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL53 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL53 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL54";
tr 50 M=MMU_IPMC_GROUP_TBL54;
tr 51 M=MMU_IPMC_GROUP_TBL54;
tr 52 M=MMU_IPMC_GROUP_TBL54;
tr 71 M=MMU_IPMC_GROUP_TBL54 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL54 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL54 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL55";
tr 50 M=MMU_IPMC_GROUP_TBL55;
tr 51 M=MMU_IPMC_GROUP_TBL55;
tr 52 M=MMU_IPMC_GROUP_TBL55;
tr 71 M=MMU_IPMC_GROUP_TBL55 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL55 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL55 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL56";
tr 50 M=MMU_IPMC_GROUP_TBL56;
tr 51 M=MMU_IPMC_GROUP_TBL56;
tr 52 M=MMU_IPMC_GROUP_TBL56;
tr 71 M=MMU_IPMC_GROUP_TBL56 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL56 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL56 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL57";
tr 50 M=MMU_IPMC_GROUP_TBL57;
tr 51 M=MMU_IPMC_GROUP_TBL57;
tr 52 M=MMU_IPMC_GROUP_TBL57;
tr 71 M=MMU_IPMC_GROUP_TBL57 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL57 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL57 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL58";
tr 50 M=MMU_IPMC_GROUP_TBL58;
tr 51 M=MMU_IPMC_GROUP_TBL58;
tr 52 M=MMU_IPMC_GROUP_TBL58;
tr 71 M=MMU_IPMC_GROUP_TBL58 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL58 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL58 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL59";
tr 50 M=MMU_IPMC_GROUP_TBL59;
tr 51 M=MMU_IPMC_GROUP_TBL59;
tr 52 M=MMU_IPMC_GROUP_TBL59;
tr 71 M=MMU_IPMC_GROUP_TBL59 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL59 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL59 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL6";
tr 50 M=MMU_IPMC_GROUP_TBL6;
tr 51 M=MMU_IPMC_GROUP_TBL6;
tr 52 M=MMU_IPMC_GROUP_TBL6;
tr 71 M=MMU_IPMC_GROUP_TBL6 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL6 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL6 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL60";
tr 50 M=MMU_IPMC_GROUP_TBL60;
tr 51 M=MMU_IPMC_GROUP_TBL60;
tr 52 M=MMU_IPMC_GROUP_TBL60;
tr 71 M=MMU_IPMC_GROUP_TBL60 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL60 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL60 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL61";
tr 50 M=MMU_IPMC_GROUP_TBL61;
tr 51 M=MMU_IPMC_GROUP_TBL61;
tr 52 M=MMU_IPMC_GROUP_TBL61;
tr 71 M=MMU_IPMC_GROUP_TBL61 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL61 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL61 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL62";
tr 50 M=MMU_IPMC_GROUP_TBL62;
tr 51 M=MMU_IPMC_GROUP_TBL62;
tr 52 M=MMU_IPMC_GROUP_TBL62;
tr 71 M=MMU_IPMC_GROUP_TBL62 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL62 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL62 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL63";
tr 50 M=MMU_IPMC_GROUP_TBL63;
tr 51 M=MMU_IPMC_GROUP_TBL63;
tr 52 M=MMU_IPMC_GROUP_TBL63;
tr 71 M=MMU_IPMC_GROUP_TBL63 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL63 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL63 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL64";
tr 50 M=MMU_IPMC_GROUP_TBL64;
tr 51 M=MMU_IPMC_GROUP_TBL64;
tr 52 M=MMU_IPMC_GROUP_TBL64;
tr 71 M=MMU_IPMC_GROUP_TBL64 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL64 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL64 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL65";
tr 50 M=MMU_IPMC_GROUP_TBL65;
tr 51 M=MMU_IPMC_GROUP_TBL65;
tr 52 M=MMU_IPMC_GROUP_TBL65;
tr 71 M=MMU_IPMC_GROUP_TBL65 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL65 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL65 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL7";
tr 50 M=MMU_IPMC_GROUP_TBL7;
tr 51 M=MMU_IPMC_GROUP_TBL7;
tr 52 M=MMU_IPMC_GROUP_TBL7;
tr 71 M=MMU_IPMC_GROUP_TBL7 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL7 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL7 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL8";
tr 50 M=MMU_IPMC_GROUP_TBL8;
tr 51 M=MMU_IPMC_GROUP_TBL8;
tr 52 M=MMU_IPMC_GROUP_TBL8;
tr 71 M=MMU_IPMC_GROUP_TBL8 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL8 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL8 TSE=T SLTH=F;
echo " MMU_IPMC_GROUP_TBL9";
tr 50 M=MMU_IPMC_GROUP_TBL9;
tr 51 M=MMU_IPMC_GROUP_TBL9;
tr 52 M=MMU_IPMC_GROUP_TBL9;
tr 71 M=MMU_IPMC_GROUP_TBL9 TSE=F SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL9 TSE=T SLTH=T;
tr 71 M=MMU_IPMC_GROUP_TBL9 TSE=T SLTH=F;
echo " MMU_IPMC_VLAN_TBL";
tr 50 M=MMU_IPMC_VLAN_TBL;
tr 51 M=MMU_IPMC_VLAN_TBL;
tr 52 M=MMU_IPMC_VLAN_TBL;
tr 71 M=MMU_IPMC_VLAN_TBL TSE=F SLTH=T;
tr 71 M=MMU_IPMC_VLAN_TBL TSE=T SLTH=T;
tr 71 M=MMU_IPMC_VLAN_TBL TSE=T SLTH=F;
#Need to disable WRED_REFRESH_ENf before testing
#echo " MMU_WRED_UC_QUEUE_AVG_QSIZE";
#tr 50 M=MMU_WRED_UC_QUEUE_AVG_QSIZE;
#tr 51 M=MMU_WRED_UC_QUEUE_AVG_QSIZE;
#tr 52 M=MMU_WRED_UC_QUEUE_AVG_QSIZE;
#tr 71 M=MMU_WRED_UC_QUEUE_AVG_QSIZE TSE=F SLTH=T;
#tr 71 M=MMU_WRED_UC_QUEUE_AVG_QSIZE TSE=T SLTH=T;
#tr 71 M=MMU_WRED_UC_QUEUE_AVG_QSIZE TSE=T SLTH=F;
echo " MMU_WRED_UC_QUEUE_CONFIG";
tr 50 M=MMU_WRED_UC_QUEUE_CONFIG;
tr 51 M=MMU_WRED_UC_QUEUE_CONFIG;
tr 52 M=MMU_WRED_UC_QUEUE_CONFIG;
tr 71 M=MMU_WRED_UC_QUEUE_CONFIG TSE=F SLTH=T;
tr 71 M=MMU_WRED_UC_QUEUE_CONFIG TSE=T SLTH=T;
tr 71 M=MMU_WRED_UC_QUEUE_CONFIG TSE=T SLTH=F;
echo " MMU_WRED_DROP_PROFILE_GREEN";
tr 50 M=MMU_WRED_DROP_PROFILE_GREEN;
tr 51 M=MMU_WRED_DROP_PROFILE_GREEN;
tr 52 M=MMU_WRED_DROP_PROFILE_GREEN;
tr 71 M=MMU_WRED_DROP_PROFILE_GREEN TSE=F SLTH=T;
tr 71 M=MMU_WRED_DROP_PROFILE_GREEN TSE=T SLTH=T;
tr 71 M=MMU_WRED_DROP_PROFILE_GREEN TSE=T SLTH=F;
echo " MMU_WRED_DROP_PROFILE_RED";
tr 50 M=MMU_WRED_DROP_PROFILE_RED;
tr 51 M=MMU_WRED_DROP_PROFILE_RED;
tr 52 M=MMU_WRED_DROP_PROFILE_RED;
tr 71 M=MMU_WRED_DROP_PROFILE_RED TSE=F SLTH=T;
tr 71 M=MMU_WRED_DROP_PROFILE_RED TSE=T SLTH=T;
tr 71 M=MMU_WRED_DROP_PROFILE_RED TSE=T SLTH=F;
echo " MMU_WRED_DROP_PROFILE_YELLOW";
tr 50 M=MMU_WRED_DROP_PROFILE_YELLOW;
tr 51 M=MMU_WRED_DROP_PROFILE_YELLOW;
tr 52 M=MMU_WRED_DROP_PROFILE_YELLOW;
tr 71 M=MMU_WRED_DROP_PROFILE_YELLOW TSE=F SLTH=T;
tr 71 M=MMU_WRED_DROP_PROFILE_YELLOW TSE=T SLTH=T;
tr 71 M=MMU_WRED_DROP_PROFILE_YELLOW TSE=T SLTH=F;
echo " MMU_WRED_MARK_PROFILE_GREEN";
tr 50 M=MMU_WRED_MARK_PROFILE_GREEN;
tr 51 M=MMU_WRED_MARK_PROFILE_GREEN;
tr 52 M=MMU_WRED_MARK_PROFILE_GREEN;
tr 71 M=MMU_WRED_MARK_PROFILE_GREEN TSE=F SLTH=T;
tr 71 M=MMU_WRED_MARK_PROFILE_GREEN TSE=T SLTH=T;
tr 71 M=MMU_WRED_MARK_PROFILE_GREEN TSE=T SLTH=F;
echo " MMU_WRED_MARK_PROFILE_RED";
tr 50 M=MMU_WRED_MARK_PROFILE_RED;
tr 51 M=MMU_WRED_MARK_PROFILE_RED;
tr 52 M=MMU_WRED_MARK_PROFILE_RED;
tr 71 M=MMU_WRED_MARK_PROFILE_RED TSE=F SLTH=T;
tr 71 M=MMU_WRED_MARK_PROFILE_RED TSE=T SLTH=T;
tr 71 M=MMU_WRED_MARK_PROFILE_RED TSE=T SLTH=F;
echo " MMU_WRED_MARK_PROFILE_YELLOW";
tr 50 M=MMU_WRED_MARK_PROFILE_YELLOW;
tr 51 M=MMU_WRED_MARK_PROFILE_YELLOW;
tr 52 M=MMU_WRED_MARK_PROFILE_YELLOW;
tr 71 M=MMU_WRED_MARK_PROFILE_YELLOW TSE=F SLTH=T;
tr 71 M=MMU_WRED_MARK_PROFILE_YELLOW TSE=T SLTH=T;
tr 71 M=MMU_WRED_MARK_PROFILE_YELLOW TSE=T SLTH=F;
#Need to disable WRED_REFRESH_ENf before testing
#echo " MMU_WRED_MARK_THD";
#tr 50 M=MMU_WRED_MARK_THD;
#tr 51 M=MMU_WRED_MARK_THD;
#tr 52 M=MMU_WRED_MARK_THD;
#tr 71 M=MMU_WRED_MARK_THD TSE=F SLTH=T;
#tr 71 M=MMU_WRED_MARK_THD TSE=T SLTH=T;
#tr 71 M=MMU_WRED_MARK_THD TSE=T SLTH=F;
echo " MODPORT_MAP";
tr 50 M=MODPORT_MAP;
tr 51 M=MODPORT_MAP;
tr 52 M=MODPORT_MAP;
tr 71 M=MODPORT_MAP TSE=F SLTH=T;
tr 71 M=MODPORT_MAP TSE=T SLTH=T;
tr 71 M=MODPORT_MAP TSE=T SLTH=F;
echo " MODPORT_MAP_EM";
tr 50 M=MODPORT_MAP_EM;
tr 51 M=MODPORT_MAP_EM;
tr 52 M=MODPORT_MAP_EM;
tr 71 M=MODPORT_MAP_EM TSE=F SLTH=T;
tr 71 M=MODPORT_MAP_EM TSE=T SLTH=T;
tr 71 M=MODPORT_MAP_EM TSE=T SLTH=F;
echo " MODPORT_MAP_IM";
tr 50 M=MODPORT_MAP_IM;
tr 51 M=MODPORT_MAP_IM;
tr 52 M=MODPORT_MAP_IM;
tr 71 M=MODPORT_MAP_IM TSE=F SLTH=T;
tr 71 M=MODPORT_MAP_IM TSE=T SLTH=T;
tr 71 M=MODPORT_MAP_IM TSE=T SLTH=F;
echo " MODPORT_MAP_SW";
tr 50 M=MODPORT_MAP_SW;
tr 51 M=MODPORT_MAP_SW;
tr 52 M=MODPORT_MAP_SW;
tr 71 M=MODPORT_MAP_SW TSE=F SLTH=T;
tr 71 M=MODPORT_MAP_SW TSE=T SLTH=T;
tr 71 M=MODPORT_MAP_SW TSE=T SLTH=F;
echo " MY_STATION_TCAM";
tr 50 M=MY_STATION_TCAM;
tr 51 M=MY_STATION_TCAM;
tr 52 M=MY_STATION_TCAM;
tr 71 M=MY_STATION_TCAM TSE=F SLTH=T;
tr 71 M=MY_STATION_TCAM TSE=T SLTH=T;
tr 71 M=MY_STATION_TCAM TSE=T SLTH=F;
echo " MY_STATION_TCAM_DATA_ONLY";
tr 50 M=MY_STATION_TCAM_DATA_ONLY;
tr 51 M=MY_STATION_TCAM_DATA_ONLY;
tr 52 M=MY_STATION_TCAM_DATA_ONLY;
tr 71 M=MY_STATION_TCAM_DATA_ONLY TSE=F SLTH=T;
tr 71 M=MY_STATION_TCAM_DATA_ONLY TSE=T SLTH=T;
tr 71 M=MY_STATION_TCAM_DATA_ONLY TSE=T SLTH=F;
echo " MY_STATION_TCAM_ENTRY_ONLY";
tr 50 M=MY_STATION_TCAM_ENTRY_ONLY;
tr 51 M=MY_STATION_TCAM_ENTRY_ONLY;
tr 52 M=MY_STATION_TCAM_ENTRY_ONLY;
tr 71 M=MY_STATION_TCAM_ENTRY_ONLY TSE=F SLTH=T;
tr 71 M=MY_STATION_TCAM_ENTRY_ONLY TSE=T SLTH=T;
tr 71 M=MY_STATION_TCAM_ENTRY_ONLY TSE=T SLTH=F;
echo " NONUCAST_TRUNK_BLOCK_MASK";
tr 50 M=NONUCAST_TRUNK_BLOCK_MASK;
tr 51 M=NONUCAST_TRUNK_BLOCK_MASK;
tr 52 M=NONUCAST_TRUNK_BLOCK_MASK;
tr 71 M=NONUCAST_TRUNK_BLOCK_MASK TSE=F SLTH=T;
tr 71 M=NONUCAST_TRUNK_BLOCK_MASK TSE=T SLTH=T;
tr 71 M=NONUCAST_TRUNK_BLOCK_MASK TSE=T SLTH=F;
echo " OAM_LM_COUNTERS";
tr 50 M=OAM_LM_COUNTERS;
tr 51 M=OAM_LM_COUNTERS;
tr 52 M=OAM_LM_COUNTERS;
tr 71 M=OAM_LM_COUNTERS TSE=F SLTH=T;
tr 71 M=OAM_LM_COUNTERS TSE=T SLTH=T;
tr 71 M=OAM_LM_COUNTERS TSE=T SLTH=F;
echo " OAM_OPCODE_CONTROL_PROFILE";
tr 50 M=OAM_OPCODE_CONTROL_PROFILE;
tr 51 M=OAM_OPCODE_CONTROL_PROFILE;
tr 52 M=OAM_OPCODE_CONTROL_PROFILE;
tr 71 M=OAM_OPCODE_CONTROL_PROFILE TSE=F SLTH=T;
tr 71 M=OAM_OPCODE_CONTROL_PROFILE TSE=T SLTH=T;
tr 71 M=OAM_OPCODE_CONTROL_PROFILE TSE=T SLTH=F;
echo " PAYLOAD_TOS_FN";
tr 50 M=PAYLOAD_TOS_FN;
tr 51 M=PAYLOAD_TOS_FN;
tr 52 M=PAYLOAD_TOS_FN;
tr 71 M=PAYLOAD_TOS_FN TSE=F SLTH=T;
tr 71 M=PAYLOAD_TOS_FN TSE=T SLTH=T;
tr 71 M=PAYLOAD_TOS_FN TSE=T SLTH=F;
echo " PORT_COS_MAP";
tr 50 M=PORT_COS_MAP;
tr 51 M=PORT_COS_MAP;
tr 52 M=PORT_COS_MAP;
tr 71 M=PORT_COS_MAP TSE=F SLTH=T;
tr 71 M=PORT_COS_MAP TSE=T SLTH=T;
tr 71 M=PORT_COS_MAP TSE=T SLTH=F;
echo " PORT_OR_TRUNK_MAC_COUNT";
tr 50 M=PORT_OR_TRUNK_MAC_COUNT;
tr 51 M=PORT_OR_TRUNK_MAC_COUNT;
tr 52 M=PORT_OR_TRUNK_MAC_COUNT;
tr 71 M=PORT_OR_TRUNK_MAC_COUNT TSE=F SLTH=T;
tr 71 M=PORT_OR_TRUNK_MAC_COUNT TSE=T SLTH=T;
tr 71 M=PORT_OR_TRUNK_MAC_COUNT TSE=T SLTH=F;
echo " PORT_OR_TRUNK_MAC_LIMIT";
tr 50 M=PORT_OR_TRUNK_MAC_LIMIT;
tr 51 M=PORT_OR_TRUNK_MAC_LIMIT;
tr 52 M=PORT_OR_TRUNK_MAC_LIMIT;
tr 71 M=PORT_OR_TRUNK_MAC_LIMIT TSE=F SLTH=T;
tr 71 M=PORT_OR_TRUNK_MAC_LIMIT TSE=T SLTH=T;
tr 71 M=PORT_OR_TRUNK_MAC_LIMIT TSE=T SLTH=F;
echo " PORT_TAB";
tr 50 M=PORT_TAB;
tr 51 M=PORT_TAB;
tr 52 M=PORT_TAB;
tr 71 M=PORT_TAB TSE=F SLTH=T;
tr 71 M=PORT_TAB TSE=T SLTH=T;
tr 71 M=PORT_TAB TSE=T SLTH=F;
echo " RESPONSIVE_PROTOCOL_MATCH";
tr 50 M=RESPONSIVE_PROTOCOL_MATCH;
tr 51 M=RESPONSIVE_PROTOCOL_MATCH;
tr 52 M=RESPONSIVE_PROTOCOL_MATCH;
tr 71 M=RESPONSIVE_PROTOCOL_MATCH TSE=F SLTH=T;
tr 71 M=RESPONSIVE_PROTOCOL_MATCH TSE=T SLTH=T;
tr 71 M=RESPONSIVE_PROTOCOL_MATCH TSE=T SLTH=F;
echo " RMEP";
tr 50 M=RMEP;
tr 51 M=RMEP;
tr 52 M=RMEP;
tr 71 M=RMEP TSE=F SLTH=T;
tr 71 M=RMEP TSE=T SLTH=T;
tr 71 M=RMEP TSE=T SLTH=F;
echo " SER_MEMORY";
tr 50 M=SER_MEMORY;
tr 51 M=SER_MEMORY;
tr 52 M=SER_MEMORY;
tr 71 M=SER_MEMORY TSE=F SLTH=T;
tr 71 M=SER_MEMORY TSE=T SLTH=T;
tr 71 M=SER_MEMORY TSE=T SLTH=F;
echo " SER_RESULT_0";
tr 50 M=SER_RESULT_0;
#tr 51 M=SER_RESULT_0;
#tr 52 M=SER_RESULT_0;
tr 71 M=SER_RESULT_0 TSE=F SLTH=T;
tr 71 M=SER_RESULT_0 TSE=T SLTH=T;
tr 71 M=SER_RESULT_0 TSE=T SLTH=F;
echo " SER_RESULT_1";
tr 50 M=SER_RESULT_1;
#tr 51 M=SER_RESULT_1;
#tr 52 M=SER_RESULT_1;
tr 71 M=SER_RESULT_1 TSE=F SLTH=T;
tr 71 M=SER_RESULT_1 TSE=T SLTH=T;
tr 71 M=SER_RESULT_1 TSE=T SLTH=F;
echo " SER_RESULT_DATA_0";
tr 50 M=SER_RESULT_DATA_0;
#tr 51 M=SER_RESULT_DATA_0;
#tr 52 M=SER_RESULT_DATA_0;
tr 71 M=SER_RESULT_DATA_0 TSE=F SLTH=T;
tr 71 M=SER_RESULT_DATA_0 TSE=T SLTH=T;
tr 71 M=SER_RESULT_DATA_0 TSE=T SLTH=F;
echo " SER_RESULT_DATA_1";
tr 50 M=SER_RESULT_DATA_1;
#tr 51 M=SER_RESULT_DATA_1;
#tr 52 M=SER_RESULT_DATA_1;
tr 71 M=SER_RESULT_DATA_1 TSE=F SLTH=T;
tr 71 M=SER_RESULT_DATA_1 TSE=T SLTH=T;
tr 71 M=SER_RESULT_DATA_1 TSE=T SLTH=F;
echo " SER_RESULT_EXPECTED_0";
tr 50 M=SER_RESULT_EXPECTED_0;
#tr 51 M=SER_RESULT_EXPECTED_0;
#tr 52 M=SER_RESULT_EXPECTED_0;
tr 71 M=SER_RESULT_EXPECTED_0 TSE=F SLTH=T;
tr 71 M=SER_RESULT_EXPECTED_0 TSE=T SLTH=T;
tr 71 M=SER_RESULT_EXPECTED_0 TSE=T SLTH=F;
echo " SER_RESULT_EXPECTED_1";
tr 50 M=SER_RESULT_EXPECTED_1;
#tr 51 M=SER_RESULT_EXPECTED_1;
#tr 52 M=SER_RESULT_EXPECTED_1;
tr 71 M=SER_RESULT_EXPECTED_1 TSE=F SLTH=T;
tr 71 M=SER_RESULT_EXPECTED_1 TSE=T SLTH=T;
tr 71 M=SER_RESULT_EXPECTED_1 TSE=T SLTH=F;
echo " SOURCE_TRUNK_MAP_MODBASE";
tr 50 M=SOURCE_TRUNK_MAP_MODBASE;
tr 51 M=SOURCE_TRUNK_MAP_MODBASE;
tr 52 M=SOURCE_TRUNK_MAP_MODBASE;
tr 71 M=SOURCE_TRUNK_MAP_MODBASE TSE=F SLTH=T;
tr 71 M=SOURCE_TRUNK_MAP_MODBASE TSE=T SLTH=T;
tr 71 M=SOURCE_TRUNK_MAP_MODBASE TSE=T SLTH=F;
echo " SOURCE_TRUNK_MAP_TABLE";
tr 50 M=SOURCE_TRUNK_MAP_TABLE;
tr 51 M=SOURCE_TRUNK_MAP_TABLE;
tr 52 M=SOURCE_TRUNK_MAP_TABLE;
tr 71 M=SOURCE_TRUNK_MAP_TABLE TSE=F SLTH=T;
tr 71 M=SOURCE_TRUNK_MAP_TABLE TSE=T SLTH=T;
tr 71 M=SOURCE_TRUNK_MAP_TABLE TSE=T SLTH=F;
echo " SRC_MODID_BLOCK";
tr 50 M=SRC_MODID_BLOCK;
tr 51 M=SRC_MODID_BLOCK;
tr 52 M=SRC_MODID_BLOCK;
tr 71 M=SRC_MODID_BLOCK TSE=F SLTH=T;
tr 71 M=SRC_MODID_BLOCK TSE=T SLTH=T;
tr 71 M=SRC_MODID_BLOCK TSE=T SLTH=F;
echo " STG_TAB";
tr 50 M=STG_TAB;
tr 51 M=STG_TAB;
tr 52 M=STG_TAB;
tr 71 M=STG_TAB TSE=F SLTH=T;
tr 71 M=STG_TAB TSE=T SLTH=T;
tr 71 M=STG_TAB TSE=T SLTH=F;
echo " SYSTEM_CONFIG_TABLE";
tr 50 M=SYSTEM_CONFIG_TABLE;
tr 51 M=SYSTEM_CONFIG_TABLE;
tr 52 M=SYSTEM_CONFIG_TABLE;
tr 71 M=SYSTEM_CONFIG_TABLE TSE=F SLTH=T;
tr 71 M=SYSTEM_CONFIG_TABLE TSE=T SLTH=T;
tr 71 M=SYSTEM_CONFIG_TABLE TSE=T SLTH=F;
echo " SYSTEM_CONFIG_TABLE_MODBASE";
tr 50 M=SYSTEM_CONFIG_TABLE_MODBASE;
tr 51 M=SYSTEM_CONFIG_TABLE_MODBASE;
tr 52 M=SYSTEM_CONFIG_TABLE_MODBASE;
tr 71 M=SYSTEM_CONFIG_TABLE_MODBASE TSE=F SLTH=T;
tr 71 M=SYSTEM_CONFIG_TABLE_MODBASE TSE=T SLTH=T;
tr 71 M=SYSTEM_CONFIG_TABLE_MODBASE TSE=T SLTH=F;
echo " TCP_FN";
tr 50 M=TCP_FN;
tr 51 M=TCP_FN;
tr 52 M=TCP_FN;
tr 71 M=TCP_FN TSE=F SLTH=T;
tr 71 M=TCP_FN TSE=T SLTH=T;
tr 71 M=TCP_FN TSE=T SLTH=F;
echo " TOS_FN";
tr 50 M=TOS_FN;
tr 51 M=TOS_FN;
tr 52 M=TOS_FN;
tr 71 M=TOS_FN TSE=F SLTH=T;
tr 71 M=TOS_FN TSE=T SLTH=T;
tr 71 M=TOS_FN TSE=T SLTH=F;
echo " TRUNK32_CONFIG_TABLE";
tr 50 M=TRUNK32_CONFIG_TABLE;
tr 51 M=TRUNK32_CONFIG_TABLE;
tr 52 M=TRUNK32_CONFIG_TABLE;
tr 71 M=TRUNK32_CONFIG_TABLE TSE=F SLTH=T;
tr 71 M=TRUNK32_CONFIG_TABLE TSE=T SLTH=T;
tr 71 M=TRUNK32_CONFIG_TABLE TSE=T SLTH=F;
echo " TRUNK32_PORT_TABLE";
tr 50 M=TRUNK32_PORT_TABLE;
tr 51 M=TRUNK32_PORT_TABLE;
tr 52 M=TRUNK32_PORT_TABLE;
tr 71 M=TRUNK32_PORT_TABLE TSE=F SLTH=T;
tr 71 M=TRUNK32_PORT_TABLE TSE=T SLTH=T;
tr 71 M=TRUNK32_PORT_TABLE TSE=T SLTH=F;
echo " TRUNK_BITMAP";
tr 50 M=TRUNK_BITMAP;
tr 51 M=TRUNK_BITMAP;
tr 52 M=TRUNK_BITMAP;
tr 71 M=TRUNK_BITMAP TSE=F SLTH=T;
tr 71 M=TRUNK_BITMAP TSE=T SLTH=T;
tr 71 M=TRUNK_BITMAP TSE=T SLTH=F;
echo " TRUNK_EGR_MASK";
tr 50 M=TRUNK_EGR_MASK;
tr 51 M=TRUNK_EGR_MASK;
tr 52 M=TRUNK_EGR_MASK;
tr 71 M=TRUNK_EGR_MASK TSE=F SLTH=T;
tr 71 M=TRUNK_EGR_MASK TSE=T SLTH=T;
tr 71 M=TRUNK_EGR_MASK TSE=T SLTH=F;
echo " TRUNK_GROUP";
tr 50 M=TRUNK_GROUP;
tr 51 M=TRUNK_GROUP;
tr 52 M=TRUNK_GROUP;
tr 71 M=TRUNK_GROUP TSE=F SLTH=T;
tr 71 M=TRUNK_GROUP TSE=T SLTH=T;
tr 71 M=TRUNK_GROUP TSE=T SLTH=F;
echo " TTL_FN";
tr 50 M=TTL_FN;
tr 51 M=TTL_FN;
tr 52 M=TTL_FN;
tr 71 M=TTL_FN TSE=F SLTH=T;
tr 71 M=TTL_FN TSE=T SLTH=T;
tr 71 M=TTL_FN TSE=T SLTH=F;
echo " VFP_POLICY_TABLE";
tr 50 M=VFP_POLICY_TABLE;
tr 51 M=VFP_POLICY_TABLE;
tr 52 M=VFP_POLICY_TABLE;
tr 71 M=VFP_POLICY_TABLE TSE=F SLTH=T;
tr 71 M=VFP_POLICY_TABLE TSE=T SLTH=T;
tr 71 M=VFP_POLICY_TABLE TSE=T SLTH=F;
echo " VFP_TCAM";
tr 50 M=VFP_TCAM;
tr 51 M=VFP_TCAM;
tr 52 M=VFP_TCAM;
tr 71 M=VFP_TCAM TSE=F SLTH=T;
tr 71 M=VFP_TCAM TSE=T SLTH=T;
tr 71 M=VFP_TCAM TSE=T SLTH=F;
echo " VLAN_MAC";
tr 50 M=VLAN_MAC;
tr 51 M=VLAN_MAC;
tr 52 M=VLAN_MAC;
tr 71 M=VLAN_MAC TSE=F SLTH=T;
tr 71 M=VLAN_MAC TSE=T SLTH=T;
tr 71 M=VLAN_MAC TSE=T SLTH=F;
echo " VLAN_OR_VFI_MAC_COUNT";
tr 50 M=VLAN_OR_VFI_MAC_COUNT;
tr 51 M=VLAN_OR_VFI_MAC_COUNT;
tr 52 M=VLAN_OR_VFI_MAC_COUNT;
tr 71 M=VLAN_OR_VFI_MAC_COUNT TSE=F SLTH=T;
tr 71 M=VLAN_OR_VFI_MAC_COUNT TSE=T SLTH=T;
tr 71 M=VLAN_OR_VFI_MAC_COUNT TSE=T SLTH=F;
echo " VLAN_OR_VFI_MAC_LIMIT";
tr 50 M=VLAN_OR_VFI_MAC_LIMIT;
tr 51 M=VLAN_OR_VFI_MAC_LIMIT;
tr 52 M=VLAN_OR_VFI_MAC_LIMIT;
tr 71 M=VLAN_OR_VFI_MAC_LIMIT TSE=F SLTH=T;
tr 71 M=VLAN_OR_VFI_MAC_LIMIT TSE=T SLTH=T;
tr 71 M=VLAN_OR_VFI_MAC_LIMIT TSE=T SLTH=F;
echo " VLAN_PROFILE_2";
tr 50 M=VLAN_PROFILE_2;
tr 51 M=VLAN_PROFILE_2;
tr 52 M=VLAN_PROFILE_2;
tr 71 M=VLAN_PROFILE_2 TSE=F SLTH=T;
tr 71 M=VLAN_PROFILE_2 TSE=T SLTH=T;
tr 71 M=VLAN_PROFILE_2 TSE=T SLTH=F;
echo " VLAN_PROFILE_TAB";
tr 50 M=VLAN_PROFILE_TAB;
tr 51 M=VLAN_PROFILE_TAB;
tr 52 M=VLAN_PROFILE_TAB;
tr 71 M=VLAN_PROFILE_TAB TSE=F SLTH=T;
tr 71 M=VLAN_PROFILE_TAB TSE=T SLTH=T;
tr 71 M=VLAN_PROFILE_TAB TSE=T SLTH=F;
echo " VLAN_PROTOCOL";
tr 50 M=VLAN_PROTOCOL;
tr 51 M=VLAN_PROTOCOL;
tr 52 M=VLAN_PROTOCOL;
tr 71 M=VLAN_PROTOCOL TSE=F SLTH=T;
tr 71 M=VLAN_PROTOCOL TSE=T SLTH=T;
tr 71 M=VLAN_PROTOCOL TSE=T SLTH=F;
echo " VLAN_PROTOCOL_DATA";
tr 50 M=VLAN_PROTOCOL_DATA;
tr 51 M=VLAN_PROTOCOL_DATA;
tr 52 M=VLAN_PROTOCOL_DATA;
tr 71 M=VLAN_PROTOCOL_DATA TSE=F SLTH=T;
tr 71 M=VLAN_PROTOCOL_DATA TSE=T SLTH=T;
tr 71 M=VLAN_PROTOCOL_DATA TSE=T SLTH=F;
echo " VLAN_SUBNET";
tr 50 M=VLAN_SUBNET;
tr 51 M=VLAN_SUBNET;
tr 52 M=VLAN_SUBNET;
tr 71 M=VLAN_SUBNET TSE=F SLTH=T;
tr 71 M=VLAN_SUBNET TSE=T SLTH=T;
tr 71 M=VLAN_SUBNET TSE=T SLTH=F;
echo " VLAN_SUBNET_DATA_ONLY";
tr 50 M=VLAN_SUBNET_DATA_ONLY;
tr 51 M=VLAN_SUBNET_DATA_ONLY;
tr 52 M=VLAN_SUBNET_DATA_ONLY;
tr 71 M=VLAN_SUBNET_DATA_ONLY TSE=F SLTH=T;
tr 71 M=VLAN_SUBNET_DATA_ONLY TSE=T SLTH=T;
tr 71 M=VLAN_SUBNET_DATA_ONLY TSE=T SLTH=F;
echo " VLAN_SUBNET_ONLY";
tr 50 M=VLAN_SUBNET_ONLY;
tr 51 M=VLAN_SUBNET_ONLY;
tr 52 M=VLAN_SUBNET_ONLY;
tr 71 M=VLAN_SUBNET_ONLY TSE=F SLTH=T;
tr 71 M=VLAN_SUBNET_ONLY TSE=T SLTH=T;
tr 71 M=VLAN_SUBNET_ONLY TSE=T SLTH=F;
echo " VLAN_TAB";
tr 50 M=VLAN_TAB;
tr 51 M=VLAN_TAB;
tr 52 M=VLAN_TAB;
tr 71 M=VLAN_TAB TSE=F SLTH=T;
tr 71 M=VLAN_TAB TSE=T SLTH=T;
tr 71 M=VLAN_TAB TSE=T SLTH=F;
echo " VLAN_XLATE";
tr 50 M=VLAN_XLATE;
tr 51 M=VLAN_XLATE;
tr 52 M=VLAN_XLATE;
tr 71 M=VLAN_XLATE TSE=F SLTH=T;
tr 71 M=VLAN_XLATE TSE=T SLTH=T;
tr 71 M=VLAN_XLATE TSE=T SLTH=F;

#It doesn't support read. Write also require other commends. 
#echo " XLPORT_WC_UCMEM_DATA";
#tr 50 M=XLPORT_WC_UCMEM_DATA;
#tr 51 M=XLPORT_WC_UCMEM_DATA;
#tr 52 M=XLPORT_WC_UCMEM_DATA;
#tr 71 M=XLPORT_WC_UCMEM_DATA TSE=F SLTH=T;
#tr 71 M=XLPORT_WC_UCMEM_DATA TSE=T SLTH=T;
#tr 71 M=XLPORT_WC_UCMEM_DATA TSE=T SLTH=F;

# NEW tables in regfile 2.0
echo " SR_PORT_TABLE";
tr 50 M=SR_PORT_TABLE;
tr 51 M=SR_PORT_TABLE;
tr 52 M=SR_PORT_TABLE;
tr 71 M=SR_PORT_TABLE TSE=F SLTH=T;
tr 71 M=SR_PORT_TABLE TSE=T SLTH=T;
tr 71 M=SR_PORT_TABLE TSE=T SLTH=F;

#echo " SR_LPORT_PROFILE_TABLE (SWNAME - SR_LPORT_TAB)";
#tr 50 M=SR_LPORT_PROFILE_TABLE;
#tr 51 M=SR_LPORT_PROFILE_TABLE;
#tr 52 M=SR_LPORT_PROFILE_TABLE;
#tr 71 M=SR_LPORT_PROFILE_TABLE TSE=F SLTH=T;
#tr 71 M=SR_LPORT_PROFILE_TABLE TSE=T SLTH=T;
#tr 71 M=SR_LPORT_PROFILE_TABLE TSE=T SLTH=F;
echo " SR_LPORT_TAB";
tr 50 M=SR_LPORT_TAB;
tr 51 M=SR_LPORT_TAB;
tr 52 M=SR_LPORT_TAB;
tr 71 M=SR_LPORT_TAB TSE=F SLTH=T;
tr 71 M=SR_LPORT_TAB TSE=T SLTH=T;
tr 71 M=SR_LPORT_TAB TSE=T SLTH=F;

echo " SR_L2_ENTRY";
tr 50 M=SR_L2_ENTRY EccAsData=0;
tr 51 M=SR_L2_ENTRY EccAsData=0;
tr 52 M=SR_L2_ENTRY EccAsData=0;
tr 71 M=SR_L2_ENTRY TSE=F SLTH=T EccAsData=0;
tr 71 M=SR_L2_ENTRY TSE=T SLTH=T EccAsData=0;
tr 71 M=SR_L2_ENTRY TSE=T SLTH=F EccAsData=0;

echo " SR_ING_EGR_PORT";
tr 50 M=SR_ING_EGR_PORT;
tr 51 M=SR_ING_EGR_PORT;
tr 52 M=SR_ING_EGR_PORT;
tr 71 M=SR_ING_EGR_PORT TSE=F SLTH=T;
tr 71 M=SR_ING_EGR_PORT TSE=T SLTH=T;
tr 71 M=SR_ING_EGR_PORT TSE=T SLTH=F;

echo " SR_MAC_PROXY_PROFILE";
tr 50 M=SR_MAC_PROXY_PROFILE;
tr 51 M=SR_MAC_PROXY_PROFILE;
tr 52 M=SR_MAC_PROXY_PROFILE;
tr 71 M=SR_MAC_PROXY_PROFILE TSE=F SLTH=T;
tr 71 M=SR_MAC_PROXY_PROFILE TSE=T SLTH=T;
tr 71 M=SR_MAC_PROXY_PROFILE TSE=T SLTH=F;

echo " SR_PRI_OFFSET";
tr 50 M=SR_PRI_OFFSET;
tr 51 M=SR_PRI_OFFSET;
tr 52 M=SR_PRI_OFFSET;
tr 71 M=SR_PRI_OFFSET TSE=F SLTH=T;
tr 71 M=SR_PRI_OFFSET TSE=T SLTH=T;
tr 71 M=SR_PRI_OFFSET TSE=T SLTH=F;

echo " TSN_PRI_OFFSET";
tr 50 M=TSN_PRI_OFFSET;
tr 51 M=TSN_PRI_OFFSET;
tr 52 M=TSN_PRI_OFFSET;
tr 71 M=TSN_PRI_OFFSET TSE=F SLTH=T;
tr 71 M=TSN_PRI_OFFSET TSE=T SLTH=T;
tr 71 M=TSN_PRI_OFFSET TSE=T SLTH=F;

echo " SR_RX";
tr 50 M=SR_RX;
tr 51 M=SR_RX;
tr 52 M=SR_RX;
tr 71 M=SR_RX TSE=F SLTH=T;
tr 71 M=SR_RX TSE=T SLTH=T;
tr 71 M=SR_RX TSE=T SLTH=F;

echo " SR_SN_HISTORY_1";
tr 50 M=SR_SN_HISTORY_1;
tr 51 M=SR_SN_HISTORY_1;
tr 52 M=SR_SN_HISTORY_1;
tr 71 M=SR_SN_HISTORY_1 TSE=F SLTH=T;
tr 71 M=SR_SN_HISTORY_1 TSE=T SLTH=T;
tr 71 M=SR_SN_HISTORY_1 TSE=T SLTH=F;

echo " SR_TX";
tr 50 M=SR_TX;
tr 51 M=SR_TX;
tr 52 M=SR_TX;
tr 71 M=SR_TX TSE=F SLTH=T;
tr 71 M=SR_TX TSE=T SLTH=T;
tr 71 M=SR_TX TSE=T SLTH=F;

echo " SR_PORT_COUNT_RX ";
tr 50 M=SR_PORT_COUNT_RX ;
tr 51 M=SR_PORT_COUNT_RX ;
tr 52 M=SR_PORT_COUNT_RX ;
tr 71 M=SR_PORT_COUNT_RX TSE=F SLTH=T;
tr 71 M=SR_PORT_COUNT_RX TSE=T SLTH=T;
tr 71 M=SR_PORT_COUNT_RX TSE=T SLTH=F;

echo " SR_FLOW_ING_COUNTER_CONTROL";
tr 50 M=SR_FLOW_ING_COUNTER_CONTROL;
tr 51 M=SR_FLOW_ING_COUNTER_CONTROL;
tr 52 M=SR_FLOW_ING_COUNTER_CONTROL;
tr 71 M=SR_FLOW_ING_COUNTER_CONTROL TSE=F SLTH=T;
tr 71 M=SR_FLOW_ING_COUNTER_CONTROL TSE=T SLTH=T;
tr 71 M=SR_FLOW_ING_COUNTER_CONTROL TSE=T SLTH=F;

echo " SR_ING_COUNTER_PROFILE";
tr 50 M=SR_ING_COUNTER_PROFILE;
tr 51 M=SR_ING_COUNTER_PROFILE;
tr 52 M=SR_ING_COUNTER_PROFILE;
tr 71 M=SR_ING_COUNTER_PROFILE TSE=F SLTH=T;
tr 71 M=SR_ING_COUNTER_PROFILE TSE=T SLTH=T;
tr 71 M=SR_ING_COUNTER_PROFILE TSE=T SLTH=F;

echo " NETID_BITMAP";
tr 50 M=NETID_BITMAP;
tr 51 M=NETID_BITMAP;
tr 52 M=NETID_BITMAP;
tr 71 M=NETID_BITMAP TSE=F SLTH=T;
tr 71 M=NETID_BITMAP TSE=T SLTH=T;
tr 71 M=NETID_BITMAP TSE=T SLTH=F;

echo " SR_EGR_PORT";
tr 50 M=SR_EGR_PORT;
tr 51 M=SR_EGR_PORT;
tr 52 M=SR_EGR_PORT;
tr 71 M=SR_EGR_PORT TSE=F SLTH=T;
tr 71 M=SR_EGR_PORT TSE=T SLTH=T;
tr 71 M=SR_EGR_PORT TSE=T SLTH=F;

echo " SR_EGR_ING_PORT";
tr 50 M=SR_EGR_ING_PORT;
tr 51 M=SR_EGR_ING_PORT;
tr 52 M=SR_EGR_ING_PORT;
tr 71 M=SR_EGR_ING_PORT TSE=F SLTH=T;
tr 71 M=SR_EGR_ING_PORT TSE=T SLTH=T;
tr 71 M=SR_EGR_ING_PORT TSE=T SLTH=F;

echo " SR_FLOW_EGR_COUNTER_CONTROL";
tr 50 M=SR_FLOW_EGR_COUNTER_CONTROL;
tr 51 M=SR_FLOW_EGR_COUNTER_CONTROL;
tr 52 M=SR_FLOW_EGR_COUNTER_CONTROL;
tr 71 M=SR_FLOW_EGR_COUNTER_CONTROL TSE=F SLTH=T;
tr 71 M=SR_FLOW_EGR_COUNTER_CONTROL TSE=T SLTH=T;
tr 71 M=SR_FLOW_EGR_COUNTER_CONTROL TSE=T SLTH=F;

echo " R_EGR_COUNTER_PROFILE";
tr 50 M=SR_EGR_COUNTER_PROFILE;
tr 51 M=SR_EGR_COUNTER_PROFILE;
tr 52 M=SR_EGR_COUNTER_PROFILE;
tr 71 M=SR_EGR_COUNTER_PROFILE TSE=F SLTH=T;
tr 71 M=SR_EGR_COUNTER_PROFILE TSE=T SLTH=T;
tr 71 M=SR_EGR_COUNTER_PROFILE TSE=T SLTH=F;

echo " SR_PORT_COUNT_TX";
tr 50 M=SR_PORT_COUNT_TX;
tr 51 M=SR_PORT_COUNT_TX;
tr 52 M=SR_PORT_COUNT_TX;
tr 71 M=SR_PORT_COUNT_TX TSE=F SLTH=T;
tr 71 M=SR_PORT_COUNT_TX TSE=T SLTH=T;
tr 71 M=SR_PORT_COUNT_TX TSE=T SLTH=F;

echo " CUT_THROUGH_ATTRIBUTE";
tr 50 M=CUT_THROUGH_ATTRIBUTE;
tr 51 M=CUT_THROUGH_ATTRIBUTE;
tr 52 M=CUT_THROUGH_ATTRIBUTE;
tr 71 M=CUT_THROUGH_ATTRIBUTE TSE=F SLTH=T;
tr 71 M=CUT_THROUGH_ATTRIBUTE TSE=T SLTH=T;
tr 71 M=CUT_THROUGH_ATTRIBUTE TSE=T SLTH=F;

# NEW tables in regfile 2.1
echo " SVM_POLICY_TABLE";
tr 50 M=SVM_POLICY_TABLE;
tr 51 M=SVM_POLICY_TABLE;
tr 52 M=SVM_POLICY_TABLE;
tr 71 M=SVM_POLICY_TABLE TSE=F SLTH=T;
tr 71 M=SVM_POLICY_TABLE TSE=T SLTH=T;
tr 71 M=SVM_POLICY_TABLE TSE=T SLTH=F;

echo " SVM_METER_TABLE";
tr 50 M=SVM_METER_TABLE;
tr 51 M=SVM_METER_TABLE;
tr 52 M=SVM_METER_TABLE;
tr 71 M=SVM_METER_TABLE TSE=F SLTH=T;
tr 71 M=SVM_METER_TABLE TSE=T SLTH=T;
tr 71 M=SVM_METER_TABLE TSE=T SLTH=F;

echo " SVC_METER_OFFSET_TCAM";
tr 50 M=SVC_METER_OFFSET_TCAM;
tr 51 M=SVC_METER_OFFSET_TCAM;
tr 52 M=SVC_METER_OFFSET_TCAM;
tr 71 M=SVC_METER_OFFSET_TCAM TSE=F SLTH=T;
tr 71 M=SVC_METER_OFFSET_TCAM TSE=T SLTH=T;
tr 71 M=SVC_METER_OFFSET_TCAM TSE=T SLTH=F;

# NEW tables in regfile 2.2
echo " MMU_CBP_CELL_LINK";
tr 50 M=MMU_CBP_CELL_LINK;
tr 51 M=MMU_CBP_CELL_LINK;
tr 52 M=MMU_CBP_CELL_LINK;
tr 71 M=MMU_CBP_CELL_LINK TSE=F SLTH=T;
tr 71 M=MMU_CBP_CELL_LINK TSE=T SLTH=T;
tr 71 M=MMU_CBP_CELL_LINK TSE=T SLTH=F;

echo " MMU_XQFLL0";
tr 50 M=MMU_XQFLL0;
tr 51 M=MMU_XQFLL0;
tr 52 M=MMU_XQFLL0;
tr 71 M=MMU_XQFLL0 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL0 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL0 TSE=T SLTH=F;

echo " MMU_XQFLL2";
tr 50 M=MMU_XQFLL2;
tr 51 M=MMU_XQFLL2;
tr 52 M=MMU_XQFLL2;
tr 71 M=MMU_XQFLL2 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL2 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL2 TSE=T SLTH=F;

echo " MMU_XQFLL3";
tr 50 M=MMU_XQFLL3;
tr 51 M=MMU_XQFLL3;
tr 52 M=MMU_XQFLL3;
tr 71 M=MMU_XQFLL3 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL3 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL3 TSE=T SLTH=F;

echo " MMU_XQFLL4";
tr 50 M=MMU_XQFLL4;
tr 51 M=MMU_XQFLL4;
tr 52 M=MMU_XQFLL4;
tr 71 M=MMU_XQFLL4 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL4 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL4 TSE=T SLTH=F;

echo " MMU_XQFLL5";
tr 50 M=MMU_XQFLL5;
tr 51 M=MMU_XQFLL5;
tr 52 M=MMU_XQFLL5;
tr 71 M=MMU_XQFLL5 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL5 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL5 TSE=T SLTH=F;

echo " MMU_XQFLL6";
tr 50 M=MMU_XQFLL6;
tr 51 M=MMU_XQFLL6;
tr 52 M=MMU_XQFLL6;
tr 71 M=MMU_XQFLL6 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL6 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL6 TSE=T SLTH=F;

echo " MMU_XQFLL7";
tr 50 M=MMU_XQFLL7;
tr 51 M=MMU_XQFLL7;
tr 52 M=MMU_XQFLL7;
tr 71 M=MMU_XQFLL7 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL7 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL7 TSE=T SLTH=F;

echo " MMU_XQFLL8";
tr 50 M=MMU_XQFLL8;
tr 51 M=MMU_XQFLL8;
tr 52 M=MMU_XQFLL8;
tr 71 M=MMU_XQFLL8 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL8 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL8 TSE=T SLTH=F;

echo " MMU_XQFLL9";
tr 50 M=MMU_XQFLL9;
tr 51 M=MMU_XQFLL9;
tr 52 M=MMU_XQFLL9;
tr 71 M=MMU_XQFLL9 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL9 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL9 TSE=T SLTH=F;

echo " MMU_XQFLL10";
tr 50 M=MMU_XQFLL10;
tr 51 M=MMU_XQFLL10;
tr 52 M=MMU_XQFLL10;
tr 71 M=MMU_XQFLL10 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL10 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL10 TSE=T SLTH=F;

echo " MMU_XQFLL11";
tr 50 M=MMU_XQFLL11;
tr 51 M=MMU_XQFLL11;
tr 52 M=MMU_XQFLL11;
tr 71 M=MMU_XQFLL11 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL11 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL11 TSE=T SLTH=F;

echo " MMU_XQFLL12";
tr 50 M=MMU_XQFLL12;
tr 51 M=MMU_XQFLL12;
tr 52 M=MMU_XQFLL12;
tr 71 M=MMU_XQFLL12 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL12 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL12 TSE=T SLTH=F;

echo " MMU_XQFLL13";
tr 50 M=MMU_XQFLL13;
tr 51 M=MMU_XQFLL13;
tr 52 M=MMU_XQFLL13;
tr 71 M=MMU_XQFLL13 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL13 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL13 TSE=T SLTH=F;

echo " MMU_XQFLL14";
tr 50 M=MMU_XQFLL14;
tr 51 M=MMU_XQFLL14;
tr 52 M=MMU_XQFLL14;
tr 71 M=MMU_XQFLL14 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL14 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL14 TSE=T SLTH=F;

echo " MMU_XQFLL15";
tr 50 M=MMU_XQFLL15;
tr 51 M=MMU_XQFLL15;
tr 52 M=MMU_XQFLL15;
tr 71 M=MMU_XQFLL15 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL15 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL15 TSE=T SLTH=F;

echo " MMU_XQFLL16";
tr 50 M=MMU_XQFLL16;
tr 51 M=MMU_XQFLL16;
tr 52 M=MMU_XQFLL16;
tr 71 M=MMU_XQFLL16 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL16 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL16 TSE=T SLTH=F;

echo " MMU_XQFLL17";
tr 50 M=MMU_XQFLL17;
tr 51 M=MMU_XQFLL17;
tr 52 M=MMU_XQFLL17;
tr 71 M=MMU_XQFLL17 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL17 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL17 TSE=T SLTH=F;

echo " MMU_XQFLL18";
tr 50 M=MMU_XQFLL18;
tr 51 M=MMU_XQFLL18;
tr 52 M=MMU_XQFLL18;
tr 71 M=MMU_XQFLL18 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL18 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL18 TSE=T SLTH=F;

echo " MMU_XQFLL19";
tr 50 M=MMU_XQFLL19;
tr 51 M=MMU_XQFLL19;
tr 52 M=MMU_XQFLL19;
tr 71 M=MMU_XQFLL19 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL19 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL19 TSE=T SLTH=F;

echo " MMU_XQFLL20";
tr 50 M=MMU_XQFLL20;
tr 51 M=MMU_XQFLL20;
tr 52 M=MMU_XQFLL20;
tr 71 M=MMU_XQFLL20 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL20 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL20 TSE=T SLTH=F;

echo " MMU_XQFLL21";
tr 50 M=MMU_XQFLL21;
tr 51 M=MMU_XQFLL21;
tr 52 M=MMU_XQFLL21;
tr 71 M=MMU_XQFLL21 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL21 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL21 TSE=T SLTH=F;

echo " MMU_XQFLL22";
tr 50 M=MMU_XQFLL22;
tr 51 M=MMU_XQFLL22;
tr 52 M=MMU_XQFLL22;
tr 71 M=MMU_XQFLL22 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL22 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL22 TSE=T SLTH=F;

echo " MMU_XQFLL23";
tr 50 M=MMU_XQFLL23;
tr 51 M=MMU_XQFLL23;
tr 52 M=MMU_XQFLL23;
tr 71 M=MMU_XQFLL23 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL23 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL23 TSE=T SLTH=F;

echo " MMU_XQFLL24";
tr 50 M=MMU_XQFLL24;
tr 51 M=MMU_XQFLL24;
tr 52 M=MMU_XQFLL24;
tr 71 M=MMU_XQFLL24 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL24 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL24 TSE=T SLTH=F;

echo " MMU_XQFLL25";
tr 50 M=MMU_XQFLL25;
tr 51 M=MMU_XQFLL25;
tr 52 M=MMU_XQFLL25;
tr 71 M=MMU_XQFLL25 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL25 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL25 TSE=T SLTH=F;

echo " MMU_XQFLL26";
tr 50 M=MMU_XQFLL26;
tr 51 M=MMU_XQFLL26;
tr 52 M=MMU_XQFLL26;
tr 71 M=MMU_XQFLL26 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL26 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL26 TSE=T SLTH=F;

echo " MMU_XQFLL27";
tr 50 M=MMU_XQFLL27;
tr 51 M=MMU_XQFLL27;
tr 52 M=MMU_XQFLL27;
tr 71 M=MMU_XQFLL27 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL27 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL27 TSE=T SLTH=F;

echo " MMU_XQFLL28";
tr 50 M=MMU_XQFLL28;
tr 51 M=MMU_XQFLL28;
tr 52 M=MMU_XQFLL28;
tr 71 M=MMU_XQFLL28 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL28 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL28 TSE=T SLTH=F;

echo " MMU_XQFLL29";
tr 50 M=MMU_XQFLL29;
tr 51 M=MMU_XQFLL29;
tr 52 M=MMU_XQFLL29;
tr 71 M=MMU_XQFLL29 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL29 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL29 TSE=T SLTH=F;

echo " MMU_XQFLL30";
tr 50 M=MMU_XQFLL30;
tr 51 M=MMU_XQFLL30;
tr 52 M=MMU_XQFLL30;
tr 71 M=MMU_XQFLL30 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL30 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL30 TSE=T SLTH=F;

echo " MMU_XQFLL31";
tr 50 M=MMU_XQFLL31;
tr 51 M=MMU_XQFLL31;
tr 52 M=MMU_XQFLL31;
tr 71 M=MMU_XQFLL31 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL31 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL31 TSE=T SLTH=F;

echo " MMU_XQFLL32";
tr 50 M=MMU_XQFLL32;
tr 51 M=MMU_XQFLL32;
tr 52 M=MMU_XQFLL32;
tr 71 M=MMU_XQFLL32 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL32 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL32 TSE=T SLTH=F;

echo " MMU_XQFLL33";
tr 50 M=MMU_XQFLL33;
tr 51 M=MMU_XQFLL33;
tr 52 M=MMU_XQFLL33;
tr 71 M=MMU_XQFLL33 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL33 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL33 TSE=T SLTH=F;

echo " MMU_XQFLL34";
tr 50 M=MMU_XQFLL34;
tr 51 M=MMU_XQFLL34;
tr 52 M=MMU_XQFLL34;
tr 71 M=MMU_XQFLL34 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL34 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL34 TSE=T SLTH=F;

echo " MMU_XQFLL35";
tr 50 M=MMU_XQFLL35;
tr 51 M=MMU_XQFLL35;
tr 52 M=MMU_XQFLL35;
tr 71 M=MMU_XQFLL35 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL35 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL35 TSE=T SLTH=F;

echo " MMU_XQFLL36";
tr 50 M=MMU_XQFLL36;
tr 51 M=MMU_XQFLL36;
tr 52 M=MMU_XQFLL36;
tr 71 M=MMU_XQFLL36 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL36 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL36 TSE=T SLTH=F;

echo " MMU_XQFLL37";
tr 50 M=MMU_XQFLL37;
tr 51 M=MMU_XQFLL37;
tr 52 M=MMU_XQFLL37;
tr 71 M=MMU_XQFLL37 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL37 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL37 TSE=T SLTH=F;

echo " MMU_XQFLL38";
tr 50 M=MMU_XQFLL38;
tr 51 M=MMU_XQFLL38;
tr 52 M=MMU_XQFLL38;
tr 71 M=MMU_XQFLL38 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL38 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL38 TSE=T SLTH=F;

echo " MMU_XQFLL39";
tr 50 M=MMU_XQFLL39;
tr 51 M=MMU_XQFLL39;
tr 52 M=MMU_XQFLL39;
tr 71 M=MMU_XQFLL39 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL39 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL39 TSE=T SLTH=F;

echo " MMU_XQFLL40";
tr 50 M=MMU_XQFLL40;
tr 51 M=MMU_XQFLL40;
tr 52 M=MMU_XQFLL40;
tr 71 M=MMU_XQFLL40 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL40 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL40 TSE=T SLTH=F;

echo " MMU_XQFLL41";
tr 50 M=MMU_XQFLL41;
tr 51 M=MMU_XQFLL41;
tr 52 M=MMU_XQFLL41;
tr 71 M=MMU_XQFLL41 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL41 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL41 TSE=T SLTH=F;

echo " MMU_XQFLL42";
tr 50 M=MMU_XQFLL42;
tr 51 M=MMU_XQFLL42;
tr 52 M=MMU_XQFLL42;
tr 71 M=MMU_XQFLL42 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL42 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL42 TSE=T SLTH=F;

echo " MMU_XQFLL43";
tr 50 M=MMU_XQFLL43;
tr 51 M=MMU_XQFLL43;
tr 52 M=MMU_XQFLL43;
tr 71 M=MMU_XQFLL43 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL43 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL43 TSE=T SLTH=F;

echo " MMU_XQFLL44";
tr 50 M=MMU_XQFLL44;
tr 51 M=MMU_XQFLL44;
tr 52 M=MMU_XQFLL44;
tr 71 M=MMU_XQFLL44 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL44 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL44 TSE=T SLTH=F;

echo " MMU_XQFLL45";
tr 50 M=MMU_XQFLL45;
tr 51 M=MMU_XQFLL45;
tr 52 M=MMU_XQFLL45;
tr 71 M=MMU_XQFLL45 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL45 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL45 TSE=T SLTH=F;

echo " MMU_XQFLL46";
tr 50 M=MMU_XQFLL46;
tr 51 M=MMU_XQFLL46;
tr 52 M=MMU_XQFLL46;
tr 71 M=MMU_XQFLL46 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL46 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL46 TSE=T SLTH=F;

echo " MMU_XQFLL47";
tr 50 M=MMU_XQFLL47;
tr 51 M=MMU_XQFLL47;
tr 52 M=MMU_XQFLL47;
tr 71 M=MMU_XQFLL47 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL47 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL47 TSE=T SLTH=F;

echo " MMU_XQFLL48";
tr 50 M=MMU_XQFLL48;
tr 51 M=MMU_XQFLL48;
tr 52 M=MMU_XQFLL48;
tr 71 M=MMU_XQFLL48 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL48 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL48 TSE=T SLTH=F;

echo " MMU_XQFLL49";
tr 50 M=MMU_XQFLL49;
tr 51 M=MMU_XQFLL49;
tr 52 M=MMU_XQFLL49;
tr 71 M=MMU_XQFLL49 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL49 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL49 TSE=T SLTH=F;

echo " MMU_XQFLL50";
tr 50 M=MMU_XQFLL50;
tr 51 M=MMU_XQFLL50;
tr 52 M=MMU_XQFLL50;
tr 71 M=MMU_XQFLL50 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL50 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL50 TSE=T SLTH=F;

echo " MMU_XQFLL51";
tr 50 M=MMU_XQFLL51;
tr 51 M=MMU_XQFLL51;
tr 52 M=MMU_XQFLL51;
tr 71 M=MMU_XQFLL51 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL51 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL51 TSE=T SLTH=F;

echo " MMU_XQFLL52";
tr 50 M=MMU_XQFLL52;
tr 51 M=MMU_XQFLL52;
tr 52 M=MMU_XQFLL52;
tr 71 M=MMU_XQFLL52 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL52 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL52 TSE=T SLTH=F;

echo " MMU_XQFLL53";
tr 50 M=MMU_XQFLL53;
tr 51 M=MMU_XQFLL53;
tr 52 M=MMU_XQFLL53;
tr 71 M=MMU_XQFLL53 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL53 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL53 TSE=T SLTH=F;

echo " MMU_XQFLL54";
tr 50 M=MMU_XQFLL54;
tr 51 M=MMU_XQFLL54;
tr 52 M=MMU_XQFLL54;
tr 71 M=MMU_XQFLL54 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL54 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL54 TSE=T SLTH=F;

echo " MMU_XQFLL55";
tr 50 M=MMU_XQFLL55;
tr 51 M=MMU_XQFLL55;
tr 52 M=MMU_XQFLL55;
tr 71 M=MMU_XQFLL55 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL55 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL55 TSE=T SLTH=F;

echo " MMU_XQFLL56";
tr 50 M=MMU_XQFLL56;
tr 51 M=MMU_XQFLL56;
tr 52 M=MMU_XQFLL56;
tr 71 M=MMU_XQFLL56 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL56 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL56 TSE=T SLTH=F;

echo " MMU_XQFLL57";
tr 50 M=MMU_XQFLL57;
tr 51 M=MMU_XQFLL57;
tr 52 M=MMU_XQFLL57;
tr 71 M=MMU_XQFLL57 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL57 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL57 TSE=T SLTH=F;

echo " MMU_XQFLL58";
tr 50 M=MMU_XQFLL58;
tr 51 M=MMU_XQFLL58;
tr 52 M=MMU_XQFLL58;
tr 71 M=MMU_XQFLL58 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL58 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL58 TSE=T SLTH=F;

echo " MMU_XQFLL59";
tr 50 M=MMU_XQFLL59;
tr 51 M=MMU_XQFLL59;
tr 52 M=MMU_XQFLL59;
tr 71 M=MMU_XQFLL59 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL59 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL59 TSE=T SLTH=F;

echo " MMU_XQFLL60";
tr 50 M=MMU_XQFLL60;
tr 51 M=MMU_XQFLL60;
tr 52 M=MMU_XQFLL60;
tr 71 M=MMU_XQFLL60 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL60 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL60 TSE=T SLTH=F;

echo " MMU_XQFLL61";
tr 50 M=MMU_XQFLL61;
tr 51 M=MMU_XQFLL61;
tr 52 M=MMU_XQFLL61;
tr 71 M=MMU_XQFLL61 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL61 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL61 TSE=T SLTH=F;

echo " MMU_XQFLL62";
tr 50 M=MMU_XQFLL62;
tr 51 M=MMU_XQFLL62;
tr 52 M=MMU_XQFLL62;
tr 71 M=MMU_XQFLL62 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL62 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL62 TSE=T SLTH=F;

echo " MMU_XQFLL63";
tr 50 M=MMU_XQFLL63;
tr 51 M=MMU_XQFLL63;
tr 52 M=MMU_XQFLL63;
tr 71 M=MMU_XQFLL63 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL63 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL63 TSE=T SLTH=F;

echo " MMU_XQFLL64";
tr 50 M=MMU_XQFLL64;
tr 51 M=MMU_XQFLL64;
tr 52 M=MMU_XQFLL64;
tr 71 M=MMU_XQFLL64 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL64 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL64 TSE=T SLTH=F;

echo " MMU_XQFLL65";
tr 50 M=MMU_XQFLL65;
tr 51 M=MMU_XQFLL65;
tr 52 M=MMU_XQFLL65;
tr 71 M=MMU_XQFLL65 TSE=F SLTH=T;
tr 71 M=MMU_XQFLL65 TSE=T SLTH=T;
tr 71 M=MMU_XQFLL65 TSE=T SLTH=F;

# NEW tables in regfile 2.4
echo " EGR_SR_ETHERTYPES";
tr 50 M=EGR_SR_ETHERTYPES;
#tr 51 M=EGR_SR_ETHERTYPES;
#tr 52 M=EGR_SR_ETHERTYPES;
tr 71 M=EGR_SR_ETHERTYPES TSE=F SLTH=T;
tr 71 M=EGR_SR_ETHERTYPES TSE=T SLTH=T;
tr 71 M=EGR_SR_ETHERTYPES TSE=T SLTH=F;
echo " EGR_TDM_PORT_MAP";
tr 50 M=EGR_TDM_PORT_MAP;
#tr 51 M=EGR_TDM_PORT_MAP;
#tr 52 M=EGR_TDM_PORT_MAP;
tr 71 M=EGR_TDM_PORT_MAP TSE=F SLTH=T;
tr 71 M=EGR_TDM_PORT_MAP TSE=T SLTH=T;
tr 71 M=EGR_TDM_PORT_MAP TSE=T SLTH=F;

# Renamed tables in regfile 2.5
echo " MTU_PROFILE";
tr 50 M=MTU_PROFILE;
tr 51 M=MTU_PROFILE;
tr 52 M=MTU_PROFILE;
tr 71 M=MTU_PROFILE TSE=F SLTH=T;
tr 71 M=MTU_PROFILE TSE=T SLTH=T;
tr 71 M=MTU_PROFILE TSE=T SLTH=F;
echo " EGR_MTU_PROFILE";
tr 50 M=EGR_MTU_PROFILE;
tr 51 M=EGR_MTU_PROFILE;
tr 52 M=EGR_MTU_PROFILE;
tr 71 M=EGR_MTU_PROFILE TSE=F SLTH=T;
tr 71 M=EGR_MTU_PROFILE TSE=T SLTH=T;
tr 71 M=EGR_MTU_PROFILE TSE=T SLTH=F;

# NEW tables in regfile 2.5
echo " STU_PROFILE";
tr 50 M=STU_PROFILE;
tr 51 M=STU_PROFILE;
tr 52 M=STU_PROFILE;
tr 71 M=STU_PROFILE TSE=F SLTH=T;
tr 71 M=STU_PROFILE TSE=T SLTH=T;
tr 71 M=STU_PROFILE TSE=T SLTH=F;
echo " EGR_STU_PROFILE";
tr 50 M=EGR_STU_PROFILE;
tr 51 M=EGR_STU_PROFILE;
tr 52 M=EGR_STU_PROFILE;
tr 71 M=EGR_STU_PROFILE TSE=F SLTH=T;
tr 71 M=EGR_STU_PROFILE TSE=T SLTH=T;
tr 71 M=EGR_STU_PROFILE TSE=T SLTH=F;
echo " SVC_METER_OFFSET_POLICY_TABLE";
tr 50 M=SVC_METER_OFFSET_POLICY_TABLE;
tr 51 M=SVC_METER_OFFSET_POLICY_TABLE;
tr 52 M=SVC_METER_OFFSET_POLICY_TABLE;
tr 71 M=SVC_METER_OFFSET_POLICY_TABLE TSE=F SLTH=T;
tr 71 M=SVC_METER_OFFSET_POLICY_TABLE TSE=T SLTH=T;
tr 71 M=SVC_METER_OFFSET_POLICY_TABLE TSE=T SLTH=F;

# NEW tables in regfile 2.8
echo " SR_SUPERVISORY_MAC_ADDRESS";
tr 50 M=SR_SUPERVISORY_MAC_ADDRESS;
#tr 51 M=SR_SUPERVISORY_MAC_ADDRESS;
#tr 52 M=SR_SUPERVISORY_MAC_ADDRESS;
tr 71 M=SR_SUPERVISORY_MAC_ADDRESS TSE=F SLTH=T;
tr 71 M=SR_SUPERVISORY_MAC_ADDRESS TSE=T SLTH=T;
tr 71 M=SR_SUPERVISORY_MAC_ADDRESS TSE=T SLTH=F;
echo " SR_SUPERVISORY_MAC_ADDRESS_DOT1CB";
tr 50 M=SR_SUPERVISORY_MAC_ADDRESS_DOT1CB;
#tr 51 M=SR_SUPERVISORY_MAC_ADDRESS_DOT1CB;
#tr 52 M=SR_SUPERVISORY_MAC_ADDRESS_DOT1CB;
tr 71 M=SR_SUPERVISORY_MAC_ADDRESS_DOT1CB TSE=F SLTH=T;
tr 71 M=SR_SUPERVISORY_MAC_ADDRESS_DOT1CB TSE=T SLTH=T;
tr 71 M=SR_SUPERVISORY_MAC_ADDRESS_DOT1CB TSE=T SLTH=F;
echo " SR_ING_EGR_TRUNK";
tr 50 M=SR_ING_EGR_TRUNK;
tr 51 M=SR_ING_EGR_TRUNK;
tr 52 M=SR_ING_EGR_TRUNK;
tr 71 M=SR_ING_EGR_TRUNK TSE=F SLTH=T;
tr 71 M=SR_ING_EGR_TRUNK TSE=T SLTH=T;
tr 71 M=SR_ING_EGR_TRUNK TSE=T SLTH=F;
echo " ING_MTU_CHECK_1";
tr 50 M=ING_MTU_CHECK_1;
tr 51 M=ING_MTU_CHECK_1;
tr 52 M=ING_MTU_CHECK_1;
tr 71 M=ING_MTU_CHECK_1 TSE=F SLTH=T;
tr 71 M=ING_MTU_CHECK_1 TSE=T SLTH=T;
tr 71 M=ING_MTU_CHECK_1 TSE=T SLTH=F;
echo " ING_MTU_CHECK_2";
tr 50 M=ING_MTU_CHECK_2;
tr 51 M=ING_MTU_CHECK_2;
tr 52 M=ING_MTU_CHECK_2;
tr 71 M=ING_MTU_CHECK_2 TSE=F SLTH=T;
tr 71 M=ING_MTU_CHECK_2 TSE=T SLTH=T;
tr 71 M=ING_MTU_CHECK_2 TSE=T SLTH=F;
echo " SR_PORT_PROXY_MAC_ERROR";
tr 50 M=SR_PORT_PROXY_MAC_ERROR;
tr 51 M=SR_PORT_PROXY_MAC_ERROR;
tr 52 M=SR_PORT_PROXY_MAC_ERROR;
tr 71 M=SR_PORT_PROXY_MAC_ERROR TSE=F SLTH=T;
tr 71 M=SR_PORT_PROXY_MAC_ERROR TSE=T SLTH=T;
tr 71 M=SR_PORT_PROXY_MAC_ERROR TSE=T SLTH=F;
echo " EGR_MTU_CHECK";
tr 50 M=EGR_MTU_CHECK;
tr 51 M=EGR_MTU_CHECK;
tr 52 M=EGR_MTU_CHECK;
tr 71 M=EGR_MTU_CHECK TSE=F SLTH=T;
tr 71 M=EGR_MTU_CHECK TSE=T SLTH=T;
tr 71 M=EGR_MTU_CHECK TSE=T SLTH=F;
echo " EGR_STU_CHECK";
tr 50 M=EGR_STU_CHECK;
tr 51 M=EGR_STU_CHECK;
tr 52 M=EGR_STU_CHECK;
tr 71 M=EGR_STU_CHECK TSE=F SLTH=T;
tr 71 M=EGR_STU_CHECK TSE=T SLTH=T;
tr 71 M=EGR_STU_CHECK TSE=T SLTH=F;
echo " EGR_LINK_LOCAL_MAC_ADDRESS";
tr 50 M=EGR_LINK_LOCAL_MAC_ADDRESS;
#tr 51 M=EGR_LINK_LOCAL_MAC_ADDRESS;
#tr 52 M=EGR_LINK_LOCAL_MAC_ADDRESS;
tr 71 M=EGR_LINK_LOCAL_MAC_ADDRESS TSE=F SLTH=T;
tr 71 M=EGR_LINK_LOCAL_MAC_ADDRESS TSE=T SLTH=T;
tr 71 M=EGR_LINK_LOCAL_MAC_ADDRESS TSE=T SLTH=F;

# NEW tables in regfile 3.0
echo " ING_VXLAN_CLASS_ID_TCAM";
tr 50 M=ING_VXLAN_CLASS_ID_TCAM;
tr 51 M=ING_VXLAN_CLASS_ID_TCAM;
tr 52 M=ING_VXLAN_CLASS_ID_TCAM;
tr 71 M=ING_VXLAN_CLASS_ID_TCAM TSE=F SLTH=T;
tr 71 M=ING_VXLAN_CLASS_ID_TCAM TSE=T SLTH=T;
tr 71 M=ING_VXLAN_CLASS_ID_TCAM TSE=T SLTH=F;
echo " ING_VXLAN_CLASS_ID_POLICY_TABLE";
tr 50 M=ING_VXLAN_CLASS_ID_POLICY_TABLE;
tr 51 M=ING_VXLAN_CLASS_ID_POLICY_TABLE;
tr 52 M=ING_VXLAN_CLASS_ID_POLICY_TABLE;
tr 71 M=ING_VXLAN_CLASS_ID_POLICY_TABLE TSE=F SLTH=T;
tr 71 M=ING_VXLAN_CLASS_ID_POLICY_TABLE TSE=T SLTH=T;
tr 71 M=ING_VXLAN_CLASS_ID_POLICY_TABLE TSE=T SLTH=F;
echo " EGR_VXLAN_HEADER";
tr 50 M=EGR_VXLAN_HEADER;
tr 51 M=EGR_VXLAN_HEADER;
tr 52 M=EGR_VXLAN_HEADER;
tr 71 M=EGR_VXLAN_HEADER TSE=F SLTH=T;
tr 71 M=EGR_VXLAN_HEADER TSE=T SLTH=T;
tr 71 M=EGR_VXLAN_HEADER TSE=T SLTH=F;
echo " EGR_IP_TUNNEL";
tr 50 M=EGR_IP_TUNNEL;
tr 51 M=EGR_IP_TUNNEL;
tr 52 M=EGR_IP_TUNNEL;
tr 71 M=EGR_IP_TUNNEL TSE=F SLTH=T;
tr 71 M=EGR_IP_TUNNEL TSE=T SLTH=T;
tr 71 M=EGR_IP_TUNNEL TSE=T SLTH=F;
echo " EGR_IP_TUNNEL_IPV6";
tr 50 M=EGR_IP_TUNNEL_IPV6;
tr 51 M=EGR_IP_TUNNEL_IPV6;
tr 52 M=EGR_IP_TUNNEL_IPV6;
tr 71 M=EGR_IP_TUNNEL_IPV6 TSE=F SLTH=T;
tr 71 M=EGR_IP_TUNNEL_IPV6 TSE=T SLTH=T;
tr 71 M=EGR_IP_TUNNEL_IPV6 TSE=T SLTH=F;

# NEW tables in regfile 3.0.1
echo " SR_MAC_LEARNING";
tr 50 M=SR_MAC_LEARNING;
tr 51 M=SR_MAC_LEARNING;
tr 52 M=SR_MAC_LEARNING;
tr 71 M=SR_MAC_LEARNING TSE=F SLTH=T;
tr 71 M=SR_MAC_LEARNING TSE=T SLTH=T;
tr 71 M=SR_MAC_LEARNING TSE=T SLTH=F;

# NEW tables in regfile 3.0.2

# NEW tables in regfile 3.0.3
echo " SR_PORT_SN_WINDOW_RESET";
tr 50 M=SR_PORT_SN_WINDOW_RESET;
tr 51 M=SR_PORT_SN_WINDOW_RESET;
tr 52 M=SR_PORT_SN_WINDOW_RESET;
tr 71 M=SR_PORT_SN_WINDOW_RESET TSE=F SLTH=T;
tr 71 M=SR_PORT_SN_WINDOW_RESET TSE=T SLTH=T;
tr 71 M=SR_PORT_SN_WINDOW_RESET TSE=T SLTH=F;
echo " SR_PORT_COUNT_RX_PASSED";
tr 50 M=SR_PORT_COUNT_RX_PASSED;
tr 51 M=SR_PORT_COUNT_RX_PASSED;
tr 52 M=SR_PORT_COUNT_RX_PASSED;
tr 71 M=SR_PORT_COUNT_RX_PASSED TSE=F SLTH=T;
tr 71 M=SR_PORT_COUNT_RX_PASSED TSE=T SLTH=T;
tr 71 M=SR_PORT_COUNT_RX_PASSED TSE=T SLTH=F;
echo " RTAG7_PORT_BASED_HASH";
tr 50 M=RTAG7_PORT_BASED_HASH;
tr 51 M=RTAG7_PORT_BASED_HASH;
tr 52 M=RTAG7_PORT_BASED_HASH;
tr 71 M=RTAG7_PORT_BASED_HASH TSE=F SLTH=T;
tr 71 M=RTAG7_PORT_BASED_HASH TSE=T SLTH=T;
tr 71 M=RTAG7_PORT_BASED_HASH TSE=T SLTH=F;
echo " RTAG7_FLOW_BASED_HASH";
tr 50 M=RTAG7_FLOW_BASED_HASH;
tr 51 M=RTAG7_FLOW_BASED_HASH;
tr 52 M=RTAG7_FLOW_BASED_HASH;
tr 71 M=RTAG7_FLOW_BASED_HASH TSE=F SLTH=T;
tr 71 M=RTAG7_FLOW_BASED_HASH TSE=T SLTH=T;
tr 71 M=RTAG7_FLOW_BASED_HASH TSE=T SLTH=F;

# NEW tables in regfile 3.0.6
echo " SR_MAC_LEARNING_VALID";
tr 50 M=SR_MAC_LEARNING_VALID;
tr 51 M=SR_MAC_LEARNING_VALID;
tr 52 M=SR_MAC_LEARNING_VALID;
tr 71 M=SR_MAC_LEARNING_VALID TSE=F SLTH=T;
tr 71 M=SR_MAC_LEARNING_VALID TSE=T SLTH=T;
tr 71 M=SR_MAC_LEARNING_VALID TSE=T SLTH=F;

# NEW tables in regfile 3.0.9
echo " SR_TX_FLOW_ID_POOL";
tr 50 M=SR_TX_FLOW_ID_POOL;
tr 51 M=SR_TX_FLOW_ID_POOL;
tr 52 M=SR_TX_FLOW_ID_POOL;
tr 71 M=SR_TX_FLOW_ID_POOL TSE=F SLTH=T;
tr 71 M=SR_TX_FLOW_ID_POOL TSE=T SLTH=T;
tr 71 M=SR_TX_FLOW_ID_POOL TSE=T SLTH=F;
echo " SR_RX_FLOW_ID_POOL";
tr 50 M=SR_RX_FLOW_ID_POOL;
tr 51 M=SR_RX_FLOW_ID_POOL;
tr 52 M=SR_RX_FLOW_ID_POOL;
tr 71 M=SR_RX_FLOW_ID_POOL TSE=F SLTH=T;
tr 71 M=SR_RX_FLOW_ID_POOL TSE=T SLTH=T;
tr 71 M=SR_RX_FLOW_ID_POOL TSE=T SLTH=F;

# NEW tables in regfile 3.0.13
echo " EGR_FRAGMENT_ID_TABLE";
tr 50 M=EGR_FRAGMENT_ID_TABLE;
tr 51 M=EGR_FRAGMENT_ID_TABLE;
tr 52 M=EGR_FRAGMENT_ID_TABLE;
tr 71 M=EGR_FRAGMENT_ID_TABLE TSE=F SLTH=T;
tr 71 M=EGR_FRAGMENT_ID_TABLE TSE=T SLTH=T;
tr 71 M=EGR_FRAGMENT_ID_TABLE TSE=T SLTH=F;

# NEW tables in regfile 3.0.17
#echo " MMU_MIN_BUCKET_QLAYER"; (need to disable metering)
#tr 50 M=MMU_MIN_BUCKET_QLAYER;
#tr 51 M=MMU_MIN_BUCKET_QLAYER;
#tr 52 M=MMU_MIN_BUCKET_QLAYER;
#tr 71 M=MMU_MIN_BUCKET_QLAYER TSE=F SLTH=T;
#tr 71 M=MMU_MIN_BUCKET_QLAYER TSE=T SLTH=T;
#tr 71 M=MMU_MIN_BUCKET_QLAYER TSE=T SLTH=F;
#echo " MMU_MAX_BUCKET_QLAYER"; (need to disable metering)
#tr 50 M=MMU_MAX_BUCKET_QLAYER;
#tr 51 M=MMU_MAX_BUCKET_QLAYER;
#tr 52 M=MMU_MAX_BUCKET_QLAYER;
#tr 71 M=MMU_MAX_BUCKET_QLAYER TSE=F SLTH=T;
#tr 71 M=MMU_MAX_BUCKET_QLAYER TSE=T SLTH=T;
#tr 71 M=MMU_MAX_BUCKET_QLAYER TSE=T SLTH=F;
#echo " MMU_MIN_BUCKET_QGROUP"; (need to disable metering)
#tr 50 M=MMU_MIN_BUCKET_QGROUP;
#tr 51 M=MMU_MIN_BUCKET_QGROUP;
#tr 52 M=MMU_MIN_BUCKET_QGROUP;
#tr 71 M=MMU_MIN_BUCKET_QGROUP TSE=F SLTH=T;
#tr 71 M=MMU_MIN_BUCKET_QGROUP TSE=T SLTH=T;
#tr 71 M=MMU_MIN_BUCKET_QGROUP TSE=T SLTH=F;
#echo " MMU_MAX_BUCKET_QGROUP"; (need to disable metering)
#tr 50 M=MMU_MAX_BUCKET_QGROUP;
#tr 51 M=MMU_MAX_BUCKET_QGROUP;
#tr 52 M=MMU_MAX_BUCKET_QGROUP;
#tr 71 M=MMU_MAX_BUCKET_QGROUP TSE=F SLTH=T;
#tr 71 M=MMU_MAX_BUCKET_QGROUP TSE=T SLTH=T;
#tr 71 M=MMU_MAX_BUCKET_QGROUP TSE=T SLTH=F;
#echo " MMU_WRED_AVG_QSIZE_QGROUP"; (need to disable metering)
#tr 50 M=MMU_WRED_AVG_QSIZE_QGROUP;
#tr 51 M=MMU_WRED_AVG_QSIZE_QGROUP;
#tr 52 M=MMU_WRED_AVG_QSIZE_QGROUP;
#tr 71 M=MMU_WRED_AVG_QSIZE_QGROUP TSE=F SLTH=T;
#tr 71 M=MMU_WRED_AVG_QSIZE_QGROUP TSE=T SLTH=T;
#tr 71 M=MMU_WRED_AVG_QSIZE_QGROUP TSE=T SLTH=F;
echo " MMU_WRED_CONFIG_QGROUP";
tr 50 M=MMU_WRED_CONFIG_QGROUP;
tr 51 M=MMU_WRED_CONFIG_QGROUP;
tr 52 M=MMU_WRED_CONFIG_QGROUP;
tr 71 M=MMU_WRED_CONFIG_QGROUP TSE=F SLTH=T;
tr 71 M=MMU_WRED_CONFIG_QGROUP TSE=T SLTH=T;
tr 71 M=MMU_WRED_CONFIG_QGROUP TSE=T SLTH=F;

# NEW tables in regfile 3.0.17
echo " EGR_MFRAME_COUNTER";
tr 50 M=EGR_MFRAME_COUNTER;
tr 51 M=EGR_MFRAME_COUNTER;
tr 52 M=EGR_MFRAME_COUNTER;
tr 71 M=EGR_MFRAME_COUNTER TSE=F SLTH=T;
tr 71 M=EGR_MFRAME_COUNTER TSE=T SLTH=T;
tr 71 M=EGR_MFRAME_COUNTER TSE=T SLTH=F;

# NEW tables in B0 regfile 2.0
echo " TAF_GATE_ID_LOOKUP";
tr 50 M=TAF_GATE_ID_LOOKUP;
tr 51 M=TAF_GATE_ID_LOOKUP;
tr 52 M=TAF_GATE_ID_LOOKUP;
tr 71 M=TAF_GATE_ID_LOOKUP TSE=F SLTH=T;
tr 71 M=TAF_GATE_ID_LOOKUP TSE=T SLTH=T;
tr 71 M=TAF_GATE_ID_LOOKUP TSE=T SLTH=F;
echo " TAF_GATE_CONTROL";
tr 50 M=TAF_GATE_CONTROL;
tr 51 M=TAF_GATE_CONTROL;
tr 52 M=TAF_GATE_CONTROL;
tr 71 M=TAF_GATE_CONTROL TSE=F SLTH=T;
tr 71 M=TAF_GATE_CONTROL TSE=T SLTH=T;
tr 71 M=TAF_GATE_CONTROL TSE=T SLTH=F;
#echo " TAF_GATE_BYTES_LEFT (READONLY)";
#tr 50 M=TAF_GATE_BYTES_LEFT;
#tr 51 M=TAF_GATE_BYTES_LEFT;
#tr 52 M=TAF_GATE_BYTES_LEFT;
echo " TAF_GATE_PASSED_PACKET_COUNTER";
tr 50 M=TAF_GATE_PASSED_PACKET_COUNTER;
tr 51 M=TAF_GATE_PASSED_PACKET_COUNTER;
tr 52 M=TAF_GATE_PASSED_PACKET_COUNTER;
tr 71 M=TAF_GATE_PASSED_PACKET_COUNTER TSE=F SLTH=T;
tr 71 M=TAF_GATE_PASSED_PACKET_COUNTER TSE=T SLTH=T;
tr 71 M=TAF_GATE_PASSED_PACKET_COUNTER TSE=T SLTH=F;
echo " TAF_GATE_DROP_PACKET_COUNTER";
tr 50 M=TAF_GATE_DROP_PACKET_COUNTER;
tr 51 M=TAF_GATE_DROP_PACKET_COUNTER;
tr 52 M=TAF_GATE_DROP_PACKET_COUNTER;
tr 71 M=TAF_GATE_DROP_PACKET_COUNTER TSE=F SLTH=T;
tr 71 M=TAF_GATE_DROP_PACKET_COUNTER TSE=T SLTH=T;
tr 71 M=TAF_GATE_DROP_PACKET_COUNTER TSE=T SLTH=F;
echo " FLOW_SN_WINDOW_RESET_INDICATION";
tr 50 M=FLOW_SN_WINDOW_RESET_INDICATION;
tr 51 M=FLOW_SN_WINDOW_RESET_INDICATION;
tr 52 M=FLOW_SN_WINDOW_RESET_INDICATION;
tr 71 M=FLOW_SN_WINDOW_RESET_INDICATION TSE=F SLTH=T;
tr 71 M=FLOW_SN_WINDOW_RESET_INDICATION TSE=T SLTH=T;
tr 71 M=FLOW_SN_WINDOW_RESET_INDICATION TSE=T SLTH=F;


# NEW tables in B0 regfile 2.1
echo " VFI";
tr 50 M=VFI;
tr 51 M=VFI;
tr 52 M=VFI;
tr 71 M=VFI TSE=F SLTH=T;
tr 71 M=VFI TSE=T SLTH=T;
tr 71 M=VFI TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P0";
tr 50 M=TAF_GATE_CTL_TBL0_P0;
tr 51 M=TAF_GATE_CTL_TBL0_P0;
tr 52 M=TAF_GATE_CTL_TBL0_P0;
tr 71 M=TAF_GATE_CTL_TBL0_P0 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P0 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P0 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P0";
tr 50 M=TAF_GATE_CTL_TBL1_P0;
tr 51 M=TAF_GATE_CTL_TBL1_P0;
tr 52 M=TAF_GATE_CTL_TBL1_P0;
tr 71 M=TAF_GATE_CTL_TBL1_P0 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P0 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P0 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P1";
tr 50 M=TAF_GATE_CTL_TBL0_P1;
tr 51 M=TAF_GATE_CTL_TBL0_P1;
tr 52 M=TAF_GATE_CTL_TBL0_P1;
tr 71 M=TAF_GATE_CTL_TBL0_P1 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P1 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P1 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P1";
tr 50 M=TAF_GATE_CTL_TBL1_P1;
tr 51 M=TAF_GATE_CTL_TBL1_P1;
tr 52 M=TAF_GATE_CTL_TBL1_P1;
tr 71 M=TAF_GATE_CTL_TBL1_P1 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P1 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P1 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P2";
tr 50 M=TAF_GATE_CTL_TBL0_P2;
tr 51 M=TAF_GATE_CTL_TBL0_P2;
tr 52 M=TAF_GATE_CTL_TBL0_P2;
tr 71 M=TAF_GATE_CTL_TBL0_P2 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P2 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P2 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P2";
tr 50 M=TAF_GATE_CTL_TBL1_P2;
tr 51 M=TAF_GATE_CTL_TBL1_P2;
tr 52 M=TAF_GATE_CTL_TBL1_P2;
tr 71 M=TAF_GATE_CTL_TBL1_P2 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P2 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P2 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P3";
tr 50 M=TAF_GATE_CTL_TBL0_P3;
tr 51 M=TAF_GATE_CTL_TBL0_P3;
tr 52 M=TAF_GATE_CTL_TBL0_P3;
tr 71 M=TAF_GATE_CTL_TBL0_P3 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P3 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P3 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P3";
tr 50 M=TAF_GATE_CTL_TBL1_P3;
tr 51 M=TAF_GATE_CTL_TBL1_P3;
tr 52 M=TAF_GATE_CTL_TBL1_P3;
tr 71 M=TAF_GATE_CTL_TBL1_P3 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P3 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P3 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P4";
tr 50 M=TAF_GATE_CTL_TBL0_P4;
tr 51 M=TAF_GATE_CTL_TBL0_P4;
tr 52 M=TAF_GATE_CTL_TBL0_P4;
tr 71 M=TAF_GATE_CTL_TBL0_P4 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P4 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P4 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P4";
tr 50 M=TAF_GATE_CTL_TBL1_P4;
tr 51 M=TAF_GATE_CTL_TBL1_P4;
tr 52 M=TAF_GATE_CTL_TBL1_P4;
tr 71 M=TAF_GATE_CTL_TBL1_P4 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P4 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P4 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P5";
tr 50 M=TAF_GATE_CTL_TBL0_P5;
tr 51 M=TAF_GATE_CTL_TBL0_P5;
tr 52 M=TAF_GATE_CTL_TBL0_P5;
tr 71 M=TAF_GATE_CTL_TBL0_P5 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P5 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P5 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P5";
tr 50 M=TAF_GATE_CTL_TBL1_P5;
tr 51 M=TAF_GATE_CTL_TBL1_P5;
tr 52 M=TAF_GATE_CTL_TBL1_P5;
tr 71 M=TAF_GATE_CTL_TBL1_P5 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P5 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P5 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P6";
tr 50 M=TAF_GATE_CTL_TBL0_P6;
tr 51 M=TAF_GATE_CTL_TBL0_P6;
tr 52 M=TAF_GATE_CTL_TBL0_P6;
tr 71 M=TAF_GATE_CTL_TBL0_P6 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P6 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P6 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P6";
tr 50 M=TAF_GATE_CTL_TBL1_P6;
tr 51 M=TAF_GATE_CTL_TBL1_P6;
tr 52 M=TAF_GATE_CTL_TBL1_P6;
tr 71 M=TAF_GATE_CTL_TBL1_P6 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P6 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P6 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P7";
tr 50 M=TAF_GATE_CTL_TBL0_P7;
tr 51 M=TAF_GATE_CTL_TBL0_P7;
tr 52 M=TAF_GATE_CTL_TBL0_P7;
tr 71 M=TAF_GATE_CTL_TBL0_P7 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P7 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P7 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P7";
tr 50 M=TAF_GATE_CTL_TBL1_P7;
tr 51 M=TAF_GATE_CTL_TBL1_P7;
tr 52 M=TAF_GATE_CTL_TBL1_P7;
tr 71 M=TAF_GATE_CTL_TBL1_P7 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P7 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P7 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P8";
tr 50 M=TAF_GATE_CTL_TBL0_P8;
tr 51 M=TAF_GATE_CTL_TBL0_P8;
tr 52 M=TAF_GATE_CTL_TBL0_P8;
tr 71 M=TAF_GATE_CTL_TBL0_P8 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P8 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P8 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P8";
tr 50 M=TAF_GATE_CTL_TBL1_P8;
tr 51 M=TAF_GATE_CTL_TBL1_P8;
tr 52 M=TAF_GATE_CTL_TBL1_P8;
tr 71 M=TAF_GATE_CTL_TBL1_P8 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P8 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P8 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P9";
tr 50 M=TAF_GATE_CTL_TBL0_P9;
tr 51 M=TAF_GATE_CTL_TBL0_P9;
tr 52 M=TAF_GATE_CTL_TBL0_P9;
tr 71 M=TAF_GATE_CTL_TBL0_P9 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P9 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P9 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P9";
tr 50 M=TAF_GATE_CTL_TBL1_P9;
tr 51 M=TAF_GATE_CTL_TBL1_P9;
tr 52 M=TAF_GATE_CTL_TBL1_P9;
tr 71 M=TAF_GATE_CTL_TBL1_P9 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P9 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P9 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P10";
tr 50 M=TAF_GATE_CTL_TBL0_P10;
tr 51 M=TAF_GATE_CTL_TBL0_P10;
tr 52 M=TAF_GATE_CTL_TBL0_P10;
tr 71 M=TAF_GATE_CTL_TBL0_P10 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P10 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P10 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P10";
tr 50 M=TAF_GATE_CTL_TBL1_P10;
tr 51 M=TAF_GATE_CTL_TBL1_P10;
tr 52 M=TAF_GATE_CTL_TBL1_P10;
tr 71 M=TAF_GATE_CTL_TBL1_P10 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P10 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P10 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P11";
tr 50 M=TAF_GATE_CTL_TBL0_P11;
tr 51 M=TAF_GATE_CTL_TBL0_P11;
tr 52 M=TAF_GATE_CTL_TBL0_P11;
tr 71 M=TAF_GATE_CTL_TBL0_P11 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P11 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P11 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P11";
tr 50 M=TAF_GATE_CTL_TBL1_P11;
tr 51 M=TAF_GATE_CTL_TBL1_P11;
tr 52 M=TAF_GATE_CTL_TBL1_P11;
tr 71 M=TAF_GATE_CTL_TBL1_P11 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P11 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P11 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P12";
tr 50 M=TAF_GATE_CTL_TBL0_P12;
tr 51 M=TAF_GATE_CTL_TBL0_P12;
tr 52 M=TAF_GATE_CTL_TBL0_P12;
tr 71 M=TAF_GATE_CTL_TBL0_P12 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P12 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P12 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P12";
tr 50 M=TAF_GATE_CTL_TBL1_P12;
tr 51 M=TAF_GATE_CTL_TBL1_P12;
tr 52 M=TAF_GATE_CTL_TBL1_P12;
tr 71 M=TAF_GATE_CTL_TBL1_P12 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P12 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P12 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P13";
tr 50 M=TAF_GATE_CTL_TBL0_P13;
tr 51 M=TAF_GATE_CTL_TBL0_P13;
tr 52 M=TAF_GATE_CTL_TBL0_P13;
tr 71 M=TAF_GATE_CTL_TBL0_P13 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P13 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P13 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P13";
tr 50 M=TAF_GATE_CTL_TBL1_P13;
tr 51 M=TAF_GATE_CTL_TBL1_P13;
tr 52 M=TAF_GATE_CTL_TBL1_P13;
tr 71 M=TAF_GATE_CTL_TBL1_P13 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P13 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P13 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P14";
tr 50 M=TAF_GATE_CTL_TBL0_P14;
tr 51 M=TAF_GATE_CTL_TBL0_P14;
tr 52 M=TAF_GATE_CTL_TBL0_P14;
tr 71 M=TAF_GATE_CTL_TBL0_P14 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P14 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P14 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P14";
tr 50 M=TAF_GATE_CTL_TBL1_P14;
tr 51 M=TAF_GATE_CTL_TBL1_P14;
tr 52 M=TAF_GATE_CTL_TBL1_P14;
tr 71 M=TAF_GATE_CTL_TBL1_P14 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P14 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P14 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P15";
tr 50 M=TAF_GATE_CTL_TBL0_P15;
tr 51 M=TAF_GATE_CTL_TBL0_P15;
tr 52 M=TAF_GATE_CTL_TBL0_P15;
tr 71 M=TAF_GATE_CTL_TBL0_P15 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P15 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P15 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P15";
tr 50 M=TAF_GATE_CTL_TBL1_P15;
tr 51 M=TAF_GATE_CTL_TBL1_P15;
tr 52 M=TAF_GATE_CTL_TBL1_P15;
tr 71 M=TAF_GATE_CTL_TBL1_P15 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P15 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P15 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P16";
tr 50 M=TAF_GATE_CTL_TBL0_P16;
tr 51 M=TAF_GATE_CTL_TBL0_P16;
tr 52 M=TAF_GATE_CTL_TBL0_P16;
tr 71 M=TAF_GATE_CTL_TBL0_P16 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P16 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P16 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P16";
tr 50 M=TAF_GATE_CTL_TBL1_P16;
tr 51 M=TAF_GATE_CTL_TBL1_P16;
tr 52 M=TAF_GATE_CTL_TBL1_P16;
tr 71 M=TAF_GATE_CTL_TBL1_P16 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P16 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P16 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P17";
tr 50 M=TAF_GATE_CTL_TBL0_P17;
tr 51 M=TAF_GATE_CTL_TBL0_P17;
tr 52 M=TAF_GATE_CTL_TBL0_P17;
tr 71 M=TAF_GATE_CTL_TBL0_P17 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P17 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P17 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P17";
tr 50 M=TAF_GATE_CTL_TBL1_P17;
tr 51 M=TAF_GATE_CTL_TBL1_P17;
tr 52 M=TAF_GATE_CTL_TBL1_P17;
tr 71 M=TAF_GATE_CTL_TBL1_P17 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P17 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P17 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P18";
tr 50 M=TAF_GATE_CTL_TBL0_P18;
tr 51 M=TAF_GATE_CTL_TBL0_P18;
tr 52 M=TAF_GATE_CTL_TBL0_P18;
tr 71 M=TAF_GATE_CTL_TBL0_P18 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P18 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P18 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P18";
tr 50 M=TAF_GATE_CTL_TBL1_P18;
tr 51 M=TAF_GATE_CTL_TBL1_P18;
tr 52 M=TAF_GATE_CTL_TBL1_P18;
tr 71 M=TAF_GATE_CTL_TBL1_P18 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P18 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P18 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P19";
tr 50 M=TAF_GATE_CTL_TBL0_P19;
tr 51 M=TAF_GATE_CTL_TBL0_P19;
tr 52 M=TAF_GATE_CTL_TBL0_P19;
tr 71 M=TAF_GATE_CTL_TBL0_P19 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P19 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P19 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P19";
tr 50 M=TAF_GATE_CTL_TBL1_P19;
tr 51 M=TAF_GATE_CTL_TBL1_P19;
tr 52 M=TAF_GATE_CTL_TBL1_P19;
tr 71 M=TAF_GATE_CTL_TBL1_P19 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P19 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P19 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P20";
tr 50 M=TAF_GATE_CTL_TBL0_P20;
tr 51 M=TAF_GATE_CTL_TBL0_P20;
tr 52 M=TAF_GATE_CTL_TBL0_P20;
tr 71 M=TAF_GATE_CTL_TBL0_P20 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P20 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P20 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P20";
tr 50 M=TAF_GATE_CTL_TBL1_P20;
tr 51 M=TAF_GATE_CTL_TBL1_P20;
tr 52 M=TAF_GATE_CTL_TBL1_P20;
tr 71 M=TAF_GATE_CTL_TBL1_P20 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P20 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P20 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P21";
tr 50 M=TAF_GATE_CTL_TBL0_P21;
tr 51 M=TAF_GATE_CTL_TBL0_P21;
tr 52 M=TAF_GATE_CTL_TBL0_P21;
tr 71 M=TAF_GATE_CTL_TBL0_P21 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P21 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P21 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P21";
tr 50 M=TAF_GATE_CTL_TBL1_P21;
tr 51 M=TAF_GATE_CTL_TBL1_P21;
tr 52 M=TAF_GATE_CTL_TBL1_P21;
tr 71 M=TAF_GATE_CTL_TBL1_P21 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P21 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P21 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P22";
tr 50 M=TAF_GATE_CTL_TBL0_P22;
tr 51 M=TAF_GATE_CTL_TBL0_P22;
tr 52 M=TAF_GATE_CTL_TBL0_P22;
tr 71 M=TAF_GATE_CTL_TBL0_P22 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P22 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P22 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P22";
tr 50 M=TAF_GATE_CTL_TBL1_P22;
tr 51 M=TAF_GATE_CTL_TBL1_P22;
tr 52 M=TAF_GATE_CTL_TBL1_P22;
tr 71 M=TAF_GATE_CTL_TBL1_P22 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P22 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P22 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P23";
tr 50 M=TAF_GATE_CTL_TBL0_P23;
tr 51 M=TAF_GATE_CTL_TBL0_P23;
tr 52 M=TAF_GATE_CTL_TBL0_P23;
tr 71 M=TAF_GATE_CTL_TBL0_P23 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P23 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P23 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P23";
tr 50 M=TAF_GATE_CTL_TBL1_P23;
tr 51 M=TAF_GATE_CTL_TBL1_P23;
tr 52 M=TAF_GATE_CTL_TBL1_P23;
tr 71 M=TAF_GATE_CTL_TBL1_P23 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P23 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P23 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P24";
tr 50 M=TAF_GATE_CTL_TBL0_P24;
tr 51 M=TAF_GATE_CTL_TBL0_P24;
tr 52 M=TAF_GATE_CTL_TBL0_P24;
tr 71 M=TAF_GATE_CTL_TBL0_P24 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P24 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P24 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P24";
tr 50 M=TAF_GATE_CTL_TBL1_P24;
tr 51 M=TAF_GATE_CTL_TBL1_P24;
tr 52 M=TAF_GATE_CTL_TBL1_P24;
tr 71 M=TAF_GATE_CTL_TBL1_P24 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P24 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P24 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P25";
tr 50 M=TAF_GATE_CTL_TBL0_P25;
tr 51 M=TAF_GATE_CTL_TBL0_P25;
tr 52 M=TAF_GATE_CTL_TBL0_P25;
tr 71 M=TAF_GATE_CTL_TBL0_P25 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P25 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P25 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P25";
tr 50 M=TAF_GATE_CTL_TBL1_P25;
tr 51 M=TAF_GATE_CTL_TBL1_P25;
tr 52 M=TAF_GATE_CTL_TBL1_P25;
tr 71 M=TAF_GATE_CTL_TBL1_P25 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P25 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P25 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P26";
tr 50 M=TAF_GATE_CTL_TBL0_P26;
tr 51 M=TAF_GATE_CTL_TBL0_P26;
tr 52 M=TAF_GATE_CTL_TBL0_P26;
tr 71 M=TAF_GATE_CTL_TBL0_P26 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P26 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P26 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P26";
tr 50 M=TAF_GATE_CTL_TBL1_P26;
tr 51 M=TAF_GATE_CTL_TBL1_P26;
tr 52 M=TAF_GATE_CTL_TBL1_P26;
tr 71 M=TAF_GATE_CTL_TBL1_P26 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P26 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P26 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P27";
tr 50 M=TAF_GATE_CTL_TBL0_P27;
tr 51 M=TAF_GATE_CTL_TBL0_P27;
tr 52 M=TAF_GATE_CTL_TBL0_P27;
tr 71 M=TAF_GATE_CTL_TBL0_P27 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P27 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P27 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P27";
tr 50 M=TAF_GATE_CTL_TBL1_P27;
tr 51 M=TAF_GATE_CTL_TBL1_P27;
tr 52 M=TAF_GATE_CTL_TBL1_P27;
tr 71 M=TAF_GATE_CTL_TBL1_P27 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P27 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P27 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P28";
tr 50 M=TAF_GATE_CTL_TBL0_P28;
tr 51 M=TAF_GATE_CTL_TBL0_P28;
tr 52 M=TAF_GATE_CTL_TBL0_P28;
tr 71 M=TAF_GATE_CTL_TBL0_P28 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P28 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P28 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P28";
tr 50 M=TAF_GATE_CTL_TBL1_P28;
tr 51 M=TAF_GATE_CTL_TBL1_P28;
tr 52 M=TAF_GATE_CTL_TBL1_P28;
tr 71 M=TAF_GATE_CTL_TBL1_P28 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P28 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P28 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P29";
tr 50 M=TAF_GATE_CTL_TBL0_P29;
tr 51 M=TAF_GATE_CTL_TBL0_P29;
tr 52 M=TAF_GATE_CTL_TBL0_P29;
tr 71 M=TAF_GATE_CTL_TBL0_P29 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P29 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P29 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P29";
tr 50 M=TAF_GATE_CTL_TBL1_P29;
tr 51 M=TAF_GATE_CTL_TBL1_P29;
tr 52 M=TAF_GATE_CTL_TBL1_P29;
tr 71 M=TAF_GATE_CTL_TBL1_P29 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P29 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P29 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P30";
tr 50 M=TAF_GATE_CTL_TBL0_P30;
tr 51 M=TAF_GATE_CTL_TBL0_P30;
tr 52 M=TAF_GATE_CTL_TBL0_P30;
tr 71 M=TAF_GATE_CTL_TBL0_P30 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P30 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P30 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P30";
tr 50 M=TAF_GATE_CTL_TBL1_P30;
tr 51 M=TAF_GATE_CTL_TBL1_P30;
tr 52 M=TAF_GATE_CTL_TBL1_P30;
tr 71 M=TAF_GATE_CTL_TBL1_P30 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P30 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P30 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P31";
tr 50 M=TAF_GATE_CTL_TBL0_P31;
tr 51 M=TAF_GATE_CTL_TBL0_P31;
tr 52 M=TAF_GATE_CTL_TBL0_P31;
tr 71 M=TAF_GATE_CTL_TBL0_P31 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P31 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P31 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P31";
tr 50 M=TAF_GATE_CTL_TBL1_P31;
tr 51 M=TAF_GATE_CTL_TBL1_P31;
tr 52 M=TAF_GATE_CTL_TBL1_P31;
tr 71 M=TAF_GATE_CTL_TBL1_P31 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P31 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P31 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P32";
tr 50 M=TAF_GATE_CTL_TBL0_P32;
tr 51 M=TAF_GATE_CTL_TBL0_P32;
tr 52 M=TAF_GATE_CTL_TBL0_P32;
tr 71 M=TAF_GATE_CTL_TBL0_P32 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P32 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P32 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P32";
tr 50 M=TAF_GATE_CTL_TBL1_P32;
tr 51 M=TAF_GATE_CTL_TBL1_P32;
tr 52 M=TAF_GATE_CTL_TBL1_P32;
tr 71 M=TAF_GATE_CTL_TBL1_P32 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P32 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P32 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P33";
tr 50 M=TAF_GATE_CTL_TBL0_P33;
tr 51 M=TAF_GATE_CTL_TBL0_P33;
tr 52 M=TAF_GATE_CTL_TBL0_P33;
tr 71 M=TAF_GATE_CTL_TBL0_P33 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P33 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P33 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P33";
tr 50 M=TAF_GATE_CTL_TBL1_P33;
tr 51 M=TAF_GATE_CTL_TBL1_P33;
tr 52 M=TAF_GATE_CTL_TBL1_P33;
tr 71 M=TAF_GATE_CTL_TBL1_P33 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P33 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P33 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P34";
tr 50 M=TAF_GATE_CTL_TBL0_P34;
tr 51 M=TAF_GATE_CTL_TBL0_P34;
tr 52 M=TAF_GATE_CTL_TBL0_P34;
tr 71 M=TAF_GATE_CTL_TBL0_P34 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P34 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P34 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P34";
tr 50 M=TAF_GATE_CTL_TBL1_P34;
tr 51 M=TAF_GATE_CTL_TBL1_P34;
tr 52 M=TAF_GATE_CTL_TBL1_P34;
tr 71 M=TAF_GATE_CTL_TBL1_P34 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P34 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P34 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P35";
tr 50 M=TAF_GATE_CTL_TBL0_P35;
tr 51 M=TAF_GATE_CTL_TBL0_P35;
tr 52 M=TAF_GATE_CTL_TBL0_P35;
tr 71 M=TAF_GATE_CTL_TBL0_P35 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P35 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P35 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P35";
tr 50 M=TAF_GATE_CTL_TBL1_P35;
tr 51 M=TAF_GATE_CTL_TBL1_P35;
tr 52 M=TAF_GATE_CTL_TBL1_P35;
tr 71 M=TAF_GATE_CTL_TBL1_P35 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P35 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P35 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P36";
tr 50 M=TAF_GATE_CTL_TBL0_P36;
tr 51 M=TAF_GATE_CTL_TBL0_P36;
tr 52 M=TAF_GATE_CTL_TBL0_P36;
tr 71 M=TAF_GATE_CTL_TBL0_P36 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P36 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P36 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P36";
tr 50 M=TAF_GATE_CTL_TBL1_P36;
tr 51 M=TAF_GATE_CTL_TBL1_P36;
tr 52 M=TAF_GATE_CTL_TBL1_P36;
tr 71 M=TAF_GATE_CTL_TBL1_P36 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P36 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P36 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P37";
tr 50 M=TAF_GATE_CTL_TBL0_P37;
tr 51 M=TAF_GATE_CTL_TBL0_P37;
tr 52 M=TAF_GATE_CTL_TBL0_P37;
tr 71 M=TAF_GATE_CTL_TBL0_P37 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P37 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P37 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P37";
tr 50 M=TAF_GATE_CTL_TBL1_P37;
tr 51 M=TAF_GATE_CTL_TBL1_P37;
tr 52 M=TAF_GATE_CTL_TBL1_P37;
tr 71 M=TAF_GATE_CTL_TBL1_P37 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P37 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P37 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P38";
tr 50 M=TAF_GATE_CTL_TBL0_P38;
tr 51 M=TAF_GATE_CTL_TBL0_P38;
tr 52 M=TAF_GATE_CTL_TBL0_P38;
tr 71 M=TAF_GATE_CTL_TBL0_P38 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P38 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P38 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P38";
tr 50 M=TAF_GATE_CTL_TBL1_P38;
tr 51 M=TAF_GATE_CTL_TBL1_P38;
tr 52 M=TAF_GATE_CTL_TBL1_P38;
tr 71 M=TAF_GATE_CTL_TBL1_P38 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P38 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P38 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P39";
tr 50 M=TAF_GATE_CTL_TBL0_P39;
tr 51 M=TAF_GATE_CTL_TBL0_P39;
tr 52 M=TAF_GATE_CTL_TBL0_P39;
tr 71 M=TAF_GATE_CTL_TBL0_P39 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P39 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P39 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P39";
tr 50 M=TAF_GATE_CTL_TBL1_P39;
tr 51 M=TAF_GATE_CTL_TBL1_P39;
tr 52 M=TAF_GATE_CTL_TBL1_P39;
tr 71 M=TAF_GATE_CTL_TBL1_P39 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P39 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P39 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P40";
tr 50 M=TAF_GATE_CTL_TBL0_P40;
tr 51 M=TAF_GATE_CTL_TBL0_P40;
tr 52 M=TAF_GATE_CTL_TBL0_P40;
tr 71 M=TAF_GATE_CTL_TBL0_P40 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P40 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P40 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P40";
tr 50 M=TAF_GATE_CTL_TBL1_P40;
tr 51 M=TAF_GATE_CTL_TBL1_P40;
tr 52 M=TAF_GATE_CTL_TBL1_P40;
tr 71 M=TAF_GATE_CTL_TBL1_P40 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P40 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P40 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P41";
tr 50 M=TAF_GATE_CTL_TBL0_P41;
tr 51 M=TAF_GATE_CTL_TBL0_P41;
tr 52 M=TAF_GATE_CTL_TBL0_P41;
tr 71 M=TAF_GATE_CTL_TBL0_P41 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P41 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P41 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P41";
tr 50 M=TAF_GATE_CTL_TBL1_P41;
tr 51 M=TAF_GATE_CTL_TBL1_P41;
tr 52 M=TAF_GATE_CTL_TBL1_P41;
tr 71 M=TAF_GATE_CTL_TBL1_P41 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P41 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P41 TSE=T SLTH=F;
tr 50 M=TAF_GATE_CTL_TBL0_P42;
tr 51 M=TAF_GATE_CTL_TBL0_P42;
tr 52 M=TAF_GATE_CTL_TBL0_P42;
tr 71 M=TAF_GATE_CTL_TBL0_P42 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P42 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P42 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P42";
tr 50 M=TAF_GATE_CTL_TBL1_P42;
tr 51 M=TAF_GATE_CTL_TBL1_P42;
tr 52 M=TAF_GATE_CTL_TBL1_P42;
tr 71 M=TAF_GATE_CTL_TBL1_P42 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P42 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P42 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P43";
tr 50 M=TAF_GATE_CTL_TBL0_P43;
tr 51 M=TAF_GATE_CTL_TBL0_P43;
tr 52 M=TAF_GATE_CTL_TBL0_P43;
tr 71 M=TAF_GATE_CTL_TBL0_P43 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P43 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P43 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P43";
tr 50 M=TAF_GATE_CTL_TBL1_P43;
tr 51 M=TAF_GATE_CTL_TBL1_P43;
tr 52 M=TAF_GATE_CTL_TBL1_P43;
tr 71 M=TAF_GATE_CTL_TBL1_P43 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P43 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P43 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P44";
tr 50 M=TAF_GATE_CTL_TBL0_P44;
tr 51 M=TAF_GATE_CTL_TBL0_P44;
tr 52 M=TAF_GATE_CTL_TBL0_P44;
tr 71 M=TAF_GATE_CTL_TBL0_P44 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P44 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P44 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P44";
tr 50 M=TAF_GATE_CTL_TBL1_P44;
tr 51 M=TAF_GATE_CTL_TBL1_P44;
tr 52 M=TAF_GATE_CTL_TBL1_P44;
tr 71 M=TAF_GATE_CTL_TBL1_P44 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P44 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P44 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P45";
tr 50 M=TAF_GATE_CTL_TBL0_P45;
tr 51 M=TAF_GATE_CTL_TBL0_P45;
tr 52 M=TAF_GATE_CTL_TBL0_P45;
tr 71 M=TAF_GATE_CTL_TBL0_P45 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P45 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P45 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P45";
tr 50 M=TAF_GATE_CTL_TBL1_P45;
tr 51 M=TAF_GATE_CTL_TBL1_P45;
tr 52 M=TAF_GATE_CTL_TBL1_P45;
tr 71 M=TAF_GATE_CTL_TBL1_P45 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P45 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P45 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P46";
tr 50 M=TAF_GATE_CTL_TBL0_P46;
tr 51 M=TAF_GATE_CTL_TBL0_P46;
tr 52 M=TAF_GATE_CTL_TBL0_P46;
tr 71 M=TAF_GATE_CTL_TBL0_P46 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P46 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P46 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P46";
tr 50 M=TAF_GATE_CTL_TBL1_P46;
tr 51 M=TAF_GATE_CTL_TBL1_P46;
tr 52 M=TAF_GATE_CTL_TBL1_P46;
tr 71 M=TAF_GATE_CTL_TBL1_P46 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P46 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P46 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P47";
tr 50 M=TAF_GATE_CTL_TBL0_P47;
tr 51 M=TAF_GATE_CTL_TBL0_P47;
tr 52 M=TAF_GATE_CTL_TBL0_P47;
tr 71 M=TAF_GATE_CTL_TBL0_P47 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P47 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P47 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P47";
tr 50 M=TAF_GATE_CTL_TBL1_P47;
tr 51 M=TAF_GATE_CTL_TBL1_P47;
tr 52 M=TAF_GATE_CTL_TBL1_P47;
tr 71 M=TAF_GATE_CTL_TBL1_P47 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P47 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P47 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P48";
tr 50 M=TAF_GATE_CTL_TBL0_P48;
tr 51 M=TAF_GATE_CTL_TBL0_P48;
tr 52 M=TAF_GATE_CTL_TBL0_P48;
tr 71 M=TAF_GATE_CTL_TBL0_P48 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P48 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P48 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P48";
tr 50 M=TAF_GATE_CTL_TBL1_P48;
tr 51 M=TAF_GATE_CTL_TBL1_P48;
tr 52 M=TAF_GATE_CTL_TBL1_P48;
tr 71 M=TAF_GATE_CTL_TBL1_P48 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P48 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P48 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P49";
tr 50 M=TAF_GATE_CTL_TBL0_P49;
tr 51 M=TAF_GATE_CTL_TBL0_P49;
tr 52 M=TAF_GATE_CTL_TBL0_P49;
tr 71 M=TAF_GATE_CTL_TBL0_P49 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P49 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P49 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P49";
tr 50 M=TAF_GATE_CTL_TBL1_P49;
tr 51 M=TAF_GATE_CTL_TBL1_P49;
tr 52 M=TAF_GATE_CTL_TBL1_P49;
tr 71 M=TAF_GATE_CTL_TBL1_P49 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P49 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P49 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P50";
tr 50 M=TAF_GATE_CTL_TBL0_P50;
tr 51 M=TAF_GATE_CTL_TBL0_P50;
tr 52 M=TAF_GATE_CTL_TBL0_P50;
tr 71 M=TAF_GATE_CTL_TBL0_P50 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P50 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P50 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P50";
tr 50 M=TAF_GATE_CTL_TBL1_P50;
tr 51 M=TAF_GATE_CTL_TBL1_P50;
tr 52 M=TAF_GATE_CTL_TBL1_P50;
tr 71 M=TAF_GATE_CTL_TBL1_P50 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P50 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P50 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P51";
tr 50 M=TAF_GATE_CTL_TBL0_P51;
tr 51 M=TAF_GATE_CTL_TBL0_P51;
tr 52 M=TAF_GATE_CTL_TBL0_P51;
tr 71 M=TAF_GATE_CTL_TBL0_P51 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P51 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P51 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P51";
tr 50 M=TAF_GATE_CTL_TBL1_P51;
tr 51 M=TAF_GATE_CTL_TBL1_P51;
tr 52 M=TAF_GATE_CTL_TBL1_P51;
tr 71 M=TAF_GATE_CTL_TBL1_P51 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P51 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P51 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P52";
tr 50 M=TAF_GATE_CTL_TBL0_P52;
tr 51 M=TAF_GATE_CTL_TBL0_P52;
tr 52 M=TAF_GATE_CTL_TBL0_P52;
tr 71 M=TAF_GATE_CTL_TBL0_P52 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P52 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P52 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P52";
tr 50 M=TAF_GATE_CTL_TBL1_P52;
tr 51 M=TAF_GATE_CTL_TBL1_P52;
tr 52 M=TAF_GATE_CTL_TBL1_P52;
tr 71 M=TAF_GATE_CTL_TBL1_P52 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P52 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P52 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P53";
tr 50 M=TAF_GATE_CTL_TBL0_P53;
tr 51 M=TAF_GATE_CTL_TBL0_P53;
tr 52 M=TAF_GATE_CTL_TBL0_P53;
tr 71 M=TAF_GATE_CTL_TBL0_P53 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P53 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P53 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P53";
tr 50 M=TAF_GATE_CTL_TBL1_P53;
tr 51 M=TAF_GATE_CTL_TBL1_P53;
tr 52 M=TAF_GATE_CTL_TBL1_P53;
tr 71 M=TAF_GATE_CTL_TBL1_P53 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P53 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P53 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P54";
tr 50 M=TAF_GATE_CTL_TBL0_P54;
tr 51 M=TAF_GATE_CTL_TBL0_P54;
tr 52 M=TAF_GATE_CTL_TBL0_P54;
tr 71 M=TAF_GATE_CTL_TBL0_P54 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P54 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P54 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P54";
tr 50 M=TAF_GATE_CTL_TBL1_P54;
tr 51 M=TAF_GATE_CTL_TBL1_P54;
tr 52 M=TAF_GATE_CTL_TBL1_P54;
tr 71 M=TAF_GATE_CTL_TBL1_P54 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P54 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P54 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P55";
tr 50 M=TAF_GATE_CTL_TBL0_P55;
tr 51 M=TAF_GATE_CTL_TBL0_P55;
tr 52 M=TAF_GATE_CTL_TBL0_P55;
tr 71 M=TAF_GATE_CTL_TBL0_P55 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P55 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P55 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P55";
tr 50 M=TAF_GATE_CTL_TBL1_P55;
tr 51 M=TAF_GATE_CTL_TBL1_P55;
tr 52 M=TAF_GATE_CTL_TBL1_P55;
tr 71 M=TAF_GATE_CTL_TBL1_P55 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P55 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P55 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P56";
tr 50 M=TAF_GATE_CTL_TBL0_P56;
tr 51 M=TAF_GATE_CTL_TBL0_P56;
tr 52 M=TAF_GATE_CTL_TBL0_P56;
tr 71 M=TAF_GATE_CTL_TBL0_P56 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P56 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P56 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P56";
tr 50 M=TAF_GATE_CTL_TBL1_P56;
tr 51 M=TAF_GATE_CTL_TBL1_P56;
tr 52 M=TAF_GATE_CTL_TBL1_P56;
tr 71 M=TAF_GATE_CTL_TBL1_P56 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P56 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P56 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P57";
tr 50 M=TAF_GATE_CTL_TBL0_P57;
tr 51 M=TAF_GATE_CTL_TBL0_P57;
tr 52 M=TAF_GATE_CTL_TBL0_P57;
tr 71 M=TAF_GATE_CTL_TBL0_P57 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P57 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P57 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P57";
tr 50 M=TAF_GATE_CTL_TBL1_P57;
tr 51 M=TAF_GATE_CTL_TBL1_P57;
tr 52 M=TAF_GATE_CTL_TBL1_P57;
tr 71 M=TAF_GATE_CTL_TBL1_P57 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P57 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P57 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P58";
tr 50 M=TAF_GATE_CTL_TBL0_P58;
tr 51 M=TAF_GATE_CTL_TBL0_P58;
tr 52 M=TAF_GATE_CTL_TBL0_P58;
tr 71 M=TAF_GATE_CTL_TBL0_P58 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P58 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P58 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P58";
tr 50 M=TAF_GATE_CTL_TBL1_P58;
tr 51 M=TAF_GATE_CTL_TBL1_P58;
tr 52 M=TAF_GATE_CTL_TBL1_P58;
tr 71 M=TAF_GATE_CTL_TBL1_P58 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P58 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P58 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P59";
tr 50 M=TAF_GATE_CTL_TBL0_P59;
tr 51 M=TAF_GATE_CTL_TBL0_P59;
tr 52 M=TAF_GATE_CTL_TBL0_P59;
tr 71 M=TAF_GATE_CTL_TBL0_P59 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P59 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P59 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P59";
tr 50 M=TAF_GATE_CTL_TBL1_P59;
tr 51 M=TAF_GATE_CTL_TBL1_P59;
tr 52 M=TAF_GATE_CTL_TBL1_P59;
tr 71 M=TAF_GATE_CTL_TBL1_P59 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P59 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P59 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P60";
tr 50 M=TAF_GATE_CTL_TBL0_P60;
tr 51 M=TAF_GATE_CTL_TBL0_P60;
tr 52 M=TAF_GATE_CTL_TBL0_P60;
tr 71 M=TAF_GATE_CTL_TBL0_P60 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P60 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P60 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P60";
tr 50 M=TAF_GATE_CTL_TBL1_P60;
tr 51 M=TAF_GATE_CTL_TBL1_P60;
tr 52 M=TAF_GATE_CTL_TBL1_P60;
tr 71 M=TAF_GATE_CTL_TBL1_P60 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P60 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P60 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P61";
tr 50 M=TAF_GATE_CTL_TBL0_P61;
tr 51 M=TAF_GATE_CTL_TBL0_P61;
tr 52 M=TAF_GATE_CTL_TBL0_P61;
tr 71 M=TAF_GATE_CTL_TBL0_P61 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P61 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P61 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P61";
tr 50 M=TAF_GATE_CTL_TBL1_P61;
tr 51 M=TAF_GATE_CTL_TBL1_P61;
tr 52 M=TAF_GATE_CTL_TBL1_P61;
tr 71 M=TAF_GATE_CTL_TBL1_P61 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P61 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P61 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P62";
tr 50 M=TAF_GATE_CTL_TBL0_P62;
tr 51 M=TAF_GATE_CTL_TBL0_P62;
tr 52 M=TAF_GATE_CTL_TBL0_P62;
tr 71 M=TAF_GATE_CTL_TBL0_P62 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P62 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P62 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P62";
tr 50 M=TAF_GATE_CTL_TBL1_P62;
tr 51 M=TAF_GATE_CTL_TBL1_P62;
tr 52 M=TAF_GATE_CTL_TBL1_P62;
tr 71 M=TAF_GATE_CTL_TBL1_P62 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P62 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P62 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL0_P63";
tr 50 M=TAF_GATE_CTL_TBL0_P63;
tr 51 M=TAF_GATE_CTL_TBL0_P63;
tr 52 M=TAF_GATE_CTL_TBL0_P63;
tr 71 M=TAF_GATE_CTL_TBL0_P63 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P63 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL0_P63 TSE=T SLTH=F;
echo " TAF_GATE_CTL_TBL1_P63";
tr 50 M=TAF_GATE_CTL_TBL1_P63;
tr 51 M=TAF_GATE_CTL_TBL1_P63;
tr 52 M=TAF_GATE_CTL_TBL1_P63;
tr 71 M=TAF_GATE_CTL_TBL1_P63 TSE=F SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P63 TSE=T SLTH=T;
tr 71 M=TAF_GATE_CTL_TBL1_P63 TSE=T SLTH=F;

# Missing tables for GH2
echo " EGR_SR_FLOW_COUNT_POOL0";
tr 50 M=EGR_SR_FLOW_COUNT_POOL0;
tr 51 M=EGR_SR_FLOW_COUNT_POOL0;
tr 52 M=EGR_SR_FLOW_COUNT_POOL0;
tr 71 M=EGR_SR_FLOW_COUNT_POOL0 TSE=F SLTH=T;
tr 71 M=EGR_SR_FLOW_COUNT_POOL0 TSE=T SLTH=T;
tr 71 M=EGR_SR_FLOW_COUNT_POOL0 TSE=T SLTH=F;

echo " EGR_SR_FLOW_COUNT_POOL1";
tr 50 M=EGR_SR_FLOW_COUNT_POOL1;
tr 51 M=EGR_SR_FLOW_COUNT_POOL1;
tr 52 M=EGR_SR_FLOW_COUNT_POOL1;
tr 71 M=EGR_SR_FLOW_COUNT_POOL1 TSE=F SLTH=T;
tr 71 M=EGR_SR_FLOW_COUNT_POOL1 TSE=T SLTH=T;
tr 71 M=EGR_SR_FLOW_COUNT_POOL1 TSE=T SLTH=F;

#echo " IEEE1588_TIME (READONLY)";
#tr 50 M=IEEE1588_TIME;
#tr 51 M=IEEE1588_TIME;
#tr 52 M=IEEE1588_TIME;

echo " ING_RX_COUNTER";
tr 50 M=ING_RX_COUNTER;
tr 51 M=ING_RX_COUNTER;
tr 52 M=ING_RX_COUNTER;
tr 71 M=ING_RX_COUNTER TSE=F SLTH=T;
tr 71 M=ING_RX_COUNTER TSE=T SLTH=T;
tr 71 M=ING_RX_COUNTER TSE=T SLTH=F;

echo " L3_IPMC_1";
tr 50 M=L3_IPMC_1;
tr 51 M=L3_IPMC_1;
tr 52 M=L3_IPMC_1;
tr 71 M=L3_IPMC_1 TSE=F SLTH=T;
tr 71 M=L3_IPMC_1 TSE=T SLTH=T;
tr 71 M=L3_IPMC_1 TSE=T SLTH=F;

echo " PORT_MAC_BLOCK";
tr 50 M=PORT_MAC_BLOCK;
tr 51 M=PORT_MAC_BLOCK;
tr 52 M=PORT_MAC_BLOCK;
tr 71 M=PORT_MAC_BLOCK TSE=F SLTH=T;
tr 71 M=PORT_MAC_BLOCK TSE=T SLTH=T;
tr 71 M=PORT_MAC_BLOCK TSE=T SLTH=F;

#echo " MMU_WRED_AVG_QSIZE (HW refresh)";
#tr 50 M=MMU_WRED_AVG_QSIZE;
#tr 51 M=MMU_WRED_AVG_QSIZE;
#tr 52 M=MMU_WRED_AVG_QSIZE;

echo " MMU_WRED_CONFIG";
tr 50 M=MMU_WRED_CONFIG;
tr 51 M=MMU_WRED_CONFIG;
tr 52 M=MMU_WRED_CONFIG;
tr 71 M=MMU_WRED_CONFIG TSE=F SLTH=T;
tr 71 M=MMU_WRED_CONFIG TSE=T SLTH=T;
tr 71 M=MMU_WRED_CONFIG TSE=T SLTH=F;

#echo " NTP_TIME (READONLY)";
#tr 50 M=NTP_TIME;
#tr 51 M=NTP_TIME;
#tr 52 M=NTP_TIME;

echo " SER_ACC_TYPE_MAP";
tr 50 M=SER_ACC_TYPE_MAP;
tr 51 M=SER_ACC_TYPE_MAP;
tr 52 M=SER_ACC_TYPE_MAP;
tr 71 M=SER_ACC_TYPE_MAP TSE=F SLTH=T;
tr 71 M=SER_ACC_TYPE_MAP TSE=T SLTH=T;
tr 71 M=SER_ACC_TYPE_MAP TSE=T SLTH=F;

echo " SR_ETHERTYPES";
tr 50 M=SR_ETHERTYPES;
#tr 51 M=SR_ETHERTYPES;
#tr 52 M=SR_ETHERTYPES;
tr 71 M=SR_ETHERTYPES TSE=F SLTH=T;
tr 71 M=SR_ETHERTYPES TSE=T SLTH=T;
tr 71 M=SR_ETHERTYPES TSE=T SLTH=F;

echo " SR_FLOW_COUNT_POOL0";
tr 50 M=SR_FLOW_COUNT_POOL0;
tr 51 M=SR_FLOW_COUNT_POOL0;
tr 52 M=SR_FLOW_COUNT_POOL0;
tr 71 M=SR_FLOW_COUNT_POOL0 TSE=F SLTH=T;
tr 71 M=SR_FLOW_COUNT_POOL0 TSE=T SLTH=T;
tr 71 M=SR_FLOW_COUNT_POOL0 TSE=T SLTH=F;

echo " SR_FLOW_COUNT_POOL1";
tr 50 M=SR_FLOW_COUNT_POOL1;
tr 51 M=SR_FLOW_COUNT_POOL1;
tr 52 M=SR_FLOW_COUNT_POOL1;
tr 71 M=SR_FLOW_COUNT_POOL1 TSE=F SLTH=T;
tr 71 M=SR_FLOW_COUNT_POOL1 TSE=T SLTH=T;
tr 71 M=SR_FLOW_COUNT_POOL1 TSE=T SLTH=F;

echo " SR_FLOW_COUNT_POOL2";
tr 50 M=SR_FLOW_COUNT_POOL2;
tr 51 M=SR_FLOW_COUNT_POOL2;
tr 52 M=SR_FLOW_COUNT_POOL2;
tr 71 M=SR_FLOW_COUNT_POOL2 TSE=F SLTH=T;
tr 71 M=SR_FLOW_COUNT_POOL2 TSE=T SLTH=T;
tr 71 M=SR_FLOW_COUNT_POOL2 TSE=T SLTH=F;

echo " SR_FLOW_COUNT_POOL3";
tr 50 M=SR_FLOW_COUNT_POOL3;
tr 51 M=SR_FLOW_COUNT_POOL3;
tr 52 M=SR_FLOW_COUNT_POOL3;
tr 71 M=SR_FLOW_COUNT_POOL3 TSE=F SLTH=T;
tr 71 M=SR_FLOW_COUNT_POOL3 TSE=T SLTH=T;
tr 71 M=SR_FLOW_COUNT_POOL3 TSE=T SLTH=F;

echo " SR_FLOW_COUNT_POOL4";
tr 50 M=SR_FLOW_COUNT_POOL4;
tr 51 M=SR_FLOW_COUNT_POOL4;
tr 52 M=SR_FLOW_COUNT_POOL4;
tr 71 M=SR_FLOW_COUNT_POOL4 TSE=F SLTH=T;
tr 71 M=SR_FLOW_COUNT_POOL4 TSE=T SLTH=T;
tr 71 M=SR_FLOW_COUNT_POOL4 TSE=T SLTH=F;

echo " SR_FLOW_COUNT_POOL5";
tr 50 M=SR_FLOW_COUNT_POOL5;
tr 51 M=SR_FLOW_COUNT_POOL5;
tr 52 M=SR_FLOW_COUNT_POOL5;
tr 71 M=SR_FLOW_COUNT_POOL5 TSE=F SLTH=T;
tr 71 M=SR_FLOW_COUNT_POOL5 TSE=T SLTH=T;
tr 71 M=SR_FLOW_COUNT_POOL5 TSE=T SLTH=F;

echo " SR_FLOW_COUNT_POOL6";
tr 50 M=SR_FLOW_COUNT_POOL6;
tr 51 M=SR_FLOW_COUNT_POOL6;
tr 52 M=SR_FLOW_COUNT_POOL6;
tr 71 M=SR_FLOW_COUNT_POOL6 TSE=F SLTH=T;
tr 71 M=SR_FLOW_COUNT_POOL6 TSE=T SLTH=T;
tr 71 M=SR_FLOW_COUNT_POOL6 TSE=T SLTH=F;

echo " SR_FLOW_COUNT_POOL7";
tr 50 M=SR_FLOW_COUNT_POOL7;
tr 51 M=SR_FLOW_COUNT_POOL7;
tr 52 M=SR_FLOW_COUNT_POOL7;
tr 71 M=SR_FLOW_COUNT_POOL7 TSE=F SLTH=T;
tr 71 M=SR_FLOW_COUNT_POOL7 TSE=T SLTH=T;
tr 71 M=SR_FLOW_COUNT_POOL7 TSE=T SLTH=F;

echo " SR_PORT_COUNT_OWN_RX";
tr 50 M=SR_PORT_COUNT_OWN_RX;
tr 51 M=SR_PORT_COUNT_OWN_RX;
tr 52 M=SR_PORT_COUNT_OWN_RX;
tr 71 M=SR_PORT_COUNT_OWN_RX TSE=F SLTH=T;
tr 71 M=SR_PORT_COUNT_OWN_RX TSE=T SLTH=T;
tr 71 M=SR_PORT_COUNT_OWN_RX TSE=T SLTH=F;

echo " SR_PORT_COUNT_RX_DUPLICATES";
tr 50 M=SR_PORT_COUNT_RX_DUPLICATES;
tr 51 M=SR_PORT_COUNT_RX_DUPLICATES;
tr 52 M=SR_PORT_COUNT_RX_DUPLICATES;
tr 71 M=SR_PORT_COUNT_RX_DUPLICATES TSE=F SLTH=T;
tr 71 M=SR_PORT_COUNT_RX_DUPLICATES TSE=T SLTH=T;
tr 71 M=SR_PORT_COUNT_RX_DUPLICATES TSE=T SLTH=F;

echo " SR_PORT_COUNT_RX_ERROR";
tr 50 M=SR_PORT_COUNT_RX_ERROR;
tr 51 M=SR_PORT_COUNT_RX_ERROR;
tr 52 M=SR_PORT_COUNT_RX_ERROR;
tr 71 M=SR_PORT_COUNT_RX_ERROR TSE=F SLTH=T;
tr 71 M=SR_PORT_COUNT_RX_ERROR TSE=T SLTH=T;
tr 71 M=SR_PORT_COUNT_RX_ERROR TSE=T SLTH=F;

echo " SR_PORT_COUNT_RX_OUTOFORDER";
tr 50 M=SR_PORT_COUNT_RX_OUTOFORDER;
tr 51 M=SR_PORT_COUNT_RX_OUTOFORDER;
tr 52 M=SR_PORT_COUNT_RX_OUTOFORDER;
tr 71 M=SR_PORT_COUNT_RX_OUTOFORDER TSE=F SLTH=T;
tr 71 M=SR_PORT_COUNT_RX_OUTOFORDER TSE=T SLTH=T;
tr 71 M=SR_PORT_COUNT_RX_OUTOFORDER TSE=T SLTH=F;

echo " SR_PORT_COUNT_RX_TAGGED";
tr 50 M=SR_PORT_COUNT_RX_TAGGED;
tr 51 M=SR_PORT_COUNT_RX_TAGGED;
tr 52 M=SR_PORT_COUNT_RX_TAGGED;
tr 71 M=SR_PORT_COUNT_RX_TAGGED TSE=F SLTH=T;
tr 71 M=SR_PORT_COUNT_RX_TAGGED TSE=T SLTH=T;
tr 71 M=SR_PORT_COUNT_RX_TAGGED TSE=T SLTH=F;

echo " SR_PORT_COUNT_RX_TAG_ERROR";
tr 50 M=SR_PORT_COUNT_RX_TAG_ERROR;
tr 51 M=SR_PORT_COUNT_RX_TAG_ERROR;
tr 52 M=SR_PORT_COUNT_RX_TAG_ERROR;
tr 71 M=SR_PORT_COUNT_RX_TAG_ERROR TSE=F SLTH=T;
tr 71 M=SR_PORT_COUNT_RX_TAG_ERROR TSE=T SLTH=T;
tr 71 M=SR_PORT_COUNT_RX_TAG_ERROR TSE=T SLTH=F;

echo " SR_PORT_COUNT_RX_WRONG_LAN";
tr 50 M=SR_PORT_COUNT_RX_WRONG_LAN;
tr 51 M=SR_PORT_COUNT_RX_WRONG_LAN;
tr 52 M=SR_PORT_COUNT_RX_WRONG_LAN;
tr 71 M=SR_PORT_COUNT_RX_WRONG_LAN TSE=F SLTH=T;
tr 71 M=SR_PORT_COUNT_RX_WRONG_LAN TSE=T SLTH=T;
tr 71 M=SR_PORT_COUNT_RX_WRONG_LAN TSE=T SLTH=F;

echo " SR_PORT_COUNT_TX_TAGGED";
tr 50 M=SR_PORT_COUNT_TX_TAGGED;
tr 51 M=SR_PORT_COUNT_TX_TAGGED;
tr 52 M=SR_PORT_COUNT_TX_TAGGED;
tr 71 M=SR_PORT_COUNT_TX_TAGGED TSE=F SLTH=T;
tr 71 M=SR_PORT_COUNT_TX_TAGGED TSE=T SLTH=T;
tr 71 M=SR_PORT_COUNT_TX_TAGGED TSE=T SLTH=F;

echo " SR_PORT_COUNT_UNEXPECTED_FRAME";
tr 50 M=SR_PORT_COUNT_UNEXPECTED_FRAME;
tr 51 M=SR_PORT_COUNT_UNEXPECTED_FRAME;
tr 52 M=SR_PORT_COUNT_UNEXPECTED_FRAME;
tr 71 M=SR_PORT_COUNT_UNEXPECTED_FRAME TSE=F SLTH=T;
tr 71 M=SR_PORT_COUNT_UNEXPECTED_FRAME TSE=T SLTH=T;
tr 71 M=SR_PORT_COUNT_UNEXPECTED_FRAME TSE=T SLTH=F;

echo " SR_PORT_MTU_ERROR";
tr 50 M=SR_PORT_MTU_ERROR;
tr 51 M=SR_PORT_MTU_ERROR;
tr 52 M=SR_PORT_MTU_ERROR;
tr 71 M=SR_PORT_MTU_ERROR TSE=F SLTH=T;
tr 71 M=SR_PORT_MTU_ERROR TSE=T SLTH=T;
tr 71 M=SR_PORT_MTU_ERROR TSE=T SLTH=F;

echo " SR_PORT_STU_ERROR";
tr 50 M=SR_PORT_STU_ERROR;
tr 51 M=SR_PORT_STU_ERROR;
tr 52 M=SR_PORT_STU_ERROR;
tr 71 M=SR_PORT_STU_ERROR TSE=F SLTH=T;
tr 71 M=SR_PORT_STU_ERROR TSE=T SLTH=T;
tr 71 M=SR_PORT_STU_ERROR TSE=T SLTH=F;

echo " SR_PORT_TX_MTU_ERROR";
tr 50 M=SR_PORT_TX_MTU_ERROR;
tr 51 M=SR_PORT_TX_MTU_ERROR;
tr 52 M=SR_PORT_TX_MTU_ERROR;
tr 71 M=SR_PORT_TX_MTU_ERROR TSE=F SLTH=T;
tr 71 M=SR_PORT_TX_MTU_ERROR TSE=T SLTH=T;
tr 71 M=SR_PORT_TX_MTU_ERROR TSE=T SLTH=F;

echo " SR_PORT_TX_STU_ERROR";
tr 50 M=SR_PORT_TX_STU_ERROR;
tr 51 M=SR_PORT_TX_STU_ERROR;
tr 52 M=SR_PORT_TX_STU_ERROR;
tr 71 M=SR_PORT_TX_STU_ERROR TSE=F SLTH=T;
tr 71 M=SR_PORT_TX_STU_ERROR TSE=T SLTH=T;
tr 71 M=SR_PORT_TX_STU_ERROR TSE=T SLTH=F;

echo " SR_SN_HISTORY_0";
tr 50 M=SR_SN_HISTORY_0;
tr 51 M=SR_SN_HISTORY_0;
tr 52 M=SR_SN_HISTORY_0;
tr 71 M=SR_SN_HISTORY_0 TSE=F SLTH=T;
tr 71 M=SR_SN_HISTORY_0 TSE=T SLTH=T;
tr 71 M=SR_SN_HISTORY_0 TSE=T SLTH=F;

echo " SR_SN_HISTORY_10";
tr 50 M=SR_SN_HISTORY_10;
tr 51 M=SR_SN_HISTORY_10;
tr 52 M=SR_SN_HISTORY_10;
tr 71 M=SR_SN_HISTORY_10 TSE=F SLTH=T;
tr 71 M=SR_SN_HISTORY_10 TSE=T SLTH=T;
tr 71 M=SR_SN_HISTORY_10 TSE=T SLTH=F;

echo " SR_SN_HISTORY_11";
tr 50 M=SR_SN_HISTORY_11;
tr 51 M=SR_SN_HISTORY_11;
tr 52 M=SR_SN_HISTORY_11;
tr 71 M=SR_SN_HISTORY_11 TSE=F SLTH=T;
tr 71 M=SR_SN_HISTORY_11 TSE=T SLTH=T;
tr 71 M=SR_SN_HISTORY_11 TSE=T SLTH=F;

echo " SR_SN_HISTORY_12";
tr 50 M=SR_SN_HISTORY_12;
tr 51 M=SR_SN_HISTORY_12;
tr 52 M=SR_SN_HISTORY_12;
tr 71 M=SR_SN_HISTORY_12 TSE=F SLTH=T;
tr 71 M=SR_SN_HISTORY_12 TSE=T SLTH=T;
tr 71 M=SR_SN_HISTORY_12 TSE=T SLTH=F;

echo " SR_SN_HISTORY_13";
tr 50 M=SR_SN_HISTORY_13;
tr 51 M=SR_SN_HISTORY_13;
tr 52 M=SR_SN_HISTORY_13;
tr 71 M=SR_SN_HISTORY_13 TSE=F SLTH=T;
tr 71 M=SR_SN_HISTORY_13 TSE=T SLTH=T;
tr 71 M=SR_SN_HISTORY_13 TSE=T SLTH=F;

echo " SR_SN_HISTORY_14";
tr 50 M=SR_SN_HISTORY_14;
tr 51 M=SR_SN_HISTORY_14;
tr 52 M=SR_SN_HISTORY_14;
tr 71 M=SR_SN_HISTORY_14 TSE=F SLTH=T;
tr 71 M=SR_SN_HISTORY_14 TSE=T SLTH=T;
tr 71 M=SR_SN_HISTORY_14 TSE=T SLTH=F;

echo " SR_SN_HISTORY_15";
tr 50 M=SR_SN_HISTORY_15;
tr 51 M=SR_SN_HISTORY_15;
tr 52 M=SR_SN_HISTORY_15;
tr 71 M=SR_SN_HISTORY_15 TSE=F SLTH=T;
tr 71 M=SR_SN_HISTORY_15 TSE=T SLTH=T;
tr 71 M=SR_SN_HISTORY_15 TSE=T SLTH=F;

echo " SR_SN_HISTORY_2";
tr 50 M=SR_SN_HISTORY_2;
tr 51 M=SR_SN_HISTORY_2;
tr 52 M=SR_SN_HISTORY_2;
tr 71 M=SR_SN_HISTORY_2 TSE=F SLTH=T;
tr 71 M=SR_SN_HISTORY_2 TSE=T SLTH=T;
tr 71 M=SR_SN_HISTORY_2 TSE=T SLTH=F;

echo " SR_SN_HISTORY_3";
tr 50 M=SR_SN_HISTORY_3;
tr 51 M=SR_SN_HISTORY_3;
tr 52 M=SR_SN_HISTORY_3;
tr 71 M=SR_SN_HISTORY_3 TSE=F SLTH=T;
tr 71 M=SR_SN_HISTORY_3 TSE=T SLTH=T;
tr 71 M=SR_SN_HISTORY_3 TSE=T SLTH=F;

echo " SR_SN_HISTORY_4";
tr 50 M=SR_SN_HISTORY_4;
tr 51 M=SR_SN_HISTORY_4;
tr 52 M=SR_SN_HISTORY_4;
tr 71 M=SR_SN_HISTORY_4 TSE=F SLTH=T;
tr 71 M=SR_SN_HISTORY_4 TSE=T SLTH=T;
tr 71 M=SR_SN_HISTORY_4 TSE=T SLTH=F;

echo " SR_SN_HISTORY_5";
tr 50 M=SR_SN_HISTORY_5;
tr 51 M=SR_SN_HISTORY_5;
tr 52 M=SR_SN_HISTORY_5;
tr 71 M=SR_SN_HISTORY_5 TSE=F SLTH=T;
tr 71 M=SR_SN_HISTORY_5 TSE=T SLTH=T;
tr 71 M=SR_SN_HISTORY_5 TSE=T SLTH=F;

echo " SR_SN_HISTORY_6";
tr 50 M=SR_SN_HISTORY_6;
tr 51 M=SR_SN_HISTORY_6;
tr 52 M=SR_SN_HISTORY_6;
tr 71 M=SR_SN_HISTORY_6 TSE=F SLTH=T;
tr 71 M=SR_SN_HISTORY_6 TSE=T SLTH=T;
tr 71 M=SR_SN_HISTORY_6 TSE=T SLTH=F;

echo " SR_SN_HISTORY_7";
tr 50 M=SR_SN_HISTORY_7;
tr 51 M=SR_SN_HISTORY_7;
tr 52 M=SR_SN_HISTORY_7;
tr 71 M=SR_SN_HISTORY_7 TSE=F SLTH=T;
tr 71 M=SR_SN_HISTORY_7 TSE=T SLTH=T;
tr 71 M=SR_SN_HISTORY_7 TSE=T SLTH=F;

echo " SR_SN_HISTORY_8";
tr 50 M=SR_SN_HISTORY_8;
tr 51 M=SR_SN_HISTORY_8;
tr 52 M=SR_SN_HISTORY_8;
tr 71 M=SR_SN_HISTORY_8 TSE=F SLTH=T;
tr 71 M=SR_SN_HISTORY_8 TSE=T SLTH=T;
tr 71 M=SR_SN_HISTORY_8 TSE=T SLTH=F;

echo " SR_SN_HISTORY_9";
tr 50 M=SR_SN_HISTORY_9;
tr 51 M=SR_SN_HISTORY_9;
tr 52 M=SR_SN_HISTORY_9;
tr 71 M=SR_SN_HISTORY_9 TSE=F SLTH=T;
tr 71 M=SR_SN_HISTORY_9 TSE=T SLTH=T;
tr 71 M=SR_SN_HISTORY_9 TSE=T SLTH=F;

echo " LINK_LOCAL_MAC_ADDRESS";
tr 50 M=LINK_LOCAL_MAC_ADDRESS;
#tr 51 M=LINK_LOCAL_MAC_ADDRESS;
#tr 52 M=LINK_LOCAL_MAC_ADDRESS;
tr 71 M=LINK_LOCAL_MAC_ADDRESS TSE=F SLTH=T;
tr 71 M=LINK_LOCAL_MAC_ADDRESS TSE=T SLTH=T;
tr 71 M=LINK_LOCAL_MAC_ADDRESS TSE=T SLTH=F;

echo " MMU_GATE_CTL_TBL0_P2";
tr 50 M=MMU_GATE_CTL_TBL0_P2;
tr 51 M=MMU_GATE_CTL_TBL0_P2;
tr 52 M=MMU_GATE_CTL_TBL0_P2;
tr 71 M=MMU_GATE_CTL_TBL0_P2 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P2 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P2 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P2";
tr 50 M=MMU_GATE_CTL_TBL1_P2;
tr 51 M=MMU_GATE_CTL_TBL1_P2;
tr 52 M=MMU_GATE_CTL_TBL1_P2;
tr 71 M=MMU_GATE_CTL_TBL1_P2 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P2 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P2 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P3";
tr 50 M=MMU_GATE_CTL_TBL0_P3;
tr 51 M=MMU_GATE_CTL_TBL0_P3;
tr 52 M=MMU_GATE_CTL_TBL0_P3;
tr 71 M=MMU_GATE_CTL_TBL0_P3 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P3 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P3 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P3";
tr 50 M=MMU_GATE_CTL_TBL1_P3;
tr 51 M=MMU_GATE_CTL_TBL1_P3;
tr 52 M=MMU_GATE_CTL_TBL1_P3;
tr 71 M=MMU_GATE_CTL_TBL1_P3 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P3 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P3 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P4";
tr 50 M=MMU_GATE_CTL_TBL0_P4;
tr 51 M=MMU_GATE_CTL_TBL0_P4;
tr 52 M=MMU_GATE_CTL_TBL0_P4;
tr 71 M=MMU_GATE_CTL_TBL0_P4 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P4 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P4 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P4";
tr 50 M=MMU_GATE_CTL_TBL1_P4;
tr 51 M=MMU_GATE_CTL_TBL1_P4;
tr 52 M=MMU_GATE_CTL_TBL1_P4;
tr 71 M=MMU_GATE_CTL_TBL1_P4 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P4 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P4 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P5";
tr 50 M=MMU_GATE_CTL_TBL0_P5;
tr 51 M=MMU_GATE_CTL_TBL0_P5;
tr 52 M=MMU_GATE_CTL_TBL0_P5;
tr 71 M=MMU_GATE_CTL_TBL0_P5 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P5 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P5 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P5";
tr 50 M=MMU_GATE_CTL_TBL1_P5;
tr 51 M=MMU_GATE_CTL_TBL1_P5;
tr 52 M=MMU_GATE_CTL_TBL1_P5;
tr 71 M=MMU_GATE_CTL_TBL1_P5 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P5 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P5 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P6";
tr 50 M=MMU_GATE_CTL_TBL0_P6;
tr 51 M=MMU_GATE_CTL_TBL0_P6;
tr 52 M=MMU_GATE_CTL_TBL0_P6;
tr 71 M=MMU_GATE_CTL_TBL0_P6 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P6 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P6 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P6";
tr 50 M=MMU_GATE_CTL_TBL1_P6;
tr 51 M=MMU_GATE_CTL_TBL1_P6;
tr 52 M=MMU_GATE_CTL_TBL1_P6;
tr 71 M=MMU_GATE_CTL_TBL1_P6 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P6 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P6 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P7";
tr 50 M=MMU_GATE_CTL_TBL0_P7;
tr 51 M=MMU_GATE_CTL_TBL0_P7;
tr 52 M=MMU_GATE_CTL_TBL0_P7;
tr 71 M=MMU_GATE_CTL_TBL0_P7 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P7 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P7 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P7";
tr 50 M=MMU_GATE_CTL_TBL1_P7;
tr 51 M=MMU_GATE_CTL_TBL1_P7;
tr 52 M=MMU_GATE_CTL_TBL1_P7;
tr 71 M=MMU_GATE_CTL_TBL1_P7 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P7 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P7 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P8";
tr 50 M=MMU_GATE_CTL_TBL0_P8;
tr 51 M=MMU_GATE_CTL_TBL0_P8;
tr 52 M=MMU_GATE_CTL_TBL0_P8;
tr 71 M=MMU_GATE_CTL_TBL0_P8 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P8 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P8 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P8";
tr 50 M=MMU_GATE_CTL_TBL1_P8;
tr 51 M=MMU_GATE_CTL_TBL1_P8;
tr 52 M=MMU_GATE_CTL_TBL1_P8;
tr 71 M=MMU_GATE_CTL_TBL1_P8 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P8 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P8 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P9";
tr 50 M=MMU_GATE_CTL_TBL0_P9;
tr 51 M=MMU_GATE_CTL_TBL0_P9;
tr 52 M=MMU_GATE_CTL_TBL0_P9;
tr 71 M=MMU_GATE_CTL_TBL0_P9 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P9 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P9 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P9";
tr 50 M=MMU_GATE_CTL_TBL1_P9;
tr 51 M=MMU_GATE_CTL_TBL1_P9;
tr 52 M=MMU_GATE_CTL_TBL1_P9;
tr 71 M=MMU_GATE_CTL_TBL1_P9 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P9 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P9 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P10";
tr 50 M=MMU_GATE_CTL_TBL0_P10;
tr 51 M=MMU_GATE_CTL_TBL0_P10;
tr 52 M=MMU_GATE_CTL_TBL0_P10;
tr 71 M=MMU_GATE_CTL_TBL0_P10 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P10 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P10 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P10";
tr 50 M=MMU_GATE_CTL_TBL1_P10;
tr 51 M=MMU_GATE_CTL_TBL1_P10;
tr 52 M=MMU_GATE_CTL_TBL1_P10;
tr 71 M=MMU_GATE_CTL_TBL1_P10 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P10 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P10 TSE=T SLTH=F;

echo " MMU_GATE_CTL_TBL0_P11";
tr 50 M=MMU_GATE_CTL_TBL0_P11;
tr 51 M=MMU_GATE_CTL_TBL0_P11;
tr 52 M=MMU_GATE_CTL_TBL0_P11;
tr 71 M=MMU_GATE_CTL_TBL0_P11 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P11 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P11 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P11";
tr 50 M=MMU_GATE_CTL_TBL1_P11;
tr 51 M=MMU_GATE_CTL_TBL1_P11;
tr 52 M=MMU_GATE_CTL_TBL1_P11;
tr 71 M=MMU_GATE_CTL_TBL1_P11 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P11 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P11 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P12";
tr 50 M=MMU_GATE_CTL_TBL0_P12;
tr 51 M=MMU_GATE_CTL_TBL0_P12;
tr 52 M=MMU_GATE_CTL_TBL0_P12;
tr 71 M=MMU_GATE_CTL_TBL0_P12 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P12 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P12 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P12";
tr 50 M=MMU_GATE_CTL_TBL1_P12;
tr 51 M=MMU_GATE_CTL_TBL1_P12;
tr 52 M=MMU_GATE_CTL_TBL1_P12;
tr 71 M=MMU_GATE_CTL_TBL1_P12 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P12 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P12 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P13";
tr 50 M=MMU_GATE_CTL_TBL0_P13;
tr 51 M=MMU_GATE_CTL_TBL0_P13;
tr 52 M=MMU_GATE_CTL_TBL0_P13;
tr 71 M=MMU_GATE_CTL_TBL0_P13 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P13 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P13 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P13";
tr 50 M=MMU_GATE_CTL_TBL1_P13;
tr 51 M=MMU_GATE_CTL_TBL1_P13;
tr 52 M=MMU_GATE_CTL_TBL1_P13;
tr 71 M=MMU_GATE_CTL_TBL1_P13 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P13 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P13 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P14";
tr 50 M=MMU_GATE_CTL_TBL0_P14;
tr 51 M=MMU_GATE_CTL_TBL0_P14;
tr 52 M=MMU_GATE_CTL_TBL0_P14;
tr 71 M=MMU_GATE_CTL_TBL0_P14 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P14 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P14 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P14";
tr 50 M=MMU_GATE_CTL_TBL1_P14;
tr 51 M=MMU_GATE_CTL_TBL1_P14;
tr 52 M=MMU_GATE_CTL_TBL1_P14;
tr 71 M=MMU_GATE_CTL_TBL1_P14 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P14 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P14 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P15";
tr 50 M=MMU_GATE_CTL_TBL0_P15;
tr 51 M=MMU_GATE_CTL_TBL0_P15;
tr 52 M=MMU_GATE_CTL_TBL0_P15;
tr 71 M=MMU_GATE_CTL_TBL0_P15 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P15 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P15 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P15";
tr 50 M=MMU_GATE_CTL_TBL1_P15;
tr 51 M=MMU_GATE_CTL_TBL1_P15;
tr 52 M=MMU_GATE_CTL_TBL1_P15;
tr 71 M=MMU_GATE_CTL_TBL1_P15 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P15 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P15 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P16";
tr 50 M=MMU_GATE_CTL_TBL0_P16;
tr 51 M=MMU_GATE_CTL_TBL0_P16;
tr 52 M=MMU_GATE_CTL_TBL0_P16;
tr 71 M=MMU_GATE_CTL_TBL0_P16 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P16 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P16 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P16";
tr 50 M=MMU_GATE_CTL_TBL1_P16;
tr 51 M=MMU_GATE_CTL_TBL1_P16;
tr 52 M=MMU_GATE_CTL_TBL1_P16;
tr 71 M=MMU_GATE_CTL_TBL1_P16 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P16 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P16 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P17";
tr 50 M=MMU_GATE_CTL_TBL0_P17;
tr 51 M=MMU_GATE_CTL_TBL0_P17;
tr 52 M=MMU_GATE_CTL_TBL0_P17;
tr 71 M=MMU_GATE_CTL_TBL0_P17 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P17 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P17 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P17";
tr 50 M=MMU_GATE_CTL_TBL1_P17;
tr 51 M=MMU_GATE_CTL_TBL1_P17;
tr 52 M=MMU_GATE_CTL_TBL1_P17;
tr 71 M=MMU_GATE_CTL_TBL1_P17 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P17 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P17 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P18";
tr 50 M=MMU_GATE_CTL_TBL0_P18;
tr 51 M=MMU_GATE_CTL_TBL0_P18;
tr 52 M=MMU_GATE_CTL_TBL0_P18;
tr 71 M=MMU_GATE_CTL_TBL0_P18 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P18 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P18 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P18";
tr 50 M=MMU_GATE_CTL_TBL1_P18;
tr 51 M=MMU_GATE_CTL_TBL1_P18;
tr 52 M=MMU_GATE_CTL_TBL1_P18;
tr 71 M=MMU_GATE_CTL_TBL1_P18 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P18 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P18 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P19";
tr 50 M=MMU_GATE_CTL_TBL0_P19;
tr 51 M=MMU_GATE_CTL_TBL0_P19;
tr 52 M=MMU_GATE_CTL_TBL0_P19;
tr 71 M=MMU_GATE_CTL_TBL0_P19 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P19 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P19 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P19";
tr 50 M=MMU_GATE_CTL_TBL1_P19;
tr 51 M=MMU_GATE_CTL_TBL1_P19;
tr 52 M=MMU_GATE_CTL_TBL1_P19;
tr 71 M=MMU_GATE_CTL_TBL1_P19 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P19 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P19 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P20";
tr 50 M=MMU_GATE_CTL_TBL0_P20;
tr 51 M=MMU_GATE_CTL_TBL0_P20;
tr 52 M=MMU_GATE_CTL_TBL0_P20;
tr 71 M=MMU_GATE_CTL_TBL0_P20 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P20 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P20 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P20";
tr 50 M=MMU_GATE_CTL_TBL1_P20;
tr 51 M=MMU_GATE_CTL_TBL1_P20;
tr 52 M=MMU_GATE_CTL_TBL1_P20;
tr 71 M=MMU_GATE_CTL_TBL1_P20 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P20 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P20 TSE=T SLTH=F;

echo " MMU_GATE_CTL_TBL0_P21";
tr 50 M=MMU_GATE_CTL_TBL0_P21;
tr 51 M=MMU_GATE_CTL_TBL0_P21;
tr 52 M=MMU_GATE_CTL_TBL0_P21;
tr 71 M=MMU_GATE_CTL_TBL0_P21 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P21 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P21 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P21";
tr 50 M=MMU_GATE_CTL_TBL1_P21;
tr 51 M=MMU_GATE_CTL_TBL1_P21;
tr 52 M=MMU_GATE_CTL_TBL1_P21;
tr 71 M=MMU_GATE_CTL_TBL1_P21 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P21 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P21 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P22";
tr 50 M=MMU_GATE_CTL_TBL0_P22;
tr 51 M=MMU_GATE_CTL_TBL0_P22;
tr 52 M=MMU_GATE_CTL_TBL0_P22;
tr 71 M=MMU_GATE_CTL_TBL0_P22 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P22 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P22 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P22";
tr 50 M=MMU_GATE_CTL_TBL1_P22;
tr 51 M=MMU_GATE_CTL_TBL1_P22;
tr 52 M=MMU_GATE_CTL_TBL1_P22;
tr 71 M=MMU_GATE_CTL_TBL1_P22 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P22 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P22 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P23";
tr 50 M=MMU_GATE_CTL_TBL0_P23;
tr 51 M=MMU_GATE_CTL_TBL0_P23;
tr 52 M=MMU_GATE_CTL_TBL0_P23;
tr 71 M=MMU_GATE_CTL_TBL0_P23 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P23 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P23 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P23";
tr 50 M=MMU_GATE_CTL_TBL1_P23;
tr 51 M=MMU_GATE_CTL_TBL1_P23;
tr 52 M=MMU_GATE_CTL_TBL1_P23;
tr 71 M=MMU_GATE_CTL_TBL1_P23 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P23 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P23 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P24";
tr 50 M=MMU_GATE_CTL_TBL0_P24;
tr 51 M=MMU_GATE_CTL_TBL0_P24;
tr 52 M=MMU_GATE_CTL_TBL0_P24;
tr 71 M=MMU_GATE_CTL_TBL0_P24 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P24 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P24 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P24";
tr 50 M=MMU_GATE_CTL_TBL1_P24;
tr 51 M=MMU_GATE_CTL_TBL1_P24;
tr 52 M=MMU_GATE_CTL_TBL1_P24;
tr 71 M=MMU_GATE_CTL_TBL1_P24 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P24 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P24 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P25";
tr 50 M=MMU_GATE_CTL_TBL0_P25;
tr 51 M=MMU_GATE_CTL_TBL0_P25;
tr 52 M=MMU_GATE_CTL_TBL0_P25;
tr 71 M=MMU_GATE_CTL_TBL0_P25 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P25 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P25 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P25";
tr 50 M=MMU_GATE_CTL_TBL1_P25;
tr 51 M=MMU_GATE_CTL_TBL1_P25;
tr 52 M=MMU_GATE_CTL_TBL1_P25;
tr 71 M=MMU_GATE_CTL_TBL1_P25 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P25 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P25 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P26";
tr 50 M=MMU_GATE_CTL_TBL0_P26;
tr 51 M=MMU_GATE_CTL_TBL0_P26;
tr 52 M=MMU_GATE_CTL_TBL0_P26;
tr 71 M=MMU_GATE_CTL_TBL0_P26 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P26 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P26 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P26";
tr 50 M=MMU_GATE_CTL_TBL1_P26;
tr 51 M=MMU_GATE_CTL_TBL1_P26;
tr 52 M=MMU_GATE_CTL_TBL1_P26;
tr 71 M=MMU_GATE_CTL_TBL1_P26 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P26 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P26 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P27";
tr 50 M=MMU_GATE_CTL_TBL0_P27;
tr 51 M=MMU_GATE_CTL_TBL0_P27;
tr 52 M=MMU_GATE_CTL_TBL0_P27;
tr 71 M=MMU_GATE_CTL_TBL0_P27 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P27 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P27 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P27";
tr 50 M=MMU_GATE_CTL_TBL1_P27;
tr 51 M=MMU_GATE_CTL_TBL1_P27;
tr 52 M=MMU_GATE_CTL_TBL1_P27;
tr 71 M=MMU_GATE_CTL_TBL1_P27 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P27 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P27 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P28";
tr 50 M=MMU_GATE_CTL_TBL0_P28;
tr 51 M=MMU_GATE_CTL_TBL0_P28;
tr 52 M=MMU_GATE_CTL_TBL0_P28;
tr 71 M=MMU_GATE_CTL_TBL0_P28 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P28 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P28 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P28";
tr 50 M=MMU_GATE_CTL_TBL1_P28;
tr 51 M=MMU_GATE_CTL_TBL1_P28;
tr 52 M=MMU_GATE_CTL_TBL1_P28;
tr 71 M=MMU_GATE_CTL_TBL1_P28 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P28 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P28 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P29";
tr 50 M=MMU_GATE_CTL_TBL0_P29;
tr 51 M=MMU_GATE_CTL_TBL0_P29;
tr 52 M=MMU_GATE_CTL_TBL0_P29;
tr 71 M=MMU_GATE_CTL_TBL0_P29 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P29 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P29 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P29";
tr 50 M=MMU_GATE_CTL_TBL1_P29;
tr 51 M=MMU_GATE_CTL_TBL1_P29;
tr 52 M=MMU_GATE_CTL_TBL1_P29;
tr 71 M=MMU_GATE_CTL_TBL1_P29 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P29 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P29 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P30";
tr 50 M=MMU_GATE_CTL_TBL0_P30;
tr 51 M=MMU_GATE_CTL_TBL0_P30;
tr 52 M=MMU_GATE_CTL_TBL0_P30;
tr 71 M=MMU_GATE_CTL_TBL0_P30 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P30 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P30 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P30";
tr 50 M=MMU_GATE_CTL_TBL1_P30;
tr 51 M=MMU_GATE_CTL_TBL1_P30;
tr 52 M=MMU_GATE_CTL_TBL1_P30;
tr 71 M=MMU_GATE_CTL_TBL1_P30 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P30 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P30 TSE=T SLTH=F;

echo " MMU_GATE_CTL_TBL0_P31";
tr 50 M=MMU_GATE_CTL_TBL0_P31;
tr 51 M=MMU_GATE_CTL_TBL0_P31;
tr 52 M=MMU_GATE_CTL_TBL0_P31;
tr 71 M=MMU_GATE_CTL_TBL0_P31 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P31 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P31 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P31";
tr 50 M=MMU_GATE_CTL_TBL1_P31;
tr 51 M=MMU_GATE_CTL_TBL1_P31;
tr 52 M=MMU_GATE_CTL_TBL1_P31;
tr 71 M=MMU_GATE_CTL_TBL1_P31 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P31 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P31 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P32";
tr 50 M=MMU_GATE_CTL_TBL0_P32;
tr 51 M=MMU_GATE_CTL_TBL0_P32;
tr 52 M=MMU_GATE_CTL_TBL0_P32;
tr 71 M=MMU_GATE_CTL_TBL0_P32 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P32 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P32 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P32";
tr 50 M=MMU_GATE_CTL_TBL1_P32;
tr 51 M=MMU_GATE_CTL_TBL1_P32;
tr 52 M=MMU_GATE_CTL_TBL1_P32;
tr 71 M=MMU_GATE_CTL_TBL1_P32 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P32 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P32 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P33";
tr 50 M=MMU_GATE_CTL_TBL0_P33;
tr 51 M=MMU_GATE_CTL_TBL0_P33;
tr 52 M=MMU_GATE_CTL_TBL0_P33;
tr 71 M=MMU_GATE_CTL_TBL0_P33 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P33 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P33 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P33";
tr 50 M=MMU_GATE_CTL_TBL1_P33;
tr 51 M=MMU_GATE_CTL_TBL1_P33;
tr 52 M=MMU_GATE_CTL_TBL1_P33;
tr 71 M=MMU_GATE_CTL_TBL1_P33 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P33 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P33 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P34";
tr 50 M=MMU_GATE_CTL_TBL0_P34;
tr 51 M=MMU_GATE_CTL_TBL0_P34;
tr 52 M=MMU_GATE_CTL_TBL0_P34;
tr 71 M=MMU_GATE_CTL_TBL0_P34 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P34 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P34 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P34";
tr 50 M=MMU_GATE_CTL_TBL1_P34;
tr 51 M=MMU_GATE_CTL_TBL1_P34;
tr 52 M=MMU_GATE_CTL_TBL1_P34;
tr 71 M=MMU_GATE_CTL_TBL1_P34 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P34 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P34 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P35";
tr 50 M=MMU_GATE_CTL_TBL0_P35;
tr 51 M=MMU_GATE_CTL_TBL0_P35;
tr 52 M=MMU_GATE_CTL_TBL0_P35;
tr 71 M=MMU_GATE_CTL_TBL0_P35 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P35 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P35 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P35";
tr 50 M=MMU_GATE_CTL_TBL1_P35;
tr 51 M=MMU_GATE_CTL_TBL1_P35;
tr 52 M=MMU_GATE_CTL_TBL1_P35;
tr 71 M=MMU_GATE_CTL_TBL1_P35 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P35 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P35 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P36";
tr 50 M=MMU_GATE_CTL_TBL0_P36;
tr 51 M=MMU_GATE_CTL_TBL0_P36;
tr 52 M=MMU_GATE_CTL_TBL0_P36;
tr 71 M=MMU_GATE_CTL_TBL0_P36 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P36 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P36 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P36";
tr 50 M=MMU_GATE_CTL_TBL1_P36;
tr 51 M=MMU_GATE_CTL_TBL1_P36;
tr 52 M=MMU_GATE_CTL_TBL1_P36;
tr 71 M=MMU_GATE_CTL_TBL1_P36 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P36 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P36 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P37";
tr 50 M=MMU_GATE_CTL_TBL0_P37;
tr 51 M=MMU_GATE_CTL_TBL0_P37;
tr 52 M=MMU_GATE_CTL_TBL0_P37;
tr 71 M=MMU_GATE_CTL_TBL0_P37 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P37 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P37 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P37";
tr 50 M=MMU_GATE_CTL_TBL1_P37;
tr 51 M=MMU_GATE_CTL_TBL1_P37;
tr 52 M=MMU_GATE_CTL_TBL1_P37;
tr 71 M=MMU_GATE_CTL_TBL1_P37 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P37 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P37 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P38";
tr 50 M=MMU_GATE_CTL_TBL0_P38;
tr 51 M=MMU_GATE_CTL_TBL0_P38;
tr 52 M=MMU_GATE_CTL_TBL0_P38;
tr 71 M=MMU_GATE_CTL_TBL0_P38 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P38 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P38 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P38";
tr 50 M=MMU_GATE_CTL_TBL1_P38;
tr 51 M=MMU_GATE_CTL_TBL1_P38;
tr 52 M=MMU_GATE_CTL_TBL1_P38;
tr 71 M=MMU_GATE_CTL_TBL1_P38 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P38 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P38 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P39";
tr 50 M=MMU_GATE_CTL_TBL0_P39;
tr 51 M=MMU_GATE_CTL_TBL0_P39;
tr 52 M=MMU_GATE_CTL_TBL0_P39;
tr 71 M=MMU_GATE_CTL_TBL0_P39 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P39 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P39 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P39";
tr 50 M=MMU_GATE_CTL_TBL1_P39;
tr 51 M=MMU_GATE_CTL_TBL1_P39;
tr 52 M=MMU_GATE_CTL_TBL1_P39;
tr 71 M=MMU_GATE_CTL_TBL1_P39 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P39 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P39 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P40";
tr 50 M=MMU_GATE_CTL_TBL0_P40;
tr 51 M=MMU_GATE_CTL_TBL0_P40;
tr 52 M=MMU_GATE_CTL_TBL0_P40;
tr 71 M=MMU_GATE_CTL_TBL0_P40 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P40 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P40 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P40";
tr 50 M=MMU_GATE_CTL_TBL1_P40;
tr 51 M=MMU_GATE_CTL_TBL1_P40;
tr 52 M=MMU_GATE_CTL_TBL1_P40;
tr 71 M=MMU_GATE_CTL_TBL1_P40 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P40 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P40 TSE=T SLTH=F;

echo " MMU_GATE_CTL_TBL0_P41";
tr 50 M=MMU_GATE_CTL_TBL0_P41;
tr 51 M=MMU_GATE_CTL_TBL0_P41;
tr 52 M=MMU_GATE_CTL_TBL0_P41;
tr 71 M=MMU_GATE_CTL_TBL0_P41 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P41 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P41 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P41";
tr 50 M=MMU_GATE_CTL_TBL1_P41;
tr 51 M=MMU_GATE_CTL_TBL1_P41;
tr 52 M=MMU_GATE_CTL_TBL1_P41;
tr 71 M=MMU_GATE_CTL_TBL1_P41 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P41 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P41 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P42";
tr 50 M=MMU_GATE_CTL_TBL0_P42;
tr 51 M=MMU_GATE_CTL_TBL0_P42;
tr 52 M=MMU_GATE_CTL_TBL0_P42;
tr 71 M=MMU_GATE_CTL_TBL0_P42 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P42 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P42 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P42";
tr 50 M=MMU_GATE_CTL_TBL1_P42;
tr 51 M=MMU_GATE_CTL_TBL1_P42;
tr 52 M=MMU_GATE_CTL_TBL1_P42;
tr 71 M=MMU_GATE_CTL_TBL1_P42 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P42 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P42 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P43";
tr 50 M=MMU_GATE_CTL_TBL0_P43;
tr 51 M=MMU_GATE_CTL_TBL0_P43;
tr 52 M=MMU_GATE_CTL_TBL0_P43;
tr 71 M=MMU_GATE_CTL_TBL0_P43 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P43 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P43 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P43";
tr 50 M=MMU_GATE_CTL_TBL1_P43;
tr 51 M=MMU_GATE_CTL_TBL1_P43;
tr 52 M=MMU_GATE_CTL_TBL1_P43;
tr 71 M=MMU_GATE_CTL_TBL1_P43 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P43 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P43 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P44";
tr 50 M=MMU_GATE_CTL_TBL0_P44;
tr 51 M=MMU_GATE_CTL_TBL0_P44;
tr 52 M=MMU_GATE_CTL_TBL0_P44;
tr 71 M=MMU_GATE_CTL_TBL0_P44 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P44 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P44 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P44";
tr 50 M=MMU_GATE_CTL_TBL1_P44;
tr 51 M=MMU_GATE_CTL_TBL1_P44;
tr 52 M=MMU_GATE_CTL_TBL1_P44;
tr 71 M=MMU_GATE_CTL_TBL1_P44 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P44 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P44 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P45";
tr 50 M=MMU_GATE_CTL_TBL0_P45;
tr 51 M=MMU_GATE_CTL_TBL0_P45;
tr 52 M=MMU_GATE_CTL_TBL0_P45;
tr 71 M=MMU_GATE_CTL_TBL0_P45 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P45 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P45 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P45";
tr 50 M=MMU_GATE_CTL_TBL1_P45;
tr 51 M=MMU_GATE_CTL_TBL1_P45;
tr 52 M=MMU_GATE_CTL_TBL1_P45;
tr 71 M=MMU_GATE_CTL_TBL1_P45 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P45 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P45 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P46";
tr 50 M=MMU_GATE_CTL_TBL0_P46;
tr 51 M=MMU_GATE_CTL_TBL0_P46;
tr 52 M=MMU_GATE_CTL_TBL0_P46;
tr 71 M=MMU_GATE_CTL_TBL0_P46 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P46 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P46 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P46";
tr 50 M=MMU_GATE_CTL_TBL1_P46;
tr 51 M=MMU_GATE_CTL_TBL1_P46;
tr 52 M=MMU_GATE_CTL_TBL1_P46;
tr 71 M=MMU_GATE_CTL_TBL1_P46 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P46 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P46 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P47";
tr 50 M=MMU_GATE_CTL_TBL0_P47;
tr 51 M=MMU_GATE_CTL_TBL0_P47;
tr 52 M=MMU_GATE_CTL_TBL0_P47;
tr 71 M=MMU_GATE_CTL_TBL0_P47 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P47 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P47 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P47";
tr 50 M=MMU_GATE_CTL_TBL1_P47;
tr 51 M=MMU_GATE_CTL_TBL1_P47;
tr 52 M=MMU_GATE_CTL_TBL1_P47;
tr 71 M=MMU_GATE_CTL_TBL1_P47 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P47 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P47 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P48";
tr 50 M=MMU_GATE_CTL_TBL0_P48;
tr 51 M=MMU_GATE_CTL_TBL0_P48;
tr 52 M=MMU_GATE_CTL_TBL0_P48;
tr 71 M=MMU_GATE_CTL_TBL0_P48 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P48 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P48 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P48";
tr 50 M=MMU_GATE_CTL_TBL1_P48;
tr 51 M=MMU_GATE_CTL_TBL1_P48;
tr 52 M=MMU_GATE_CTL_TBL1_P48;
tr 71 M=MMU_GATE_CTL_TBL1_P48 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P48 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P48 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P49";
tr 50 M=MMU_GATE_CTL_TBL0_P49;
tr 51 M=MMU_GATE_CTL_TBL0_P49;
tr 52 M=MMU_GATE_CTL_TBL0_P49;
tr 71 M=MMU_GATE_CTL_TBL0_P49 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P49 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P49 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P49";
tr 50 M=MMU_GATE_CTL_TBL1_P49;
tr 51 M=MMU_GATE_CTL_TBL1_P49;
tr 52 M=MMU_GATE_CTL_TBL1_P49;
tr 71 M=MMU_GATE_CTL_TBL1_P49 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P49 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P49 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P50";
tr 50 M=MMU_GATE_CTL_TBL0_P50;
tr 51 M=MMU_GATE_CTL_TBL0_P50;
tr 52 M=MMU_GATE_CTL_TBL0_P50;
tr 71 M=MMU_GATE_CTL_TBL0_P50 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P50 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P50 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P50";
tr 50 M=MMU_GATE_CTL_TBL1_P50;
tr 51 M=MMU_GATE_CTL_TBL1_P50;
tr 52 M=MMU_GATE_CTL_TBL1_P50;
tr 71 M=MMU_GATE_CTL_TBL1_P50 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P50 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P50 TSE=T SLTH=F;

echo " MMU_GATE_CTL_TBL0_P51";
tr 50 M=MMU_GATE_CTL_TBL0_P51;
tr 51 M=MMU_GATE_CTL_TBL0_P51;
tr 52 M=MMU_GATE_CTL_TBL0_P51;
tr 71 M=MMU_GATE_CTL_TBL0_P51 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P51 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P51 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P51";
tr 50 M=MMU_GATE_CTL_TBL1_P51;
tr 51 M=MMU_GATE_CTL_TBL1_P51;
tr 52 M=MMU_GATE_CTL_TBL1_P51;
tr 71 M=MMU_GATE_CTL_TBL1_P51 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P51 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P51 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P52";
tr 50 M=MMU_GATE_CTL_TBL0_P52;
tr 51 M=MMU_GATE_CTL_TBL0_P52;
tr 52 M=MMU_GATE_CTL_TBL0_P52;
tr 71 M=MMU_GATE_CTL_TBL0_P52 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P52 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P52 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P52";
tr 50 M=MMU_GATE_CTL_TBL1_P52;
tr 51 M=MMU_GATE_CTL_TBL1_P52;
tr 52 M=MMU_GATE_CTL_TBL1_P52;
tr 71 M=MMU_GATE_CTL_TBL1_P52 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P52 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P52 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P53";
tr 50 M=MMU_GATE_CTL_TBL0_P53;
tr 51 M=MMU_GATE_CTL_TBL0_P53;
tr 52 M=MMU_GATE_CTL_TBL0_P53;
tr 71 M=MMU_GATE_CTL_TBL0_P53 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P53 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P53 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P53";
tr 50 M=MMU_GATE_CTL_TBL1_P53;
tr 51 M=MMU_GATE_CTL_TBL1_P53;
tr 52 M=MMU_GATE_CTL_TBL1_P53;
tr 71 M=MMU_GATE_CTL_TBL1_P53 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P53 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P53 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P54";
tr 50 M=MMU_GATE_CTL_TBL0_P54;
tr 51 M=MMU_GATE_CTL_TBL0_P54;
tr 52 M=MMU_GATE_CTL_TBL0_P54;
tr 71 M=MMU_GATE_CTL_TBL0_P54 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P54 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P54 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P54";
tr 50 M=MMU_GATE_CTL_TBL1_P54;
tr 51 M=MMU_GATE_CTL_TBL1_P54;
tr 52 M=MMU_GATE_CTL_TBL1_P54;
tr 71 M=MMU_GATE_CTL_TBL1_P54 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P54 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P54 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P55";
tr 50 M=MMU_GATE_CTL_TBL0_P55;
tr 51 M=MMU_GATE_CTL_TBL0_P55;
tr 52 M=MMU_GATE_CTL_TBL0_P55;
tr 71 M=MMU_GATE_CTL_TBL0_P55 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P55 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P55 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P55";
tr 50 M=MMU_GATE_CTL_TBL1_P55;
tr 51 M=MMU_GATE_CTL_TBL1_P55;
tr 52 M=MMU_GATE_CTL_TBL1_P55;
tr 71 M=MMU_GATE_CTL_TBL1_P55 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P55 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P55 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P56";
tr 50 M=MMU_GATE_CTL_TBL0_P56;
tr 51 M=MMU_GATE_CTL_TBL0_P56;
tr 52 M=MMU_GATE_CTL_TBL0_P56;
tr 71 M=MMU_GATE_CTL_TBL0_P56 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P56 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P56 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P56";
tr 50 M=MMU_GATE_CTL_TBL1_P56;
tr 51 M=MMU_GATE_CTL_TBL1_P56;
tr 52 M=MMU_GATE_CTL_TBL1_P56;
tr 71 M=MMU_GATE_CTL_TBL1_P56 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P56 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P56 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P57";
tr 50 M=MMU_GATE_CTL_TBL0_P57;
tr 51 M=MMU_GATE_CTL_TBL0_P57;
tr 52 M=MMU_GATE_CTL_TBL0_P57;
tr 71 M=MMU_GATE_CTL_TBL0_P57 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P57 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P57 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P57";
tr 50 M=MMU_GATE_CTL_TBL1_P57;
tr 51 M=MMU_GATE_CTL_TBL1_P57;
tr 52 M=MMU_GATE_CTL_TBL1_P57;
tr 71 M=MMU_GATE_CTL_TBL1_P57 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P57 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P57 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P58";
tr 50 M=MMU_GATE_CTL_TBL0_P58;
tr 51 M=MMU_GATE_CTL_TBL0_P58;
tr 52 M=MMU_GATE_CTL_TBL0_P58;
tr 71 M=MMU_GATE_CTL_TBL0_P58 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P58 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P58 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P58";
tr 50 M=MMU_GATE_CTL_TBL1_P58;
tr 51 M=MMU_GATE_CTL_TBL1_P58;
tr 52 M=MMU_GATE_CTL_TBL1_P58;
tr 71 M=MMU_GATE_CTL_TBL1_P58 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P58 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P58 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P59";
tr 50 M=MMU_GATE_CTL_TBL0_P59;
tr 51 M=MMU_GATE_CTL_TBL0_P59;
tr 52 M=MMU_GATE_CTL_TBL0_P59;
tr 71 M=MMU_GATE_CTL_TBL0_P59 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P59 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P59 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P59";
tr 50 M=MMU_GATE_CTL_TBL1_P59;
tr 51 M=MMU_GATE_CTL_TBL1_P59;
tr 52 M=MMU_GATE_CTL_TBL1_P59;
tr 71 M=MMU_GATE_CTL_TBL1_P59 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P59 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P59 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P60";
tr 50 M=MMU_GATE_CTL_TBL0_P60;
tr 51 M=MMU_GATE_CTL_TBL0_P60;
tr 52 M=MMU_GATE_CTL_TBL0_P60;
tr 71 M=MMU_GATE_CTL_TBL0_P60 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P60 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P60 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P60";
tr 50 M=MMU_GATE_CTL_TBL1_P60;
tr 51 M=MMU_GATE_CTL_TBL1_P60;
tr 52 M=MMU_GATE_CTL_TBL1_P60;
tr 71 M=MMU_GATE_CTL_TBL1_P60 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P60 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P60 TSE=T SLTH=F;

echo " MMU_GATE_CTL_TBL0_P61";
tr 50 M=MMU_GATE_CTL_TBL0_P61;
tr 51 M=MMU_GATE_CTL_TBL0_P61;
tr 52 M=MMU_GATE_CTL_TBL0_P61;
tr 71 M=MMU_GATE_CTL_TBL0_P61 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P61 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P61 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P61";
tr 50 M=MMU_GATE_CTL_TBL1_P61;
tr 51 M=MMU_GATE_CTL_TBL1_P61;
tr 52 M=MMU_GATE_CTL_TBL1_P61;
tr 71 M=MMU_GATE_CTL_TBL1_P61 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P61 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P61 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P62";
tr 50 M=MMU_GATE_CTL_TBL0_P62;
tr 51 M=MMU_GATE_CTL_TBL0_P62;
tr 52 M=MMU_GATE_CTL_TBL0_P62;
tr 71 M=MMU_GATE_CTL_TBL0_P62 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P62 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P62 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P62";
tr 50 M=MMU_GATE_CTL_TBL1_P62;
tr 51 M=MMU_GATE_CTL_TBL1_P62;
tr 52 M=MMU_GATE_CTL_TBL1_P62;
tr 71 M=MMU_GATE_CTL_TBL1_P62 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P62 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P62 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P63";
tr 50 M=MMU_GATE_CTL_TBL0_P63;
tr 51 M=MMU_GATE_CTL_TBL0_P63;
tr 52 M=MMU_GATE_CTL_TBL0_P63;
tr 71 M=MMU_GATE_CTL_TBL0_P63 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P63 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P63 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P63";
tr 50 M=MMU_GATE_CTL_TBL1_P63;
tr 51 M=MMU_GATE_CTL_TBL1_P63;
tr 52 M=MMU_GATE_CTL_TBL1_P63;
tr 71 M=MMU_GATE_CTL_TBL1_P63 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P63 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P63 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P64";
tr 50 M=MMU_GATE_CTL_TBL0_P64;
tr 51 M=MMU_GATE_CTL_TBL0_P64;
tr 52 M=MMU_GATE_CTL_TBL0_P64;
tr 71 M=MMU_GATE_CTL_TBL0_P64 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P64 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P64 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P64";
tr 50 M=MMU_GATE_CTL_TBL1_P64;
tr 51 M=MMU_GATE_CTL_TBL1_P64;
tr 52 M=MMU_GATE_CTL_TBL1_P64;
tr 71 M=MMU_GATE_CTL_TBL1_P64 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P64 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P64 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL0_P65";
tr 50 M=MMU_GATE_CTL_TBL0_P65;
tr 51 M=MMU_GATE_CTL_TBL0_P65;
tr 52 M=MMU_GATE_CTL_TBL0_P65;
tr 71 M=MMU_GATE_CTL_TBL0_P65 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P65 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL0_P65 TSE=T SLTH=F;
echo " MMU_GATE_CTL_TBL1_P65";
tr 50 M=MMU_GATE_CTL_TBL1_P65;
tr 51 M=MMU_GATE_CTL_TBL1_P65;
tr 52 M=MMU_GATE_CTL_TBL1_P65;
tr 71 M=MMU_GATE_CTL_TBL1_P65 TSE=F SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P65 TSE=T SLTH=T;
tr 71 M=MMU_GATE_CTL_TBL1_P65 TSE=T SLTH=F;

# NEW tables for FL
echo " MACSEC_TDM_CALENDAR";
tr 50 M=MACSEC_TDM_CALENDAR;
tr 51 M=MACSEC_TDM_CALENDAR;
tr 52 M=MACSEC_TDM_CALENDAR;
tr 71 M=MACSEC_TDM_CALENDAR TSE=F SLTH=T;
tr 71 M=MACSEC_TDM_CALENDAR TSE=T SLTH=T;
tr 71 M=MACSEC_TDM_CALENDAR TSE=T SLTH=F;

echo " MACSEC_TDM_2_CALENDAR";
tr 50 M=MACSEC_TDM_2_CALENDAR;
tr 51 M=MACSEC_TDM_2_CALENDAR;
tr 52 M=MACSEC_TDM_2_CALENDAR;
tr 71 M=MACSEC_TDM_2_CALENDAR TSE=F SLTH=T;
tr 71 M=MACSEC_TDM_2_CALENDAR TSE=T SLTH=T;
tr 71 M=MACSEC_TDM_2_CALENDAR TSE=T SLTH=F;

# After messing the MACSEC_TDM_CALENDAR, reload the default
rcload rc.soc

#echo " ISEC_MIB_ROLLOVER_FIFO (READONLY)";
#tr 50 M=ISEC_MIB_ROLLOVER_FIFO;
#tr 51 M=ISEC_MIB_ROLLOVER_FIFO;
#tr 52 M=ISEC_MIB_ROLLOVER_FIFO;

echo " ISEC_MIB_SA";
tr 50 M=ISEC_MIB_SA;
tr 51 M=ISEC_MIB_SA;
tr 52 M=ISEC_MIB_SA;
tr 71 M=ISEC_MIB_SA TSE=F SLTH=T;
tr 71 M=ISEC_MIB_SA TSE=T SLTH=T;
tr 71 M=ISEC_MIB_SA TSE=T SLTH=F;

echo " ISEC_MIB_SC";
tr 50 M=ISEC_MIB_SC;
tr 51 M=ISEC_MIB_SC;
tr 52 M=ISEC_MIB_SC;
tr 71 M=ISEC_MIB_SC TSE=F SLTH=T;
tr 71 M=ISEC_MIB_SC TSE=T SLTH=T;
tr 71 M=ISEC_MIB_SC TSE=T SLTH=F;

echo " ISEC_MIB_SP_CTRL_1";
tr 50 M=ISEC_MIB_SP_CTRL_1;
tr 51 M=ISEC_MIB_SP_CTRL_1;
tr 52 M=ISEC_MIB_SP_CTRL_1;
tr 71 M=ISEC_MIB_SP_CTRL_1 TSE=F SLTH=T;
tr 71 M=ISEC_MIB_SP_CTRL_1 TSE=T SLTH=T;
tr 71 M=ISEC_MIB_SP_CTRL_1 TSE=T SLTH=F;

echo " ISEC_MIB_SP_CTRL_2";
tr 50 M=ISEC_MIB_SP_CTRL_2;
tr 51 M=ISEC_MIB_SP_CTRL_2;
tr 52 M=ISEC_MIB_SP_CTRL_2;
tr 71 M=ISEC_MIB_SP_CTRL_2 TSE=F SLTH=T;
tr 71 M=ISEC_MIB_SP_CTRL_2 TSE=T SLTH=T;
tr 71 M=ISEC_MIB_SP_CTRL_2 TSE=T SLTH=F;

echo " ISEC_MIB_SP_UNCTRL";
tr 50 M=ISEC_MIB_SP_UNCTRL;
tr 51 M=ISEC_MIB_SP_UNCTRL;
tr 52 M=ISEC_MIB_SP_UNCTRL;
tr 71 M=ISEC_MIB_SP_UNCTRL TSE=F SLTH=T;
tr 71 M=ISEC_MIB_SP_UNCTRL TSE=T SLTH=T;
tr 71 M=ISEC_MIB_SP_UNCTRL TSE=T SLTH=F;

echo " ISEC_PORT_COUNTERS";
tr 50 M=ISEC_PORT_COUNTERS;
tr 51 M=ISEC_PORT_COUNTERS;
tr 52 M=ISEC_PORT_COUNTERS;
tr 71 M=ISEC_PORT_COUNTERS TSE=F SLTH=T;
tr 71 M=ISEC_PORT_COUNTERS TSE=T SLTH=T;
tr 71 M=ISEC_PORT_COUNTERS TSE=T SLTH=F;

#echo " ISEC_SA_EXPIRE_STATUS (READONLY)";
#tr 50 M=ISEC_SA_EXPIRE_STATUS;
#tr 51 M=ISEC_SA_EXPIRE_STATUS;
#tr 52 M=ISEC_SA_EXPIRE_STATUS;

#echo " ISEC_SA_HASH_TABLE";
#tr 50 M=ISEC_SA_HASH_TABLE;
#tr 51 M=ISEC_SA_HASH_TABLE;
#tr 52 M=ISEC_SA_HASH_TABLE;

echo " ISEC_SA_TABLE";
tr 50 M=ISEC_SA_TABLE;
tr 51 M=ISEC_SA_TABLE;
tr 52 M=ISEC_SA_TABLE;
tr 71 M=ISEC_SA_TABLE TSE=F SLTH=T;
tr 71 M=ISEC_SA_TABLE TSE=T SLTH=T;
tr 71 M=ISEC_SA_TABLE TSE=T SLTH=F;

echo " ISEC_SCTCAM_HIT_COUNT";
tr 50 M=ISEC_SCTCAM_HIT_COUNT;
tr 51 M=ISEC_SCTCAM_HIT_COUNT;
tr 52 M=ISEC_SCTCAM_HIT_COUNT;
tr 71 M=ISEC_SCTCAM_HIT_COUNT TSE=F SLTH=T;
tr 71 M=ISEC_SCTCAM_HIT_COUNT TSE=T SLTH=T;
tr 71 M=ISEC_SCTCAM_HIT_COUNT TSE=T SLTH=F;

echo " ISEC_SC_TABLE";
tr 50 M=ISEC_SC_TABLE;
tr 51 M=ISEC_SC_TABLE;
tr 52 M=ISEC_SC_TABLE;
tr 71 M=ISEC_SC_TABLE TSE=F SLTH=T;
tr 71 M=ISEC_SC_TABLE TSE=T SLTH=T;
tr 71 M=ISEC_SC_TABLE TSE=T SLTH=F;

echo " ISEC_SC_TCAM";
tr 50 M=ISEC_SC_TCAM;
tr 51 M=ISEC_SC_TCAM;
tr 52 M=ISEC_SC_TCAM;
tr 71 M=ISEC_SC_TCAM TSE=F SLTH=T;
tr 71 M=ISEC_SC_TCAM TSE=T SLTH=T;
tr 71 M=ISEC_SC_TCAM TSE=T SLTH=F;

echo " ISEC_SPTCAM_HIT_COUNT";
tr 50 M=ISEC_SPTCAM_HIT_COUNT;
tr 51 M=ISEC_SPTCAM_HIT_COUNT;
tr 52 M=ISEC_SPTCAM_HIT_COUNT;
tr 71 M=ISEC_SPTCAM_HIT_COUNT TSE=F SLTH=T;
tr 71 M=ISEC_SPTCAM_HIT_COUNT TSE=T SLTH=T;
tr 71 M=ISEC_SPTCAM_HIT_COUNT TSE=T SLTH=F;

#echo " ISEC_SP_TCAM_KEY";
#tr 50 M=ISEC_SP_TCAM_KEY;
#tr 51 M=ISEC_SP_TCAM_KEY;
#tr 52 M=ISEC_SP_TCAM_KEY;

#echo " ISEC_SP_TCAM_MASK";
#tr 50 M=ISEC_SP_TCAM_MASK;
#tr 51 M=ISEC_SP_TCAM_MASK;
#tr 52 M=ISEC_SP_TCAM_MASK;

#echo " ESEC_MIB_MISC (READONLY)";
#tr 50 M=ESEC_MIB_MISC;
#tr 51 M=ESEC_MIB_MISC;
#tr 52 M=ESEC_MIB_MISC;

#echo " ESEC_MIB_ROLLOVER_FIFO (READONLY)";
#tr 50 M=ESEC_MIB_ROLLOVER_FIFO;
#tr 51 M=ESEC_MIB_ROLLOVER_FIFO;
#tr 52 M=ESEC_MIB_ROLLOVER_FIFO;

#echo " ESEC_MIB_SA (READONLY)";
#tr 50 M=ESEC_MIB_SA;
#tr 51 M=ESEC_MIB_SA;
#tr 52 M=ESEC_MIB_SA;

#echo " ESEC_MIB_SC (READONLY)";
#tr 50 M=ESEC_MIB_SC;
#tr 51 M=ESEC_MIB_SC;
#tr 52 M=ESEC_MIB_SC;

#echo " ESEC_MIB_SC_Ctrl (READONLY)";
#tr 50 M=ESEC_MIB_SC_Ctrl;
#tr 51 M=ESEC_MIB_SC_Ctrl;
#tr 52 M=ESEC_MIB_SC_Ctrl;

#echo " ESEC_MIB_SC_UnCtrl (READONLY)";
#tr 50 M=ESEC_MIB_SC_UnCtrl;
#tr 51 M=ESEC_MIB_SC_UnCtrl;
#tr 52 M=ESEC_MIB_SC_UnCtrl;

#echo " ESEC_SA_EXPIRE_STATUS (READONLY)";
#tr 50 M=ESEC_SA_EXPIRE_STATUS;
#tr 51 M=ESEC_SA_EXPIRE_STATUS;
#tr 52 M=ESEC_SA_EXPIRE_STATUS;

#echo " ESEC_SA_HASH_TABLE";
#tr 50 M=ESEC_SA_HASH_TABLE;
#tr 51 M=ESEC_SA_HASH_TABLE;
#tr 52 M=ESEC_SA_HASH_TABLE;

echo " ESEC_SA_TABLE";
tr 50 M=ESEC_SA_TABLE;
tr 51 M=ESEC_SA_TABLE;
tr 52 M=ESEC_SA_TABLE;
tr 71 M=ESEC_SA_TABLE TSE=F SLTH=T;
tr 71 M=ESEC_SA_TABLE TSE=T SLTH=T;
tr 71 M=ESEC_SA_TABLE TSE=T SLTH=F;

echo " ESEC_SC_TABLE";
tr 50 M=ESEC_SC_TABLE;
tr 51 M=ESEC_SC_TABLE;
tr 52 M=ESEC_SC_TABLE;
tr 71 M=ESEC_SC_TABLE TSE=F SLTH=T;
tr 71 M=ESEC_SC_TABLE TSE=T SLTH=T;
tr 71 M=ESEC_SC_TABLE TSE=T SLTH=F;

#It doesn't support read. Write also require other commends. 
#echo " CLPORT_WC_UCMEM_DATA";
#tr 50 M=CLPORT_WC_UCMEM_DATA;
#tr 51 M=CLPORT_WC_UCMEM_DATA;
#tr 52 M=CLPORT_WC_UCMEM_DATA;
#tr 71 M=CLPORT_WC_UCMEM_DATA TSE=F SLTH=T;
#tr 71 M=CLPORT_WC_UCMEM_DATA TSE=T SLTH=T;
#tr 71 M=CLPORT_WC_UCMEM_DATA TSE=T SLTH=F;

#It doesn't support read. Write also require other commends. 
#echo " PMQPORT_WC_UCMEM_DATA";
#tr 50 M=PMQPORT_WC_UCMEM_DATA;
#tr 51 M=PMQPORT_WC_UCMEM_DATA;
#tr 52 M=PMQPORT_WC_UCMEM_DATA;
#tr 71 M=PMQPORT_WC_UCMEM_DATA TSE=F SLTH=T;
#tr 71 M=PMQPORT_WC_UCMEM_DATA TSE=T SLTH=T;
#tr 71 M=PMQPORT_WC_UCMEM_DATA TSE=T SLTH=F;

echo " SUB_PORT_MAP_TABLE";
tr 50 M=SUB_PORT_MAP_TABLE;
tr 51 M=SUB_PORT_MAP_TABLE;
tr 52 M=SUB_PORT_MAP_TABLE;
tr 71 M=SUB_PORT_MAP_TABLE TSE=F SLTH=T;
tr 71 M=SUB_PORT_MAP_TABLE TSE=T SLTH=T;
tr 71 M=SUB_PORT_MAP_TABLE TSE=T SLTH=F;

echo " SUB_PORT_POLICY_TABLE";
tr 50 M=SUB_PORT_POLICY_TABLE;
tr 51 M=SUB_PORT_POLICY_TABLE;
tr 52 M=SUB_PORT_POLICY_TABLE;
tr 71 M=SUB_PORT_POLICY_TABLE TSE=F SLTH=T;
tr 71 M=SUB_PORT_POLICY_TABLE TSE=T SLTH=T;
tr 71 M=SUB_PORT_POLICY_TABLE TSE=T SLTH=F;

# Re-initialize to clean up of various read/wrires to MMU memories
set rct=true
rcload rc.soc
counter off
l2mode off
linkscan off

#Traffic Test

echo "Testing CPU DMA loopback ..."
tr 17 c=5
$done

echo "Running MAC loopback TR 18 on all ports ..."
tr 18 pbm=e speed=MAX
$done

echo "Running PHY loopback TR 19 on all ports ..."
tr 19 pbm=e speed=MAX
$done

#echo "Testing External Loopback - 10 GB/s forward op2-0"
#tr 20 tpbm=0x3C3C3C3C000 di=4 speed=10G count=10

#echo "Testing External Loopback - 10 GB/s reverse op2-0"
#tr 20 tpbm=0x3C3C3C3C0000 di=-4 speed=10G count=10

#echo "Testing CPU DMA, Scatter/Gather Reload ..."
#tr 22
#tl
#$done

#echo "Testing CPU DMA, Scatter/Gather Simple ..."
#rc
#port all an=off
# setting rct=0 is to prevent phy loopback fail during an=true, since the test itself will do rc and setting an=true
#set rct=false
#tr 23
#set rct=true
#tl
#$done

#echo "Testing CPU DMA, Scatter/Gather Random ..."
#rc
#port all an=off
# setting rct=0 is to prevent phy loopback fail during an=true, since the test itself will do rc and setting an=true
#set rct=false
#tr 24
#set rct=true
#$done

echo "Running counter width verification test ..."
tr 30
$done

echo "Running counter read/write test ..."
tr 31
$done

#L2/L3 hashing tests
echo "Running L2 insert/delete/lookup test ..."
tr 32
$done

echo "Running L2 overflow insert test ..."
tr 33
$done

echo "Running L2 hash test ..."
tr 34
$done

echo "Running L2 delete by port test ..."
tr 35
$done

echo "Running L2 delete by vlan test ..."
tr 36
$done

#Internal snake Loopback
echo "Running internal snake on all ports, MAC loopback ..."
tr 39 loopbackmode=mac snakepath=two pbm=e an=off
$done
echo "Running internal snake on all ports, PHY loopback ..."
tr 39 loopbackmode=phy snakepath=two pbm=e an=off
$done

echo "Running BCM Packet Send Test..."
tr 40

date
echo "Running BCM Packet Receive Test..."
tr 41

echo "Running MAC loopback TR 48 "
tr 48 smi=103 dmi=42 vlan=5 pi=0x11335577 sendm=single
$done

echo "Running PHY loopback V2 on all ports ..."
tr 49 smi=52 dmi=83 vlan=23 pi=0x01204007 pbm=e an=off

$done

echo "Running MDIO Linkscan test"
tr 60 readcount=10000
$done

echo "Running Traffic Test in MAC mode ..."
tr 72 RM=MAC pbm=e tis=10 an=off
$done

echo "Running Traffic Test in PHY mode ..."
tr 72 RM=PHY pbm=e tis=10 an=off
$done

#SNMP
echo "SNMP MIB Object Test"
tr 73
$done

echo "Running IPV4 overflow insert test ...";
tr 87 IPMCEnable=False;
tr 87 IPMCEnable=True;
echo "Running IPV4 hash test ...";
tr 88 IPMCEnable=False;
tr 88 IPMCEnable=True;
echo "Running IPV6 overflow insert test ...";
tr 85 IPMCEnable=False;
tr 85 IPMCEnable=True;
echo "Running IPV6 hash test ...";
tr 86 IPMCEnable=False;
tr 86 IPMCEnable=True;

echo "TX Reload Test"
tr 90 port=xe0 an=off
if $?BCM56070_A0 \
    'tr 90 port=ge0 an=off;'

echo "RX Reload Test"
rc
port all an=off
# setting rct=0 is to prevent phy loopback fail during an=true, since the test itself will do rc and setting an=true
set rct=false
tr 91 port=xe1 TxPktCount=10 an=off
set rct=true

if $?BCM56070_A0 \
    'rc; \
    port all an=off; \
    set rct=false; \
    tr 91 port=ge1 TxPktCount=10 an=off; \
    set rct=true;'

echo "Running VLAN translate overflow insert test ..."
tr 100

echo "Running Egress VLAN translate overflow insert test ..."
tr 102
$done

echo "Running Egress VLAN translate hash tests ..."
tr 103 hash=0
tr 103 hash=1
tr 103 hash=2
tr 103 hash=3
tr 103 hash=4
tr 103 hash=5
$done

echo "Running VLAN translate hash tests ..."
tr 101 hash=0
tr 101 hash=1
tr 101 hash=2
tr 101 hash=3
tr 101 hash=4
tr 101 hash=5
$done

echo "Running Software Error Recovery ..."
linkscan off
tr 144 testType=spread;
$done

# Show status
date
tl
local returnCode $?

echo Tests Complete.  Reinitializing ...
config refresh
rcload rc.soc
counter off
l2mode off

# We want to show the return code from the tl command which
# lists the results. The automated test infrastructure keys off of this
# value
echo "testsuite: finished: sanity: $returnCode"

