#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12c043310 .scope module, "tb" "tb" 2 4;
 .timescale -9 -12;
v0x12c07ec30_0 .array/port v0x12c07ec30, 0;
L_0x12c083300 .functor BUFZ 32, v0x12c07ec30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_1 .array/port v0x12c07ec30, 1;
L_0x12c083370 .functor BUFZ 32, v0x12c07ec30_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_2 .array/port v0x12c07ec30, 2;
L_0x12c0833e0 .functor BUFZ 32, v0x12c07ec30_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_3 .array/port v0x12c07ec30, 3;
L_0x12c083490 .functor BUFZ 32, v0x12c07ec30_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_4 .array/port v0x12c07ec30, 4;
L_0x12c083540 .functor BUFZ 32, v0x12c07ec30_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_5 .array/port v0x12c07ec30, 5;
L_0x12c083620 .functor BUFZ 32, v0x12c07ec30_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_6 .array/port v0x12c07ec30, 6;
L_0x12c0836b0 .functor BUFZ 32, v0x12c07ec30_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_7 .array/port v0x12c07ec30, 7;
L_0x12c0837a0 .functor BUFZ 32, v0x12c07ec30_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_8 .array/port v0x12c07ec30, 8;
L_0x12c083830 .functor BUFZ 32, v0x12c07ec30_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_9 .array/port v0x12c07ec30, 9;
L_0x12c083930 .functor BUFZ 32, v0x12c07ec30_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_10 .array/port v0x12c07ec30, 10;
L_0x12c0839c0 .functor BUFZ 32, v0x12c07ec30_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_11 .array/port v0x12c07ec30, 11;
L_0x12c083ab0 .functor BUFZ 32, v0x12c07ec30_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_12 .array/port v0x12c07ec30, 12;
L_0x12c083b40 .functor BUFZ 32, v0x12c07ec30_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_13 .array/port v0x12c07ec30, 13;
L_0x12c083c40 .functor BUFZ 32, v0x12c07ec30_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_14 .array/port v0x12c07ec30, 14;
L_0x12c083cd0 .functor BUFZ 32, v0x12c07ec30_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_15 .array/port v0x12c07ec30, 15;
L_0x12c083bd0 .functor BUFZ 32, v0x12c07ec30_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_16 .array/port v0x12c07ec30, 16;
L_0x12c083e00 .functor BUFZ 32, v0x12c07ec30_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_17 .array/port v0x12c07ec30, 17;
L_0x12c083f40 .functor BUFZ 32, v0x12c07ec30_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_18 .array/port v0x12c07ec30, 18;
L_0x12c083fd0 .functor BUFZ 32, v0x12c07ec30_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_19 .array/port v0x12c07ec30, 19;
L_0x12c0840e0 .functor BUFZ 32, v0x12c07ec30_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_20 .array/port v0x12c07ec30, 20;
L_0x12c083eb0 .functor BUFZ 32, v0x12c07ec30_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_21 .array/port v0x12c07ec30, 21;
L_0x12c084220 .functor BUFZ 32, v0x12c07ec30_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_22 .array/port v0x12c07ec30, 22;
L_0x12c084060 .functor BUFZ 32, v0x12c07ec30_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_23 .array/port v0x12c07ec30, 23;
L_0x12c0843b0 .functor BUFZ 32, v0x12c07ec30_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_24 .array/port v0x12c07ec30, 24;
L_0x12c084190 .functor BUFZ 32, v0x12c07ec30_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_25 .array/port v0x12c07ec30, 25;
L_0x12c084530 .functor BUFZ 32, v0x12c07ec30_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_26 .array/port v0x12c07ec30, 26;
L_0x12c084310 .functor BUFZ 32, v0x12c07ec30_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_27 .array/port v0x12c07ec30, 27;
L_0x12c0846c0 .functor BUFZ 32, v0x12c07ec30_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_28 .array/port v0x12c07ec30, 28;
L_0x12c084480 .functor BUFZ 32, v0x12c07ec30_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_29 .array/port v0x12c07ec30, 29;
L_0x12c084840 .functor BUFZ 32, v0x12c07ec30_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_30 .array/port v0x12c07ec30, 30;
L_0x12c084600 .functor BUFZ 32, v0x12c07ec30_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07ec30_31 .array/port v0x12c07ec30, 31;
L_0x12c0849d0 .functor BUFZ 32, v0x12c07ec30_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c081940_0 .net "X0", 31 0, L_0x12c083300;  1 drivers
v0x12c0819f0_0 .net "a0", 31 0, L_0x12c0839c0;  1 drivers
v0x12c081aa0_0 .net "a1", 31 0, L_0x12c083ab0;  1 drivers
v0x12c081b60_0 .net "a2", 31 0, L_0x12c083b40;  1 drivers
v0x12c081c10_0 .net "a3", 31 0, L_0x12c083c40;  1 drivers
v0x12c081d00_0 .net "a4", 31 0, L_0x12c083cd0;  1 drivers
v0x12c081db0_0 .net "a5", 31 0, L_0x12c083bd0;  1 drivers
v0x12c081e60_0 .net "a6", 31 0, L_0x12c083e00;  1 drivers
v0x12c081f10_0 .net "a7", 31 0, L_0x12c083f40;  1 drivers
v0x12c082020_0 .var "clk", 0 0;
v0x12c0820b0_0 .net "gp", 31 0, L_0x12c083490;  1 drivers
v0x12c082160_0 .net "ra", 31 0, L_0x12c083370;  1 drivers
v0x12c082210_0 .var "reset", 0 0;
v0x12c0822a0_0 .net "s0", 31 0, L_0x12c083830;  1 drivers
v0x12c082350_0 .net "s1", 31 0, L_0x12c083930;  1 drivers
v0x12c082400_0 .net "s10", 31 0, L_0x12c084310;  1 drivers
v0x12c0824b0_0 .net "s11", 31 0, L_0x12c0846c0;  1 drivers
v0x12c082640_0 .net "s2", 31 0, L_0x12c083fd0;  1 drivers
v0x12c0826d0_0 .net "s3", 31 0, L_0x12c0840e0;  1 drivers
v0x12c082780_0 .net "s4", 31 0, L_0x12c083eb0;  1 drivers
v0x12c082830_0 .net "s5", 31 0, L_0x12c084220;  1 drivers
v0x12c0828e0_0 .net "s6", 31 0, L_0x12c084060;  1 drivers
v0x12c082990_0 .net "s7", 31 0, L_0x12c0843b0;  1 drivers
v0x12c082a40_0 .net "s8", 31 0, L_0x12c084190;  1 drivers
v0x12c082af0_0 .net "s9", 31 0, L_0x12c084530;  1 drivers
v0x12c082ba0_0 .net "sp", 31 0, L_0x12c0833e0;  1 drivers
v0x12c082c50_0 .net "t0", 31 0, L_0x12c083620;  1 drivers
v0x12c082d00_0 .net "t1", 31 0, L_0x12c0836b0;  1 drivers
v0x12c082db0_0 .net "t2", 31 0, L_0x12c0837a0;  1 drivers
v0x12c082e60_0 .net "t3", 31 0, L_0x12c084480;  1 drivers
v0x12c082f10_0 .net "t4", 31 0, L_0x12c084840;  1 drivers
v0x12c082fc0_0 .net "t5", 31 0, L_0x12c084600;  1 drivers
v0x12c083070_0 .net "t6", 31 0, L_0x12c0849d0;  1 drivers
v0x12c082560_0 .net "tp", 31 0, L_0x12c083540;  1 drivers
S_0x12c045160 .scope module, "riscv_DUT" "PipelineRISCV" 2 52, 3 18 0, S_0x12c043310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_0x12c0422e0 .param/l "WIDHT" 0 3 22, +C4<00000000000000000000000000100000>;
L_0x12c086e40 .functor NOT 1, v0x12c082020_0, C4<0>, C4<0>, C4<0>;
L_0x12c087660 .functor BUFZ 32, L_0x12c087b90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c087540 .functor BUFZ 32, L_0x12c0879f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c087c30 .functor AND 1, L_0x12c0876e0, L_0x12c088390, C4<1>, C4<1>;
L_0x12c087dc0 .functor OR 1, L_0x12c087c30, L_0x12c0875c0, C4<0>, C4<0>;
v0x12c07f140_0 .net "ALUCtlD", 3 0, v0x12c075c50_0;  1 drivers
v0x12c07f1d0_0 .net "ALUCtlE", 3 0, L_0x12c087810;  1 drivers
v0x12c07f260_0 .net "ALUResultE", 31 0, L_0x12c087390;  1 drivers
v0x12c07f2f0_0 .net "ALUResultM", 31 0, L_0x12c088a40;  1 drivers
v0x12c07f3a0_0 .net "ALUResultW", 31 0, L_0x12c089b40;  1 drivers
v0x12c07f470_0 .net "ALUSrcD", 0 0, v0x12c0769f0_0;  1 drivers
v0x12c07f540_0 .net "ALUSrcE", 0 0, L_0x12c0878b0;  1 drivers
v0x12c07f5d0_0 .net "AndOut", 0 0, L_0x12c087c30;  1 drivers
v0x12c07f660_0 .net "BranchD", 0 0, v0x12c076a80_0;  1 drivers
v0x12c07f770_0 .net "BranchE", 0 0, L_0x12c0876e0;  1 drivers
v0x12c07f800_0 .net "ImmExtD", 31 0, v0x12c07a2f0_0;  1 drivers
v0x12c07f890_0 .net "ImmExtE", 31 0, L_0x12c087e40;  1 drivers
v0x12c07f960_0 .net "ImmSrcD", 1 0, v0x12c076b10_0;  1 drivers
v0x12c07f9f0_0 .net "InstrD", 31 0, L_0x12c085970;  1 drivers
v0x12c07fa90_0 .net "InstrF", 31 0, L_0x12c085630;  1 drivers
v0x12c07fb30_0 .net "JumpD", 0 0, v0x12c076ba0_0;  1 drivers
v0x12c07fc00_0 .net "JumpE", 0 0, L_0x12c0875c0;  1 drivers
v0x12c07fd90_0 .net "MemWriteD", 0 0, v0x12c076c40_0;  1 drivers
v0x12c07fe60_0 .net "MemWriteE", 0 0, L_0x12c0874a0;  1 drivers
v0x12c07fef0_0 .net "MemWriteM", 0 0, L_0x12c0888b0;  1 drivers
v0x12c07ff80_0 .net "PCD", 31 0, L_0x12c085a10;  1 drivers
v0x12c080010_0 .net "PCE", 31 0, L_0x12c087950;  1 drivers
v0x12c0800a0_0 .net "PCF", 31 0, v0x12c07d490_0;  1 drivers
v0x12c080130_0 .net "PCFF", 31 0, L_0x12c084770;  1 drivers
v0x12c0801c0_0 .net "PCPlus4D", 31 0, L_0x12c085ab0;  1 drivers
v0x12c080270_0 .net "PCPlus4E", 31 0, L_0x12c087ee0;  1 drivers
v0x12c080320_0 .net "PCPlus4F", 31 0, L_0x12c085750;  1 drivers
v0x12c080400_0 .net "PCPlus4M", 31 0, L_0x12c088950;  1 drivers
v0x12c080490_0 .net "PCPlus4W", 31 0, L_0x12c089ca0;  1 drivers
v0x12c080530_0 .net "PCSrcE", 0 0, L_0x12c087dc0;  1 drivers
v0x12c0805e0_0 .net "PCTargetE", 31 0, L_0x12c088270;  1 drivers
v0x12c0806b0_0 .net "RD1D", 31 0, L_0x12c086510;  1 drivers
v0x12c080740_0 .net "RD1E", 31 0, L_0x12c0879f0;  1 drivers
v0x12c07fca0_0 .net "RD2D", 31 0, L_0x12c086b10;  1 drivers
v0x12c0809d0_0 .net "RD2E", 31 0, L_0x12c087b90;  1 drivers
v0x12c080a60_0 .net "RdD", 4 0, L_0x12c085b50;  1 drivers
v0x12c080af0_0 .net "RdE", 4 0, L_0x12c087ce0;  1 drivers
v0x12c080ba0_0 .net "RdM", 4 0, L_0x12c088c80;  1 drivers
v0x12c080c50_0 .net "RdW", 4 0, L_0x12c089d80;  1 drivers
v0x12c080d10_0 .net "ReadDataM", 31 0, L_0x12c0896a0;  1 drivers
v0x12c080dc0_0 .net "ReadDataW", 31 0, L_0x12c089f30;  1 drivers
v0x12c080e70_0 .net "RegWriteD", 0 0, v0x12c076ce0_0;  1 drivers
v0x12c080f40_0 .net "RegWriteE", 0 0, L_0x12c0872f0;  1 drivers
v0x12c080fd0_0 .net "RegWriteM", 0 0, L_0x12c088690;  1 drivers
v0x12c081070_0 .net "RegWriteW", 0 0, L_0x12c089a60;  1 drivers
v0x12c081100_0 .net "ResultSrcD", 1 0, v0x12c076d80_0;  1 drivers
v0x12c0811d0_0 .net "ResultSrcE", 1 0, L_0x12c087400;  1 drivers
v0x12c081280_0 .net "ResultSrcM", 1 0, L_0x12c088810;  1 drivers
v0x12c081330_0 .net "ResultSrcW", 1 0, L_0x12c088d20;  1 drivers
v0x12c0813d0_0 .net "ResultW", 31 0, L_0x12c089e20;  1 drivers
v0x12c0814a0_0 .net "SrcAE", 31 0, L_0x12c087540;  1 drivers
v0x12c081540_0 .net "SrcBE", 31 0, L_0x12c0880d0;  1 drivers
v0x12c081610_0 .net "WriteDataE", 31 0, L_0x12c087660;  1 drivers
v0x12c0816c0_0 .net "WriteDataM", 31 0, L_0x12c088ae0;  1 drivers
v0x12c081760_0 .net "ZeroE", 0 0, L_0x12c088390;  1 drivers
v0x12c081810_0 .net "clk", 0 0, v0x12c082020_0;  1 drivers
v0x12c0818a0_0 .net "reset", 0 0, v0x12c082210_0;  1 drivers
L_0x12c0858d0 .concat [ 32 32 32 0], L_0x12c085750, v0x12c07d490_0, L_0x12c085630;
L_0x12c085970 .part v0x12c079be0_0, 64, 32;
L_0x12c085a10 .part v0x12c079be0_0, 32, 32;
L_0x12c085ab0 .part v0x12c079be0_0, 0, 32;
L_0x12c085b50 .part L_0x12c085970, 7, 5;
L_0x12c085d70 .part L_0x12c085970, 0, 7;
L_0x12c085e10 .part L_0x12c085970, 12, 3;
L_0x12c085f70 .part L_0x12c085970, 30, 1;
L_0x12c086cb0 .part L_0x12c085970, 15, 5;
L_0x12c086da0 .part L_0x12c085970, 20, 5;
L_0x12c086fb0 .part L_0x12c085970, 7, 25;
LS_0x12c087150_0_0 .concat [ 32 32 5 32], L_0x12c085ab0, v0x12c07a2f0_0, L_0x12c085b50, L_0x12c085a10;
LS_0x12c087150_0_4 .concat [ 32 32 1 4], L_0x12c086b10, L_0x12c086510, v0x12c0769f0_0, v0x12c075c50_0;
LS_0x12c087150_0_8 .concat [ 1 1 1 2], v0x12c076a80_0, v0x12c076ba0_0, v0x12c076c40_0, v0x12c076d80_0;
LS_0x12c087150_0_12 .concat [ 1 0 0 0], v0x12c076ce0_0;
L_0x12c087150 .concat [ 101 69 5 1], LS_0x12c087150_0_0, LS_0x12c087150_0_4, LS_0x12c087150_0_8, LS_0x12c087150_0_12;
L_0x12c0872f0 .part v0x12c079020_0, 175, 1;
L_0x12c087400 .part v0x12c079020_0, 173, 2;
L_0x12c0874a0 .part v0x12c079020_0, 172, 1;
L_0x12c0875c0 .part v0x12c079020_0, 171, 1;
L_0x12c0876e0 .part v0x12c079020_0, 170, 1;
L_0x12c087810 .part v0x12c079020_0, 166, 4;
L_0x12c0878b0 .part v0x12c079020_0, 165, 1;
L_0x12c0879f0 .part v0x12c079020_0, 133, 32;
L_0x12c087b90 .part v0x12c079020_0, 101, 32;
L_0x12c087950 .part v0x12c079020_0, 69, 32;
L_0x12c087ce0 .part v0x12c079020_0, 64, 5;
L_0x12c087e40 .part v0x12c079020_0, 32, 32;
L_0x12c087ee0 .part v0x12c079020_0, 0, 32;
LS_0x12c088430_0_0 .concat [ 32 5 32 32], L_0x12c087ee0, L_0x12c087ce0, L_0x12c087660, L_0x12c087390;
LS_0x12c088430_0_4 .concat [ 1 2 1 0], L_0x12c0874a0, L_0x12c087400, L_0x12c0872f0;
L_0x12c088430 .concat [ 101 4 0 0], LS_0x12c088430_0_0, LS_0x12c088430_0_4;
L_0x12c088690 .part v0x12c079620_0, 104, 1;
L_0x12c088810 .part v0x12c079620_0, 102, 2;
L_0x12c0888b0 .part v0x12c079620_0, 101, 1;
L_0x12c088a40 .part v0x12c079620_0, 69, 32;
L_0x12c088ae0 .part v0x12c079620_0, 37, 32;
L_0x12c088c80 .part v0x12c079620_0, 32, 5;
L_0x12c088950 .part v0x12c079620_0, 0, 32;
LS_0x12c089800_0_0 .concat [ 5 32 32 32], L_0x12c088c80, L_0x12c0896a0, L_0x12c088a40, L_0x12c088950;
LS_0x12c089800_0_4 .concat [ 2 1 0 0], L_0x12c088810, L_0x12c088690;
L_0x12c089800 .concat [ 101 3 0 0], LS_0x12c089800_0_0, LS_0x12c089800_0_4;
L_0x12c089a60 .part v0x12c07b8e0_0, 103, 1;
L_0x12c088d20 .part v0x12c07b8e0_0, 101, 2;
L_0x12c089ca0 .part v0x12c07b8e0_0, 69, 32;
L_0x12c089b40 .part v0x12c07b8e0_0, 37, 32;
L_0x12c089f30 .part v0x12c07b8e0_0, 5, 32;
L_0x12c089d80 .part v0x12c07b8e0_0, 0, 5;
S_0x12c044b50 .scope module, "ALU" "ALU" 3 162, 4 1 0, S_0x12c045160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 4 "ALUCtl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
P_0x10b809800 .param/l "ADD" 1 4 12, +C4<00000000000000000000000000000000>;
P_0x10b809840 .param/l "AND" 1 4 21, +C4<00000000000000000000000000001001>;
P_0x10b809880 .param/l "BGE" 1 4 26, +C4<00000000000000000000000000001100>;
P_0x10b8098c0 .param/l "BGEU" 1 4 28, +C4<00000000000000000000000000001110>;
P_0x10b809900 .param/l "BLT" 1 4 25, +C4<00000000000000000000000000001011>;
P_0x10b809940 .param/l "BLTU" 1 4 27, +C4<00000000000000000000000000001101>;
P_0x10b809980 .param/l "BNE" 1 4 24, +C4<00000000000000000000000000001010>;
P_0x10b8099c0 .param/l "OR" 1 4 20, +C4<00000000000000000000000000001000>;
P_0x10b809a00 .param/l "SLL" 1 4 14, +C4<00000000000000000000000000000010>;
P_0x10b809a40 .param/l "SLT" 1 4 15, +C4<00000000000000000000000000000011>;
P_0x10b809a80 .param/l "SLTU" 1 4 16, +C4<00000000000000000000000000000100>;
P_0x10b809ac0 .param/l "SRA" 1 4 19, +C4<00000000000000000000000000000111>;
P_0x10b809b00 .param/l "SRL" 1 4 18, +C4<00000000000000000000000000000110>;
P_0x10b809b40 .param/l "SUB" 1 4 13, +C4<00000000000000000000000000000001>;
P_0x10b809b80 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
P_0x10b809bc0 .param/l "XOR" 1 4 17, +C4<00000000000000000000000000000101>;
L_0x12c087390 .functor BUFZ 32, v0x12c074070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c04f290_0 .net "ALUCtl", 3 0, L_0x12c087810;  alias, 1 drivers
v0x12c073d70_0 .net "ALUResult", 31 0, L_0x12c087390;  alias, 1 drivers
v0x12c073e20_0 .net "SrcA", 31 0, L_0x12c087540;  alias, 1 drivers
v0x12c073ee0_0 .net "SrcB", 31 0, L_0x12c0880d0;  alias, 1 drivers
v0x12c073f90_0 .net "Zero", 0 0, L_0x12c088390;  alias, 1 drivers
v0x12c074070_0 .var "temp", 31 0;
E_0x12c0204e0 .event anyedge, v0x12c04f290_0, v0x12c073e20_0, v0x12c073ee0_0;
L_0x12c088390 .reduce/nor v0x12c074070_0;
S_0x12c0741a0 .scope module, "Adder_PCPlus4" "Adder" 3 52, 5 1 0, S_0x12c045160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /OUTPUT 32 "Result";
P_0x12c074360 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x12c0744d0_0 .net "Result", 31 0, L_0x12c085750;  alias, 1 drivers
v0x12c074560_0 .net "SrcA", 31 0, v0x12c07d490_0;  alias, 1 drivers
L_0x130050178 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12c074600_0 .net "SrcB", 31 0, L_0x130050178;  1 drivers
L_0x12c085750 .arith/sum 32, v0x12c07d490_0, L_0x130050178;
S_0x12c0746a0 .scope module, "Adder_PCPlus4E" "Adder" 3 152, 5 1 0, S_0x12c045160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /OUTPUT 32 "Result";
P_0x12c074860 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x12c0749f0_0 .net "Result", 31 0, L_0x12c088270;  alias, 1 drivers
v0x12c074aa0_0 .net "SrcA", 31 0, L_0x12c087950;  alias, 1 drivers
v0x12c074b40_0 .net "SrcB", 31 0, L_0x12c087e40;  alias, 1 drivers
L_0x12c088270 .arith/sum 32, L_0x12c087950, L_0x12c087e40;
S_0x12c074be0 .scope module, "ControlUnit" "ControlUnit" 3 85, 6 1 0, S_0x12c045160;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 1 "func7_5";
    .port_info 3 /OUTPUT 4 "ALUCtl";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 2 "ImmSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "RegWrite";
v0x12c077020_0 .net "ALUCtl", 3 0, v0x12c075c50_0;  alias, 1 drivers
v0x12c0770b0_0 .net "ALUOp", 1 0, v0x12c076930_0;  1 drivers
v0x12c077140_0 .net "ALUSrc", 0 0, v0x12c0769f0_0;  alias, 1 drivers
v0x12c0771f0_0 .net "Branch", 0 0, v0x12c076a80_0;  alias, 1 drivers
v0x12c0772a0_0 .net "ImmSrc", 1 0, v0x12c076b10_0;  alias, 1 drivers
v0x12c077370_0 .net "Jump", 0 0, v0x12c076ba0_0;  alias, 1 drivers
v0x12c077420_0 .net "MemWrite", 0 0, v0x12c076c40_0;  alias, 1 drivers
v0x12c0774d0_0 .net "RegWrite", 0 0, v0x12c076ce0_0;  alias, 1 drivers
v0x12c077580_0 .net "ResultSrc", 1 0, v0x12c076d80_0;  alias, 1 drivers
v0x12c0776b0_0 .net "func3", 2 0, L_0x12c085e10;  1 drivers
v0x12c077740_0 .net "func7_5", 0 0, L_0x12c085f70;  1 drivers
v0x12c0777d0_0 .net "opcode", 6 0, L_0x12c085d70;  1 drivers
L_0x12c085c90 .part L_0x12c085d70, 5, 1;
S_0x12c074f10 .scope module, "ALUDecoder" "ALUDecoder" 6 28, 7 1 0, S_0x12c074be0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 1 "func7_5";
    .port_info 3 /INPUT 1 "opcode_5";
    .port_info 4 /OUTPUT 4 "ALUCtl";
P_0x10b809c00 .param/l "ADD" 0 7 17, +C4<00000000000000000000000000000000>;
P_0x10b809c40 .param/l "AND" 0 7 26, +C4<00000000000000000000000000001001>;
P_0x10b809c80 .param/l "BGE" 0 7 32, +C4<00000000000000000000000000001100>;
P_0x10b809cc0 .param/l "BGEU" 0 7 34, +C4<00000000000000000000000000001110>;
P_0x10b809d00 .param/l "BLT" 0 7 31, +C4<00000000000000000000000000001011>;
P_0x10b809d40 .param/l "BLTU" 0 7 33, +C4<00000000000000000000000000001101>;
P_0x10b809d80 .param/l "BNE" 0 7 30, +C4<00000000000000000000000000001010>;
P_0x10b809dc0 .param/l "Branch_Type" 0 7 13, +C4<00000000000000000000000000000001>;
P_0x10b809e00 .param/l "IR_Type" 0 7 14, +C4<00000000000000000000000000000010>;
P_0x10b809e40 .param/l "Load_Store_Type" 0 7 12, +C4<00000000000000000000000000000000>;
P_0x10b809e80 .param/l "OR" 0 7 25, +C4<00000000000000000000000000001000>;
P_0x10b809ec0 .param/l "SLL" 0 7 19, +C4<00000000000000000000000000000010>;
P_0x10b809f00 .param/l "SLT" 0 7 20, +C4<00000000000000000000000000000011>;
P_0x10b809f40 .param/l "SLTU" 0 7 21, +C4<00000000000000000000000000000100>;
P_0x10b809f80 .param/l "SRA" 0 7 24, +C4<00000000000000000000000000000111>;
P_0x10b809fc0 .param/l "SRL" 0 7 23, +C4<00000000000000000000000000000110>;
P_0x10b80a000 .param/l "SUB" 0 7 18, +C4<00000000000000000000000000000001>;
P_0x10b80a040 .param/l "XOR" 0 7 22, +C4<00000000000000000000000000000101>;
v0x12c0758a0_0 .net "ALUCtl", 3 0, v0x12c075c50_0;  alias, 1 drivers
v0x12c075960_0 .net "ALUOp", 1 0, v0x12c076930_0;  alias, 1 drivers
v0x12c075a10_0 .net "func3", 2 0, L_0x12c085e10;  alias, 1 drivers
v0x12c075ad0_0 .net "func7_5", 0 0, L_0x12c085f70;  alias, 1 drivers
v0x12c075b70_0 .net "opcode_5", 0 0, L_0x12c085c90;  1 drivers
v0x12c075c50_0 .var "temp", 3 0;
E_0x12c075830 .event anyedge, v0x12c075960_0, v0x12c075a10_0, v0x12c075b70_0, v0x12c075ad0_0;
S_0x12c075d80 .scope module, "MainDecoder" "MainDecoder" 6 16, 8 1 0, S_0x12c074be0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "Jump";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
P_0x12c075f40 .param/l "B_Type" 0 8 16, +C4<00000000000000000000000000000010>;
P_0x12c075f80 .param/l "BranchInst" 0 8 23, +C4<00000000000000000000000001100011>;
P_0x12c075fc0 .param/l "Branch_Type" 0 8 9, +C4<00000000000000000000000000000001>;
P_0x12c076000 .param/l "IR_Type" 0 8 10, +C4<00000000000000000000000000000010>;
P_0x12c076040 .param/l "I_Type" 0 8 14, +C4<00000000000000000000000000000000>;
P_0x12c076080 .param/l "I_TypeInst" 0 8 24, +C4<00000000000000000000000000010011>;
P_0x12c0760c0 .param/l "J_Type" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x12c076100 .param/l "J_TypeInst" 0 8 26, +C4<00000000000000000000000001101111>;
P_0x12c076140 .param/l "LoadInst" 0 8 21, +C4<00000000000000000000000000000011>;
P_0x12c076180 .param/l "Load_Store_Type" 0 8 8, +C4<00000000000000000000000000000000>;
P_0x12c0761c0 .param/l "R_TypeInst" 0 8 25, +C4<00000000000000000000000000110011>;
P_0x12c076200 .param/l "S_Type" 0 8 15, +C4<00000000000000000000000000000001>;
P_0x12c076240 .param/l "StoreInst" 0 8 22, +C4<00000000000000000000000000100011>;
v0x12c076930_0 .var "ALUOp", 1 0;
v0x12c0769f0_0 .var "ALUSrc", 0 0;
v0x12c076a80_0 .var "Branch", 0 0;
v0x12c076b10_0 .var "ImmSrc", 1 0;
v0x12c076ba0_0 .var "Jump", 0 0;
v0x12c076c40_0 .var "MemWrite", 0 0;
v0x12c076ce0_0 .var "RegWrite", 0 0;
v0x12c076d80_0 .var "ResultSrc", 1 0;
v0x12c076e30_0 .net "opcode", 6 0, L_0x12c085d70;  alias, 1 drivers
E_0x12c0768f0 .event anyedge, v0x12c076e30_0;
S_0x12c077910 .scope module, "DataMemory" "DataMemory" 3 182, 9 2 0, S_0x12c045160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /OUTPUT 32 "RD";
P_0x12c074da0 .param/l "Width" 0 9 3, +C4<00000000000000000000000000100000>;
v0x12c077c40_0 .net "A", 31 0, L_0x12c088a40;  alias, 1 drivers
v0x12c077d00_0 .net "CLK", 0 0, v0x12c082020_0;  alias, 1 drivers
v0x12c077da0_0 .net "RD", 31 0, L_0x12c0896a0;  alias, 1 drivers
v0x12c077e60_0 .net "WD", 31 0, L_0x12c088ae0;  alias, 1 drivers
v0x12c077f10_0 .net "WE", 0 0, L_0x12c0888b0;  alias, 1 drivers
L_0x130050400 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x12c077ff0_0 .net/2u *"_ivl_0", 31 0, L_0x130050400;  1 drivers
v0x12c0780a0_0 .net *"_ivl_10", 31 0, L_0x12c088fd0;  1 drivers
v0x12c078150_0 .net *"_ivl_12", 7 0, L_0x12c089070;  1 drivers
L_0x1300504d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12c078200_0 .net/2u *"_ivl_14", 31 0, L_0x1300504d8;  1 drivers
v0x12c078310_0 .net *"_ivl_16", 31 0, L_0x12c089110;  1 drivers
v0x12c0783c0_0 .net *"_ivl_18", 7 0, L_0x12c0891f0;  1 drivers
v0x12c078470_0 .net *"_ivl_2", 0 0, L_0x12c088b80;  1 drivers
L_0x130050520 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12c078510_0 .net/2u *"_ivl_20", 31 0, L_0x130050520;  1 drivers
v0x12c0785c0_0 .net *"_ivl_22", 31 0, L_0x12c089290;  1 drivers
v0x12c078670_0 .net *"_ivl_24", 7 0, L_0x12c089410;  1 drivers
v0x12c078720_0 .net *"_ivl_26", 31 0, L_0x12c0894b0;  1 drivers
L_0x130050448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c0787d0_0 .net/2u *"_ivl_4", 31 0, L_0x130050448;  1 drivers
v0x12c078960_0 .net *"_ivl_6", 7 0, L_0x12c088e30;  1 drivers
L_0x130050490 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12c0789f0_0 .net/2u *"_ivl_8", 31 0, L_0x130050490;  1 drivers
v0x12c078aa0 .array "mem", 0 255, 7 0;
E_0x12c077c00 .event posedge, v0x12c077d00_0;
L_0x12c088b80 .cmp/gt 32, L_0x12c088a40, L_0x130050400;
L_0x12c088e30 .array/port v0x12c078aa0, L_0x12c088fd0;
L_0x12c088fd0 .arith/sum 32, L_0x12c088a40, L_0x130050490;
L_0x12c089070 .array/port v0x12c078aa0, L_0x12c089110;
L_0x12c089110 .arith/sum 32, L_0x12c088a40, L_0x1300504d8;
L_0x12c0891f0 .array/port v0x12c078aa0, L_0x12c089290;
L_0x12c089290 .arith/sum 32, L_0x12c088a40, L_0x130050520;
L_0x12c089410 .array/port v0x12c078aa0, L_0x12c088a40;
L_0x12c0894b0 .concat [ 8 8 8 8], L_0x12c089410, L_0x12c0891f0, L_0x12c089070, L_0x12c088e30;
L_0x12c0896a0 .functor MUXZ 32, L_0x12c0894b0, L_0x130050448, L_0x12c088b80, C4<>;
S_0x12c078bc0 .scope module, "Decode" "PipelineReg" 3 118, 10 1 0, S_0x12c045160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 176 "d";
    .port_info 3 /OUTPUT 176 "q";
P_0x12c078d30 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000010110000>;
v0x12c078ed0_0 .net "clk", 0 0, v0x12c082020_0;  alias, 1 drivers
v0x12c078f90_0 .net "d", 175 0, L_0x12c087150;  1 drivers
v0x12c079020_0 .var "q", 175 0;
v0x12c0790b0_0 .net "rst", 0 0, v0x12c082210_0;  alias, 1 drivers
E_0x12c078e90 .event posedge, v0x12c0790b0_0, v0x12c077d00_0;
S_0x12c079170 .scope module, "Execute" "PipelineReg" 3 172, 10 1 0, S_0x12c045160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 105 "d";
    .port_info 3 /OUTPUT 105 "q";
P_0x12c079330 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000001101001>;
v0x12c0794b0_0 .net "clk", 0 0, v0x12c082020_0;  alias, 1 drivers
v0x12c079590_0 .net "d", 104 0, L_0x12c088430;  1 drivers
v0x12c079620_0 .var "q", 104 0;
v0x12c0796b0_0 .net "rst", 0 0, v0x12c082210_0;  alias, 1 drivers
S_0x12c079760 .scope module, "Fetch" "PipelineReg" 3 61, 10 1 0, S_0x12c045160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 96 "d";
    .port_info 3 /OUTPUT 96 "q";
P_0x12c079920 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000001100000>;
v0x12c079aa0_0 .net "clk", 0 0, v0x12c082020_0;  alias, 1 drivers
v0x12c079b40_0 .net "d", 95 0, L_0x12c0858d0;  1 drivers
v0x12c079be0_0 .var "q", 95 0;
v0x12c079c70_0 .net "rst", 0 0, v0x12c082210_0;  alias, 1 drivers
S_0x12c079d40 .scope module, "ImmExtnd" "ImmExtnd" 3 109, 11 1 0, S_0x12c045160;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Instr";
    .port_info 1 /INPUT 2 "InstType";
    .port_info 2 /OUTPUT 32 "ImmExt";
P_0x12c079f80 .param/l "B_Type" 0 11 9, +C4<00000000000000000000000000000010>;
P_0x12c079fc0 .param/l "I_Type" 0 11 7, +C4<00000000000000000000000000000000>;
P_0x12c07a000 .param/l "J_Type" 0 11 10, +C4<00000000000000000000000000000011>;
P_0x12c07a040 .param/l "S_Type" 0 11 8, +C4<00000000000000000000000000000001>;
v0x12c07a2f0_0 .var "ImmExt", 31 0;
v0x12c07a3b0_0 .net "InstType", 1 0, v0x12c076b10_0;  alias, 1 drivers
v0x12c07a450_0 .net "Instr", 31 7, L_0x12c086fb0;  1 drivers
E_0x12c07a290 .event anyedge, v0x12c076b10_0, v0x12c07a450_0;
S_0x12c07a500 .scope module, "InstructionMemory" "InstructionMemory" 3 45, 12 1 0, S_0x12c045160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "readAddr";
    .port_info 1 /OUTPUT 32 "inst";
L_0x130050010 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x12c07a700_0 .net/2u *"_ivl_0", 31 0, L_0x130050010;  1 drivers
v0x12c07a7c0_0 .net *"_ivl_10", 31 0, L_0x12c084d90;  1 drivers
v0x12c07a860_0 .net *"_ivl_12", 7 0, L_0x12c084ed0;  1 drivers
L_0x1300500e8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12c07a910_0 .net/2u *"_ivl_14", 31 0, L_0x1300500e8;  1 drivers
v0x12c07a9c0_0 .net *"_ivl_16", 31 0, L_0x12c084f90;  1 drivers
v0x12c07aab0_0 .net *"_ivl_18", 7 0, L_0x12c085100;  1 drivers
v0x12c07ab60_0 .net *"_ivl_2", 0 0, L_0x12c084b90;  1 drivers
L_0x130050130 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12c07ac00_0 .net/2u *"_ivl_20", 31 0, L_0x130050130;  1 drivers
v0x12c07acb0_0 .net *"_ivl_22", 31 0, L_0x12c0851e0;  1 drivers
v0x12c07adc0_0 .net *"_ivl_24", 7 0, L_0x12c085420;  1 drivers
v0x12c07ae70_0 .net *"_ivl_26", 31 0, L_0x12c0854c0;  1 drivers
L_0x130050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c07af20_0 .net/2u *"_ivl_4", 31 0, L_0x130050058;  1 drivers
v0x12c07afd0_0 .net *"_ivl_6", 7 0, L_0x12c084c70;  1 drivers
L_0x1300500a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12c07b080_0 .net/2u *"_ivl_8", 31 0, L_0x1300500a0;  1 drivers
v0x12c07b130_0 .var/i "i", 31 0;
v0x12c07b1e0_0 .net "inst", 31 0, L_0x12c085630;  alias, 1 drivers
v0x12c07b290 .array "insts", 0 255, 7 0;
v0x12c07b420_0 .net "readAddr", 31 0, v0x12c07d490_0;  alias, 1 drivers
L_0x12c084b90 .cmp/gt 32, v0x12c07d490_0, L_0x130050010;
L_0x12c084c70 .array/port v0x12c07b290, L_0x12c084d90;
L_0x12c084d90 .arith/sum 32, v0x12c07d490_0, L_0x1300500a0;
L_0x12c084ed0 .array/port v0x12c07b290, L_0x12c084f90;
L_0x12c084f90 .arith/sum 32, v0x12c07d490_0, L_0x1300500e8;
L_0x12c085100 .array/port v0x12c07b290, L_0x12c0851e0;
L_0x12c0851e0 .arith/sum 32, v0x12c07d490_0, L_0x130050130;
L_0x12c085420 .array/port v0x12c07b290, v0x12c07d490_0;
L_0x12c0854c0 .concat [ 8 8 8 8], L_0x12c085420, L_0x12c085100, L_0x12c084ed0, L_0x12c084c70;
L_0x12c085630 .functor MUXZ 32, L_0x12c0854c0, L_0x130050058, L_0x12c084b90, C4<>;
S_0x12c07b4b0 .scope module, "Memory" "PipelineReg" 3 192, 10 1 0, S_0x12c045160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 104 "d";
    .port_info 3 /OUTPUT 104 "q";
P_0x12c07b620 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000001101000>;
v0x12c07b7c0_0 .net "clk", 0 0, v0x12c082020_0;  alias, 1 drivers
v0x12c07b850_0 .net "d", 103 0, L_0x12c089800;  1 drivers
v0x12c07b8e0_0 .var "q", 103 0;
v0x12c07b970_0 .net "rst", 0 0, v0x12c082210_0;  alias, 1 drivers
S_0x12c07ba60 .scope module, "Mux2x1_ALUSrc" "Mux2x1" 3 143, 13 1 0, S_0x12c045160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 32 "Y";
P_0x12c07bc20 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x12c07bda0_0 .net "A", 31 0, L_0x12c087b90;  alias, 1 drivers
v0x12c07be60_0 .net "B", 31 0, L_0x12c087e40;  alias, 1 drivers
v0x12c07bf00_0 .net "S", 0 0, L_0x12c0878b0;  alias, 1 drivers
v0x12c07bf90_0 .net "Y", 31 0, L_0x12c0880d0;  alias, 1 drivers
L_0x12c0880d0 .functor MUXZ 32, L_0x12c087b90, L_0x12c087e40, L_0x12c0878b0, C4<>;
S_0x12c07c050 .scope module, "Mux2x1_PC" "Mux2x1" 3 31, 13 1 0, S_0x12c045160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 32 "Y";
P_0x12c07c210 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x12c07c390_0 .net "A", 31 0, L_0x12c085750;  alias, 1 drivers
v0x12c07c460_0 .net "B", 31 0, L_0x12c088270;  alias, 1 drivers
v0x12c07c4f0_0 .net "S", 0 0, L_0x12c087dc0;  alias, 1 drivers
v0x12c07c580_0 .net "Y", 31 0, L_0x12c084770;  alias, 1 drivers
L_0x12c084770 .functor MUXZ 32, L_0x12c085750, L_0x12c088270, L_0x12c087dc0, C4<>;
S_0x12c07c640 .scope module, "Mux3x1_ResultSrc" "Mux3x1" 3 201, 14 1 0, S_0x12c045160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 32 "C";
    .port_info 3 /INPUT 2 "S";
    .port_info 4 /OUTPUT 32 "Y";
P_0x12c07c800 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
L_0x12c089e20 .functor BUFZ 32, v0x12c07cd70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c07c9a0_0 .net "A", 31 0, L_0x12c089b40;  alias, 1 drivers
v0x12c07ca60_0 .net "B", 31 0, L_0x12c089f30;  alias, 1 drivers
v0x12c07cb10_0 .net "C", 31 0, L_0x12c089ca0;  alias, 1 drivers
v0x12c07cbd0_0 .net "S", 1 0, L_0x12c088d20;  alias, 1 drivers
v0x12c07cc80_0 .net "Y", 31 0, L_0x12c089e20;  alias, 1 drivers
v0x12c07cd70_0 .var "temp", 31 0;
E_0x12c07c930 .event anyedge, v0x12c07cbd0_0, v0x12c07c9a0_0, v0x12c07ca60_0, v0x12c07cb10_0;
S_0x12c07cea0 .scope module, "ProgramCounter" "ProgramCounter" 3 38, 15 2 0, S_0x12c045160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
P_0x12c07d060 .param/l "WIDTH" 0 15 3, +C4<00000000000000000000000000100000>;
v0x12c07d1c0_0 .net "clk", 0 0, v0x12c082020_0;  alias, 1 drivers
v0x12c07d250_0 .net "pc_in", 31 0, L_0x12c084770;  alias, 1 drivers
v0x12c07d2f0_0 .net "pc_out", 31 0, v0x12c07d490_0;  alias, 1 drivers
v0x12c07d380_0 .net "reset", 0 0, v0x12c082210_0;  alias, 1 drivers
v0x12c07d490_0 .var "temp", 31 0;
S_0x12c07d550 .scope module, "RegisterFile" "RegisterFile" 3 99, 16 1 0, S_0x12c045160;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A1";
    .port_info 1 /INPUT 5 "A2";
    .port_info 2 /INPUT 5 "A3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "WE3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
P_0x12c07d710 .param/l "ADDR_WIDTH" 0 16 2, +C4<00000000000000000000000000000101>;
P_0x12c07d750 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
v0x12c07da40_0 .net "A1", 4 0, L_0x12c086cb0;  1 drivers
v0x12c07db00_0 .net "A2", 4 0, L_0x12c086da0;  1 drivers
v0x12c07dba0_0 .net "A3", 4 0, L_0x12c089d80;  alias, 1 drivers
v0x12c07dc30_0 .net "CLK", 0 0, L_0x12c086e40;  1 drivers
v0x12c07dcc0_0 .net "RD1", 31 0, L_0x12c086510;  alias, 1 drivers
v0x12c07dd90_0 .net "RD2", 31 0, L_0x12c086b10;  alias, 1 drivers
v0x12c07de30_0 .net "WD3", 31 0, L_0x12c089e20;  alias, 1 drivers
v0x12c07ded0_0 .net "WE3", 0 0, L_0x12c089a60;  alias, 1 drivers
v0x12c07df60_0 .net *"_ivl_0", 31 0, L_0x12c086050;  1 drivers
v0x12c07e090_0 .net *"_ivl_10", 31 0, L_0x12c0862f0;  1 drivers
v0x12c07e140_0 .net *"_ivl_12", 6 0, L_0x12c086390;  1 drivers
L_0x130050298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c07e1f0_0 .net *"_ivl_15", 1 0, L_0x130050298;  1 drivers
v0x12c07e2a0_0 .net *"_ivl_18", 31 0, L_0x12c0866e0;  1 drivers
L_0x1300502e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c07e350_0 .net *"_ivl_21", 26 0, L_0x1300502e0;  1 drivers
L_0x130050328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c07e400_0 .net/2u *"_ivl_22", 31 0, L_0x130050328;  1 drivers
v0x12c07e4b0_0 .net *"_ivl_24", 0 0, L_0x12c086780;  1 drivers
L_0x130050370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c07e550_0 .net/2u *"_ivl_26", 31 0, L_0x130050370;  1 drivers
v0x12c07e6e0_0 .net *"_ivl_28", 31 0, L_0x12c0868e0;  1 drivers
L_0x1300501c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c07e770_0 .net *"_ivl_3", 26 0, L_0x1300501c0;  1 drivers
v0x12c07e820_0 .net *"_ivl_30", 6 0, L_0x12c086980;  1 drivers
L_0x1300503b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c07e8d0_0 .net *"_ivl_33", 1 0, L_0x1300503b8;  1 drivers
L_0x130050208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c07e980_0 .net/2u *"_ivl_4", 31 0, L_0x130050208;  1 drivers
v0x12c07ea30_0 .net *"_ivl_6", 0 0, L_0x12c086130;  1 drivers
L_0x130050250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c07ead0_0 .net/2u *"_ivl_8", 31 0, L_0x130050250;  1 drivers
v0x12c07eb80_0 .var/i "i", 31 0;
v0x12c07ec30 .array "regfile", 0 31, 31 0;
v0x12c07efd0_0 .net "reset", 0 0, v0x12c082210_0;  alias, 1 drivers
E_0x12c07d9e0 .event posedge, v0x12c07dc30_0;
L_0x12c086050 .concat [ 5 27 0 0], L_0x12c086cb0, L_0x1300501c0;
L_0x12c086130 .cmp/eq 32, L_0x12c086050, L_0x130050208;
L_0x12c0862f0 .array/port v0x12c07ec30, L_0x12c086390;
L_0x12c086390 .concat [ 5 2 0 0], L_0x12c086cb0, L_0x130050298;
L_0x12c086510 .functor MUXZ 32, L_0x12c0862f0, L_0x130050250, L_0x12c086130, C4<>;
L_0x12c0866e0 .concat [ 5 27 0 0], L_0x12c086da0, L_0x1300502e0;
L_0x12c086780 .cmp/eq 32, L_0x12c0866e0, L_0x130050328;
L_0x12c0868e0 .array/port v0x12c07ec30, L_0x12c086980;
L_0x12c086980 .concat [ 5 2 0 0], L_0x12c086da0, L_0x1300503b8;
L_0x12c086b10 .functor MUXZ 32, L_0x12c0868e0, L_0x130050370, L_0x12c086780, C4<>;
    .scope S_0x12c07cea0;
T_0 ;
    %wait E_0x12c077c00;
    %load/vec4 v0x12c07d380_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x12c07d250_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x12c07d490_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12c07a500;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c07b130_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x12c07b130_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x12c07b130_0;
    %store/vec4a v0x12c07b290, 4, 0;
    %load/vec4 v0x12c07b130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12c07b130_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 12 19 "$readmemb", "instructions.txt", v0x12c07b290 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x12c079760;
T_2 ;
    %wait E_0x12c078e90;
    %load/vec4 v0x12c079c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0x12c079be0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12c079b40_0;
    %assign/vec4 v0x12c079be0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12c075d80;
T_3 ;
    %wait E_0x12c0768f0;
    %load/vec4 v0x12c076e30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0x12c076ce0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x12c0769f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x12c076c40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x12c076ba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x12c076a80_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0x12c076930_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v0x12c076b10_0, 0, 2;
    %store/vec4 v0x12c076d80_0, 0, 2;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12c076d80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12c076b10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12c076930_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c076a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c076ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c076c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c0769f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c076ce0_0, 0, 1;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12c076d80_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12c076b10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12c076930_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c076a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c076ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c076c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c0769f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c076ce0_0, 0, 1;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12c076d80_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12c076b10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12c076930_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c076a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c076ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c076c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c0769f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c076ce0_0, 0, 1;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12c076d80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12c076b10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12c076930_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c076a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c076ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c076c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c0769f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c076ce0_0, 0, 1;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12c076d80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12c076b10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12c076930_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c076a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c076ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c076c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c0769f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c076ce0_0, 0, 1;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12c076d80_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x12c076b10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12c076930_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c076a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c076ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c076c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c0769f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c076ce0_0, 0, 1;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12c074f10;
T_4 ;
    %wait E_0x12c075830;
    %load/vec4 v0x12c075960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12c075c50_0, 0, 4;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12c075c50_0, 0, 4;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x12c075a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12c075c50_0, 0, 4;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12c075c50_0, 0, 4;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x12c075c50_0, 0, 4;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x12c075c50_0, 0, 4;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x12c075c50_0, 0, 4;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x12c075c50_0, 0, 4;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x12c075c50_0, 0, 4;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x12c075a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12c075c50_0, 0, 4;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x12c075b70_0;
    %load/vec4 v0x12c075ad0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.23, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12c075c50_0, 0, 4;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12c075c50_0, 0, 4;
T_4.24 ;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12c075c50_0, 0, 4;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12c075c50_0, 0, 4;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12c075c50_0, 0, 4;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x12c075c50_0, 0, 4;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x12c075ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.25, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12c075c50_0, 0, 4;
    %jmp T_4.26;
T_4.25 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12c075c50_0, 0, 4;
T_4.26 ;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x12c075c50_0, 0, 4;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x12c075c50_0, 0, 4;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12c07d550;
T_5 ;
    %wait E_0x12c07d9e0;
    %load/vec4 v0x12c07efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c07eb80_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x12c07eb80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12c07eb80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c07ec30, 0, 4;
    %load/vec4 v0x12c07eb80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12c07eb80_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12c07ded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x12c07de30_0;
    %load/vec4 v0x12c07dba0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c07ec30, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12c079d40;
T_6 ;
    %wait E_0x12c07a290;
    %load/vec4 v0x12c07a3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c07a2f0_0, 0, 32;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x12c07a450_0;
    %parti/s 3, 5, 4;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x12c07a450_0;
    %parti/s 5, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c07a2f0_0, 0, 32;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x12c07a450_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x12c07a450_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c07a2f0_0, 0, 32;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x12c07a450_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x12c07a450_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c07a450_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c07a2f0_0, 0, 32;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x12c07a450_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x12c07a450_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c07a450_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c07a450_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x12c07a2f0_0, 0, 32;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x12c07a450_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x12c07a450_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c07a450_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c07a450_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x12c07a2f0_0, 0, 32;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12c078bc0;
T_7 ;
    %wait E_0x12c078e90;
    %load/vec4 v0x12c0790b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 176;
    %assign/vec4 v0x12c079020_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x12c078f90_0;
    %assign/vec4 v0x12c079020_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12c044b50;
T_8 ;
    %wait E_0x12c0204e0;
    %load/vec4 v0x12c04f290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c074070_0, 0, 32;
    %jmp T_8.16;
T_8.0 ;
    %load/vec4 v0x12c073e20_0;
    %load/vec4 v0x12c073ee0_0;
    %add;
    %store/vec4 v0x12c074070_0, 0, 32;
    %jmp T_8.16;
T_8.1 ;
    %load/vec4 v0x12c073e20_0;
    %load/vec4 v0x12c073ee0_0;
    %sub;
    %store/vec4 v0x12c074070_0, 0, 32;
    %jmp T_8.16;
T_8.2 ;
    %load/vec4 v0x12c073e20_0;
    %ix/getv 4, v0x12c073ee0_0;
    %shiftl 4;
    %store/vec4 v0x12c074070_0, 0, 32;
    %jmp T_8.16;
T_8.3 ;
    %load/vec4 v0x12c073e20_0;
    %load/vec4 v0x12c073ee0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x12c074070_0, 0, 32;
    %jmp T_8.16;
T_8.4 ;
    %load/vec4 v0x12c073e20_0;
    %load/vec4 v0x12c073ee0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x12c074070_0, 0, 32;
    %jmp T_8.16;
T_8.5 ;
    %load/vec4 v0x12c073e20_0;
    %load/vec4 v0x12c073ee0_0;
    %xor;
    %store/vec4 v0x12c074070_0, 0, 32;
    %jmp T_8.16;
T_8.6 ;
    %load/vec4 v0x12c073e20_0;
    %ix/getv 4, v0x12c073ee0_0;
    %shiftr 4;
    %store/vec4 v0x12c074070_0, 0, 32;
    %jmp T_8.16;
T_8.7 ;
    %load/vec4 v0x12c073e20_0;
    %ix/getv 4, v0x12c073ee0_0;
    %shiftr/s 4;
    %store/vec4 v0x12c074070_0, 0, 32;
    %jmp T_8.16;
T_8.8 ;
    %load/vec4 v0x12c073e20_0;
    %load/vec4 v0x12c073ee0_0;
    %or;
    %store/vec4 v0x12c074070_0, 0, 32;
    %jmp T_8.16;
T_8.9 ;
    %load/vec4 v0x12c073e20_0;
    %load/vec4 v0x12c073ee0_0;
    %and;
    %store/vec4 v0x12c074070_0, 0, 32;
    %jmp T_8.16;
T_8.10 ;
    %load/vec4 v0x12c073e20_0;
    %load/vec4 v0x12c073ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x12c074070_0, 0, 32;
    %jmp T_8.16;
T_8.11 ;
    %load/vec4 v0x12c073e20_0;
    %load/vec4 v0x12c073ee0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_8.17, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.18, 8;
T_8.17 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.18, 8;
 ; End of false expr.
    %blend;
T_8.18;
    %store/vec4 v0x12c074070_0, 0, 32;
    %jmp T_8.16;
T_8.12 ;
    %load/vec4 v0x12c073ee0_0;
    %load/vec4 v0x12c073e20_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.20, 8;
T_8.19 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.20, 8;
 ; End of false expr.
    %blend;
T_8.20;
    %store/vec4 v0x12c074070_0, 0, 32;
    %jmp T_8.16;
T_8.13 ;
    %load/vec4 v0x12c073e20_0;
    %load/vec4 v0x12c073ee0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.21, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.22, 8;
T_8.21 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.22, 8;
 ; End of false expr.
    %blend;
T_8.22;
    %store/vec4 v0x12c074070_0, 0, 32;
    %jmp T_8.16;
T_8.14 ;
    %load/vec4 v0x12c073ee0_0;
    %load/vec4 v0x12c073e20_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.23, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.24, 8;
T_8.23 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.24, 8;
 ; End of false expr.
    %blend;
T_8.24;
    %store/vec4 v0x12c074070_0, 0, 32;
    %jmp T_8.16;
T_8.16 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12c079170;
T_9 ;
    %wait E_0x12c078e90;
    %load/vec4 v0x12c0796b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 105;
    %assign/vec4 v0x12c079620_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x12c079590_0;
    %assign/vec4 v0x12c079620_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12c077910;
T_10 ;
    %wait E_0x12c077c00;
    %load/vec4 v0x12c077f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12c077e60_0;
    %split/vec4 8;
    %ix/getv 3, v0x12c077c40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c078aa0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x12c077c40_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c078aa0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x12c077c40_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c078aa0, 0, 4;
    %load/vec4 v0x12c077c40_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c078aa0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12c07b4b0;
T_11 ;
    %wait E_0x12c078e90;
    %load/vec4 v0x12c07b970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 104;
    %assign/vec4 v0x12c07b8e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x12c07b850_0;
    %assign/vec4 v0x12c07b8e0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12c07c640;
T_12 ;
    %wait E_0x12c07c930;
    %load/vec4 v0x12c07cbd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c07cd70_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x12c07c9a0_0;
    %store/vec4 v0x12c07cd70_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x12c07ca60_0;
    %store/vec4 v0x12c07cd70_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x12c07cb10_0;
    %store/vec4 v0x12c07cd70_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x12c043310;
T_13 ;
    %vpi_call 2 58 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12c043310 {0 0 0};
    %delay 500000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x12c043310;
T_14 ;
    %delay 1000, 0;
    %load/vec4 v0x12c082020_0;
    %inv;
    %store/vec4 v0x12c082020_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12c043310;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c082020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c082210_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c082210_0, 0, 1;
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "tb.v";
    "./PipelineRISCV.v";
    "./ALU.v";
    "./Adder.v";
    "./ControlUnit.v";
    "./ALUDecoder.v";
    "./MainDecoder.v";
    "./DataMemory.v";
    "./PipelineReg.v";
    "./ImmExtnd.v";
    "./InstructionMemory.v";
    "./Mux2x1.v";
    "./Mux3x1.v";
    "./ProgramCounter.v";
    "./RegisterFile.v";
