Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jun 18 08:53:15 2018
| Host         : DESKTOP-7B6O6L4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_zybo2_wrapper_timing_summary_routed.rpt -pb design_zybo2_wrapper_timing_summary_routed.pb -rpx design_zybo2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_zybo2_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.048        0.000                      0                 9240        0.019        0.000                      0                 9240        4.020        0.000                       0                  3300  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.048        0.000                      0                 9240        0.019        0.000                      0                 9240        4.020        0.000                       0                  3300  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_12_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.793ns  (logic 4.557ns (46.535%)  route 5.236ns (53.465%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        1.673     2.981    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X8Y33          FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_12_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518     3.499 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_12_reg[4]/Q
                         net (fo=3, routed)           0.799     4.298    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_12[4]
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.150     4.448 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[15]_i_108/O
                         net (fo=2, routed)           0.666     5.114    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[15]_i_108_n_0
    SLICE_X7Y31          LUT4 (Prop_lut4_I3_O)        0.326     5.440 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[15]_i_112/O
                         net (fo=1, routed)           0.000     5.440    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[15]_i_112_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.990 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.990    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_56_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.104 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.104    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_56_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.343 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_56/O[2]
                         net (fo=2, routed)           1.243     7.586    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_56_n_5
    SLICE_X18Y32         LUT3 (Prop_lut3_I1_O)        0.331     7.917 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[19]_i_34/O
                         net (fo=2, routed)           0.690     8.607    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[19]_i_34_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I3_O)        0.327     8.934 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[19]_i_38/O
                         net (fo=1, routed)           0.000     8.934    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[19]_i_38_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.335 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.335    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_14_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.449    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_14_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.672 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[27]_i_18/O[0]
                         net (fo=3, routed)           0.810    10.482    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[27]_i_18_n_7
    SLICE_X18Y37         LUT3 (Prop_lut3_I2_O)        0.299    10.781 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[23]_i_15/O
                         net (fo=2, routed)           0.327    11.108    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[23]_i_15_n_0
    SLICE_X21Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.232 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[23]_i_4/O
                         net (fo=2, routed)           0.700    11.933    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[23]_i_4_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.440 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.440    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_1_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.774 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.000    12.774    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out0[25]
    SLICE_X21Y32         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        1.491    12.683    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X21Y32         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[25]/C
                         clock pessimism              0.230    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X21Y32         FDRE (Setup_fdre_C_D)        0.062    12.822    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[25]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_15_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 4.468ns (45.567%)  route 5.337ns (54.433%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        1.658     2.966    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X14Y26         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_15_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.456     3.422 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_15_reg[7]/Q
                         net (fo=3, routed)           0.870     4.292    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_15[7]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.149     4.441 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[19]_i_61/O
                         net (fo=2, routed)           0.959     5.400    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[19]_i_61_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.332     5.732 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[19]_i_65/O
                         net (fo=1, routed)           0.000     5.732    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[19]_i_65_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.264 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_50/CO[3]
                         net (fo=1, routed)           0.000     6.264    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_50_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.378 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_50/CO[3]
                         net (fo=1, routed)           0.000     6.378    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_50_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.601 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[27]_i_101/O[0]
                         net (fo=2, routed)           0.960     7.562    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[27]_i_101_n_7
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.325     7.887 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[23]_i_20/O
                         net (fo=2, routed)           0.490     8.376    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[23]_i_20_n_0
    SLICE_X12Y28         LUT4 (Prop_lut4_I3_O)        0.328     8.704 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[23]_i_24/O
                         net (fo=1, routed)           0.000     8.704    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[23]_i_24_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.237 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.237    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_12_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.552 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[27]_i_16/O[3]
                         net (fo=3, routed)           1.198    10.751    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[27]_i_16_n_4
    SLICE_X21Y34         LUT3 (Prop_lut3_I0_O)        0.307    11.058 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[27]_i_20/O
                         net (fo=2, routed)           0.307    11.364    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[27]_i_20_n_0
    SLICE_X21Y33         LUT5 (Prop_lut5_I3_O)        0.124    11.488 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[27]_i_6/O
                         net (fo=2, routed)           0.553    12.041    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[27]_i_6_n_0
    SLICE_X21Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.165 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[27]_i_10/O
                         net (fo=1, routed)           0.000    12.165    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[27]_i_10_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.771 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[27]_i_3/O[3]
                         net (fo=1, routed)           0.000    12.771    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out0[27]
    SLICE_X21Y32         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        1.491    12.683    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X21Y32         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[27]/C
                         clock pessimism              0.230    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X21Y32         FDRE (Setup_fdre_C_D)        0.062    12.822    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[27]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -12.771    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_15_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.746ns  (logic 4.409ns (45.238%)  route 5.337ns (54.762%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        1.658     2.966    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X14Y26         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_15_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.456     3.422 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_15_reg[7]/Q
                         net (fo=3, routed)           0.870     4.292    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_15[7]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.149     4.441 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[19]_i_61/O
                         net (fo=2, routed)           0.959     5.400    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[19]_i_61_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.332     5.732 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[19]_i_65/O
                         net (fo=1, routed)           0.000     5.732    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[19]_i_65_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.264 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_50/CO[3]
                         net (fo=1, routed)           0.000     6.264    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_50_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.378 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_50/CO[3]
                         net (fo=1, routed)           0.000     6.378    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_50_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.601 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[27]_i_101/O[0]
                         net (fo=2, routed)           0.960     7.562    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[27]_i_101_n_7
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.325     7.887 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[23]_i_20/O
                         net (fo=2, routed)           0.490     8.376    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[23]_i_20_n_0
    SLICE_X12Y28         LUT4 (Prop_lut4_I3_O)        0.328     8.704 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[23]_i_24/O
                         net (fo=1, routed)           0.000     8.704    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[23]_i_24_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.237 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.237    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_12_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.552 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[27]_i_16/O[3]
                         net (fo=3, routed)           1.198    10.751    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[27]_i_16_n_4
    SLICE_X21Y34         LUT3 (Prop_lut3_I0_O)        0.307    11.058 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[27]_i_20/O
                         net (fo=2, routed)           0.307    11.364    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[27]_i_20_n_0
    SLICE_X21Y33         LUT5 (Prop_lut5_I3_O)        0.124    11.488 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[27]_i_6/O
                         net (fo=2, routed)           0.553    12.041    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[27]_i_6_n_0
    SLICE_X21Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.165 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[27]_i_10/O
                         net (fo=1, routed)           0.000    12.165    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[27]_i_10_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.712 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[27]_i_3/O[2]
                         net (fo=1, routed)           0.000    12.712    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out0[26]
    SLICE_X21Y32         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        1.491    12.683    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X21Y32         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[26]/C
                         clock pessimism              0.230    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X21Y32         FDRE (Setup_fdre_C_D)        0.062    12.822    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[26]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_12_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.682ns  (logic 4.446ns (45.922%)  route 5.236ns (54.078%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        1.673     2.981    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X8Y33          FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_12_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518     3.499 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_12_reg[4]/Q
                         net (fo=3, routed)           0.799     4.298    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_12[4]
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.150     4.448 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[15]_i_108/O
                         net (fo=2, routed)           0.666     5.114    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[15]_i_108_n_0
    SLICE_X7Y31          LUT4 (Prop_lut4_I3_O)        0.326     5.440 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[15]_i_112/O
                         net (fo=1, routed)           0.000     5.440    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[15]_i_112_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.990 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.990    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_56_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.104 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.104    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_56_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.343 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_56/O[2]
                         net (fo=2, routed)           1.243     7.586    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_56_n_5
    SLICE_X18Y32         LUT3 (Prop_lut3_I1_O)        0.331     7.917 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[19]_i_34/O
                         net (fo=2, routed)           0.690     8.607    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[19]_i_34_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I3_O)        0.327     8.934 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[19]_i_38/O
                         net (fo=1, routed)           0.000     8.934    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[19]_i_38_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.335 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.335    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_14_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.449    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_14_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.672 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[27]_i_18/O[0]
                         net (fo=3, routed)           0.810    10.482    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[27]_i_18_n_7
    SLICE_X18Y37         LUT3 (Prop_lut3_I2_O)        0.299    10.781 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[23]_i_15/O
                         net (fo=2, routed)           0.327    11.108    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[23]_i_15_n_0
    SLICE_X21Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.232 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[23]_i_4/O
                         net (fo=2, routed)           0.700    11.933    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[23]_i_4_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.440 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.440    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_1_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.663 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[27]_i_3/O[0]
                         net (fo=1, routed)           0.000    12.663    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out0[24]
    SLICE_X21Y32         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        1.491    12.683    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X21Y32         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[24]/C
                         clock pessimism              0.230    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X21Y32         FDRE (Setup_fdre_C_D)        0.062    12.822    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[24]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -12.663    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.675ns  (logic 4.550ns (47.030%)  route 5.125ns (52.970%))
  Logic Levels:           15  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        1.664     2.972    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X10Y27         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16_reg[2]/Q
                         net (fo=3, routed)           0.846     4.336    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16[2]
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.153     4.489 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_58/O
                         net (fo=2, routed)           0.690     5.179    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_58_n_0
    SLICE_X13Y24         LUT4 (Prop_lut4_I3_O)        0.327     5.506 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_61/O
                         net (fo=1, routed)           0.000     5.506    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_61_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.907 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.009     5.916    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_50_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.155 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_50/O[2]
                         net (fo=2, routed)           0.984     7.139    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_50_n_5
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.331     7.470 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_18/O
                         net (fo=2, routed)           0.708     8.178    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_18_n_0
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.331     8.509 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_22/O
                         net (fo=1, routed)           0.000     8.509    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_22_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.885 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.885    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_12_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.104 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_12/O[0]
                         net (fo=3, routed)           0.942    10.046    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_12_n_7
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.295    10.341 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_15/O
                         net (fo=2, routed)           0.435    10.776    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_15_n_0
    SLICE_X20Y28         LUT5 (Prop_lut5_I4_O)        0.124    10.900 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_4/O
                         net (fo=2, routed)           0.511    11.411    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.535 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_8/O
                         net (fo=1, routed)           0.000    11.535    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_8_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.085 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.085    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_1_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.199    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.313 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.313    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_1_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.647    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out0[21]
    SLICE_X21Y31         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        1.489    12.681    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X21Y31         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[21]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X21Y31         FDRE (Setup_fdre_C_D)        0.062    12.820    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[21]
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.654ns  (logic 4.529ns (46.915%)  route 5.125ns (53.085%))
  Logic Levels:           15  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        1.664     2.972    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X10Y27         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16_reg[2]/Q
                         net (fo=3, routed)           0.846     4.336    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16[2]
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.153     4.489 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_58/O
                         net (fo=2, routed)           0.690     5.179    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_58_n_0
    SLICE_X13Y24         LUT4 (Prop_lut4_I3_O)        0.327     5.506 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_61/O
                         net (fo=1, routed)           0.000     5.506    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_61_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.907 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.009     5.916    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_50_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.155 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_50/O[2]
                         net (fo=2, routed)           0.984     7.139    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_50_n_5
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.331     7.470 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_18/O
                         net (fo=2, routed)           0.708     8.178    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_18_n_0
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.331     8.509 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_22/O
                         net (fo=1, routed)           0.000     8.509    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_22_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.885 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.885    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_12_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.104 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_12/O[0]
                         net (fo=3, routed)           0.942    10.046    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_12_n_7
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.295    10.341 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_15/O
                         net (fo=2, routed)           0.435    10.776    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_15_n_0
    SLICE_X20Y28         LUT5 (Prop_lut5_I4_O)        0.124    10.900 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_4/O
                         net (fo=2, routed)           0.511    11.411    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.535 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_8/O
                         net (fo=1, routed)           0.000    11.535    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_8_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.085 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.085    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_1_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.199    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.313 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.313    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_1_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.626 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.626    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out0[23]
    SLICE_X21Y31         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        1.489    12.681    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X21Y31         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X21Y31         FDRE (Setup_fdre_C_D)        0.062    12.820    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 4.455ns (46.505%)  route 5.125ns (53.495%))
  Logic Levels:           15  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        1.664     2.972    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X10Y27         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16_reg[2]/Q
                         net (fo=3, routed)           0.846     4.336    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16[2]
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.153     4.489 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_58/O
                         net (fo=2, routed)           0.690     5.179    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_58_n_0
    SLICE_X13Y24         LUT4 (Prop_lut4_I3_O)        0.327     5.506 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_61/O
                         net (fo=1, routed)           0.000     5.506    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_61_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.907 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.009     5.916    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_50_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.155 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_50/O[2]
                         net (fo=2, routed)           0.984     7.139    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_50_n_5
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.331     7.470 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_18/O
                         net (fo=2, routed)           0.708     8.178    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_18_n_0
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.331     8.509 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_22/O
                         net (fo=1, routed)           0.000     8.509    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_22_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.885 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.885    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_12_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.104 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_12/O[0]
                         net (fo=3, routed)           0.942    10.046    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_12_n_7
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.295    10.341 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_15/O
                         net (fo=2, routed)           0.435    10.776    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_15_n_0
    SLICE_X20Y28         LUT5 (Prop_lut5_I4_O)        0.124    10.900 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_4/O
                         net (fo=2, routed)           0.511    11.411    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.535 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_8/O
                         net (fo=1, routed)           0.000    11.535    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_8_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.085 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.085    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_1_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.199    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.313 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.313    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_1_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.552 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.552    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out0[22]
    SLICE_X21Y31         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        1.489    12.681    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X21Y31         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[22]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X21Y31         FDRE (Setup_fdre_C_D)        0.062    12.820    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[22]
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                         -12.552    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.564ns  (logic 4.439ns (46.416%)  route 5.125ns (53.584%))
  Logic Levels:           15  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        1.664     2.972    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X10Y27         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16_reg[2]/Q
                         net (fo=3, routed)           0.846     4.336    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16[2]
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.153     4.489 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_58/O
                         net (fo=2, routed)           0.690     5.179    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_58_n_0
    SLICE_X13Y24         LUT4 (Prop_lut4_I3_O)        0.327     5.506 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_61/O
                         net (fo=1, routed)           0.000     5.506    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_61_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.907 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.009     5.916    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_50_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.155 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_50/O[2]
                         net (fo=2, routed)           0.984     7.139    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_50_n_5
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.331     7.470 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_18/O
                         net (fo=2, routed)           0.708     8.178    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_18_n_0
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.331     8.509 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_22/O
                         net (fo=1, routed)           0.000     8.509    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_22_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.885 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.885    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_12_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.104 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_12/O[0]
                         net (fo=3, routed)           0.942    10.046    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_12_n_7
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.295    10.341 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_15/O
                         net (fo=2, routed)           0.435    10.776    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_15_n_0
    SLICE_X20Y28         LUT5 (Prop_lut5_I4_O)        0.124    10.900 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_4/O
                         net (fo=2, routed)           0.511    11.411    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.535 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_8/O
                         net (fo=1, routed)           0.000    11.535    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_8_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.085 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.085    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_1_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.199    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.313 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.313    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_1_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.536 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.536    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out0[20]
    SLICE_X21Y31         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        1.489    12.681    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X21Y31         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[20]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X21Y31         FDRE (Setup_fdre_C_D)        0.062    12.820    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[20]
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 4.436ns (46.399%)  route 5.125ns (53.601%))
  Logic Levels:           14  (CARRY4=7 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        1.664     2.972    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X10Y27         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16_reg[2]/Q
                         net (fo=3, routed)           0.846     4.336    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16[2]
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.153     4.489 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_58/O
                         net (fo=2, routed)           0.690     5.179    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_58_n_0
    SLICE_X13Y24         LUT4 (Prop_lut4_I3_O)        0.327     5.506 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_61/O
                         net (fo=1, routed)           0.000     5.506    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_61_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.907 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.009     5.916    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_50_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.155 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_50/O[2]
                         net (fo=2, routed)           0.984     7.139    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_50_n_5
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.331     7.470 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_18/O
                         net (fo=2, routed)           0.708     8.178    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_18_n_0
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.331     8.509 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_22/O
                         net (fo=1, routed)           0.000     8.509    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_22_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.885 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.885    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_12_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.104 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_12/O[0]
                         net (fo=3, routed)           0.942    10.046    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_12_n_7
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.295    10.341 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_15/O
                         net (fo=2, routed)           0.435    10.776    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_15_n_0
    SLICE_X20Y28         LUT5 (Prop_lut5_I4_O)        0.124    10.900 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_4/O
                         net (fo=2, routed)           0.511    11.411    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.535 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_8/O
                         net (fo=1, routed)           0.000    11.535    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_8_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.085 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.085    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_1_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.199    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.533 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.533    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out0[17]
    SLICE_X21Y30         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        1.488    12.680    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X21Y30         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[17]/C
                         clock pessimism              0.230    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X21Y30         FDRE (Setup_fdre_C_D)        0.062    12.819    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[17]
  -------------------------------------------------------------------
                         required time                         12.819    
                         arrival time                         -12.533    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.540ns  (logic 4.415ns (46.281%)  route 5.125ns (53.719%))
  Logic Levels:           14  (CARRY4=7 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        1.664     2.972    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X10Y27         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16_reg[2]/Q
                         net (fo=3, routed)           0.846     4.336    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/xor_result_16[2]
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.153     4.489 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_58/O
                         net (fo=2, routed)           0.690     5.179    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_58_n_0
    SLICE_X13Y24         LUT4 (Prop_lut4_I3_O)        0.327     5.506 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_61/O
                         net (fo=1, routed)           0.000     5.506    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_61_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.907 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.009     5.916    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_50_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.155 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_50/O[2]
                         net (fo=2, routed)           0.984     7.139    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_50_n_5
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.331     7.470 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_18/O
                         net (fo=2, routed)           0.708     8.178    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_18_n_0
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.331     8.509 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_22/O
                         net (fo=1, routed)           0.000     8.509    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_22_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.885 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.885    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_12_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.104 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_12/O[0]
                         net (fo=3, routed)           0.942    10.046    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_12_n_7
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.295    10.341 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_15/O
                         net (fo=2, routed)           0.435    10.776    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_15_n_0
    SLICE_X20Y28         LUT5 (Prop_lut5_I4_O)        0.124    10.900 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_4/O
                         net (fo=2, routed)           0.511    11.411    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.535 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_8/O
                         net (fo=1, routed)           0.000    11.535    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out[11]_i_8_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.085 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.085    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[11]_i_1_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.199    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[15]_i_1_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.512 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.512    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out0[19]
    SLICE_X21Y30         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        1.488    12.680    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X21Y30         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]/C
                         clock pessimism              0.230    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X21Y30         FDRE (Setup_fdre_C_D)        0.062    12.819    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[19]
  -------------------------------------------------------------------
                         required time                         12.819    
                         arrival time                         -12.512    
  -------------------------------------------------------------------
                         slack                                  0.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/slv_reg58_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.733%)  route 0.197ns (58.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        0.548     0.889    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X21Y26         FDSE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDSE (Prop_fdse_C_Q)         0.141     1.030 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[2]/Q
                         net (fo=1, routed)           0.197     1.226    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/slv_wire58[2]
    SLICE_X24Y25         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/slv_reg58_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        0.812     1.182    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y25         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/slv_reg58_reg[2]/C
                         clock pessimism             -0.034     1.148    
    SLICE_X24Y25         FDRE (Hold_fdre_C_D)         0.059     1.207    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/slv_reg58_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        0.565     0.906    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y42         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.101     1.148    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X12Y41         SRLC32E                                      r  design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        0.833     1.203    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y41         SRLC32E                                      r  design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y41         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/slv_reg58_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.709%)  route 0.223ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        0.550     0.891    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X21Y27         FDSE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDSE (Prop_fdse_C_Q)         0.141     1.031 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[5]/Q
                         net (fo=1, routed)           0.223     1.255    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/slv_wire58[5]
    SLICE_X24Y25         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/slv_reg58_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        0.812     1.182    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y25         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/slv_reg58_reg[5]/C
                         clock pessimism             -0.034     1.148    
    SLICE_X24Y25         FDRE (Hold_fdre_C_D)         0.063     1.211    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/slv_reg58_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/slv_reg58_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.709%)  route 0.223ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        0.550     0.891    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X21Y27         FDSE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDSE (Prop_fdse_C_Q)         0.141     1.031 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[6]/Q
                         net (fo=1, routed)           0.223     1.255    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/slv_wire58[6]
    SLICE_X24Y25         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/slv_reg58_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        0.812     1.182    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y25         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/slv_reg58_reg[6]/C
                         clock pessimism             -0.034     1.148    
    SLICE_X24Y25         FDRE (Hold_fdre_C_D)         0.063     1.211    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/slv_reg58_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        0.565     0.906    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y42         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.102     1.149    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X12Y42         SRLC32E                                      r  design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        0.833     1.203    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y42         SRLC32E                                      r  design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        0.581     0.922    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y54          FDRE                                         r  design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.173    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X0Y54          SRL16E                                       r  design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        0.850     1.220    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y54          SRL16E                                       r  design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.285     0.935    
    SLICE_X0Y54          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.118    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/slv_reg58_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.603%)  route 0.224ns (61.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        0.550     0.891    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/s00_axi_aclk
    SLICE_X21Y27         FDSE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDSE (Prop_fdse_C_Q)         0.141     1.031 r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/distance_inst/distance_out_reg[4]/Q
                         net (fo=1, routed)           0.224     1.256    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/slv_wire58[4]
    SLICE_X24Y25         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/slv_reg58_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        0.812     1.182    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y25         FDRE                                         r  design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/slv_reg58_reg[4]/C
                         clock pessimism             -0.034     1.148    
    SLICE_X24Y25         FDRE (Hold_fdre_C_D)         0.052     1.200    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/slv_reg58_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_zybo2_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.057%)  route 0.192ns (59.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        0.582     0.923    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.192     1.242    design_zybo2_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_zybo2_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        0.893     1.263    design_zybo2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_zybo2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.054     1.180    design_zybo2_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_zybo2_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.151%)  route 0.239ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        0.582     0.923    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.239     1.302    design_zybo2_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_zybo2_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        0.893     1.263    design_zybo2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_zybo2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    design_zybo2_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_zybo2_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.739%)  route 0.243ns (63.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        0.581     0.922    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.243     1.305    design_zybo2_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_zybo2_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_zybo2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3300, routed)        0.893     1.263    design_zybo2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_zybo2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    design_zybo2_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_zybo2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  design_zybo2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X9Y50     design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y43     design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y43     design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y22    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y22    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__1/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y43     design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y43     design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y22    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y22    design_zybo2_i/distance_zybo2_ip_0/inst/distance_zybo2_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep__1/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y37    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y37    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y37    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y38    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y38    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y39    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y39    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y39    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y39    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41    design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK



