#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jun 26 20:24:29 2024
# Process ID: 4060
# Current directory: C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/viv/viv.runs/synth_1
# Command line: vivado.exe -log hdv_engine.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdv_engine.tcl
# Log file: C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/viv/viv.runs/synth_1/hdv_engine.vds
# Journal file: C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/viv/viv.runs/synth_1\vivado.jou
# Running On: DESKTOP-O5663KL, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 16, Host memory: 137167 MB
#-----------------------------------------------------------
source hdv_engine.tcl -notrace
Command: synth_design -top hdv_engine -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13592
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3288.652 ; gain = 345.930
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hdv_engine' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:39]
INFO: [Synth 8-3491] module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1.vhd:11' bound to instance 'grp_hdv_engine_Pipeline_VITIS_LOOP_286_1_fu_948' of component 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:2417]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1.vhd:31]
INFO: [Synth 8-3491] module 'hdv_engine_flow_control_loop_pipe_sequential_init' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'hdv_engine_flow_control_loop_pipe_sequential_init' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1.vhd:80]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_flow_control_loop_pipe_sequential_init' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_flow_control_loop_pipe_sequential_init' (0#1) [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1' (0#1) [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1.vhd:31]
INFO: [Synth 8-3491] module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_294_2' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_294_2.vhd:11' bound to instance 'grp_hdv_engine_Pipeline_VITIS_LOOP_294_2_fu_966' of component 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_294_2' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:2435]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_294_2' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_294_2.vhd:40]
INFO: [Synth 8-3491] module 'hdv_engine_flow_control_loop_pipe_sequential_init' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'hdv_engine_flow_control_loop_pipe_sequential_init' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_294_2.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_294_2' (0#1) [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_294_2.vhd:40]
INFO: [Synth 8-3491] module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_511_4' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_511_4.vhd:11' bound to instance 'grp_hdv_engine_Pipeline_VITIS_LOOP_511_4_fu_988' of component 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_511_4' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:2462]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_511_4' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_511_4.vhd:343]
INFO: [Synth 8-3491] module 'hdv_engine_flow_control_loop_pipe_sequential_init' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'hdv_engine_flow_control_loop_pipe_sequential_init' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_511_4.vhd:721]
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_511_4' (0#1) [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_511_4.vhd:343]
INFO: [Synth 8-3491] module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_916_7' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_916_7.vhd:11' bound to instance 'grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377' of component 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_916_7' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:2792]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_916_7' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_916_7.vhd:43]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_32s_15ns_47_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_32s_15ns_47_1_1.vhd:7' bound to instance 'mul_32s_15ns_47_1_1_U17' of component 'hdv_engine_mul_32s_15ns_47_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_916_7.vhd:803]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_mul_32s_15ns_47_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_32s_15ns_47_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_mul_32s_15ns_47_1_1' (0#1) [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_32s_15ns_47_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mux_3_2_32_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mux_3_2_32_1_1.vhd:13' bound to instance 'mux_3_2_32_1_1_U18' of component 'hdv_engine_mux_3_2_32_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_916_7.vhd:815]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_mux_3_2_32_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mux_3_2_32_1_1.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_mux_3_2_32_1_1' (0#1) [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mux_3_2_32_1_1.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mux_3_2_32_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mux_3_2_32_1_1.vhd:13' bound to instance 'mux_3_2_32_1_1_U19' of component 'hdv_engine_mux_3_2_32_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_916_7.vhd:831]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mux_3_2_32_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mux_3_2_32_1_1.vhd:13' bound to instance 'mux_3_2_32_1_1_U20' of component 'hdv_engine_mux_3_2_32_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_916_7.vhd:847]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_17ns_17ns_34_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_17ns_17ns_34_1_1.vhd:7' bound to instance 'mul_17ns_17ns_34_1_1_U21' of component 'hdv_engine_mul_17ns_17ns_34_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_916_7.vhd:863]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_mul_17ns_17ns_34_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_17ns_17ns_34_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_mul_17ns_17ns_34_1_1' (0#1) [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_17ns_17ns_34_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 68 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 34 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_udiv_64s_34ns_32_68_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:86' bound to instance 'udiv_64s_34ns_32_68_1_U22' of component 'hdv_engine_udiv_64s_34ns_32_68_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_916_7.vhd:875]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_udiv_64s_34ns_32_68_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:102]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 68 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 34 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 34 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_udiv_64s_34ns_32_68_1_divider' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:10' bound to instance 'hdv_engine_udiv_64s_34ns_32_68_1_divider_u' of component 'hdv_engine_udiv_64s_34ns_32_68_1_divider' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:127]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_udiv_64s_34ns_32_68_1_divider' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:33]
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 34 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_udiv_64s_34ns_32_68_1_divider' (0#1) [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_udiv_64s_34ns_32_68_1' (0#1) [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:102]
INFO: [Synth 8-3491] module 'hdv_engine_flow_control_loop_pipe_sequential_init' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'hdv_engine_flow_control_loop_pipe_sequential_init' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_916_7.vhd:890]
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_916_7' (0#1) [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_916_7.vhd:43]
INFO: [Synth 8-3491] module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_929_8' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_929_8.vhd:11' bound to instance 'grp_hdv_engine_Pipeline_VITIS_LOOP_929_8_fu_1396' of component 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_929_8' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:2822]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_929_8' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_929_8.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mux_3_2_32_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mux_3_2_32_1_1.vhd:13' bound to instance 'mux_3_2_32_1_1_U39' of component 'hdv_engine_mux_3_2_32_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_929_8.vhd:112]
INFO: [Synth 8-3491] module 'hdv_engine_flow_control_loop_pipe_sequential_init' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'hdv_engine_flow_control_loop_pipe_sequential_init' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_929_8.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_929_8' (0#1) [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_929_8.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U237' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:2836]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_mul_11ns_11ns_22_1_1' (0#1) [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U238' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:2848]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U239' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:2860]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U240' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:2872]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U241' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:2884]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U242' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:2896]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U243' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:2908]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U244' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:2920]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U245' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:2932]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U246' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:2944]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U247' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:2956]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U248' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:2968]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U249' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:2980]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U250' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:2992]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U251' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3004]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U252' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3016]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U253' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3028]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U254' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3040]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U255' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3052]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U256' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3064]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U257' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3076]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U258' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3088]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U259' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3100]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U260' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3112]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U261' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3124]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U262' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3136]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U263' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3148]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U264' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3160]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U265' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3172]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U266' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3184]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U267' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3196]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mul_11ns_11ns_22_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mul_11ns_11ns_22_1_1.vhd:7' bound to instance 'mul_11ns_11ns_22_1_1_U268' of component 'hdv_engine_mul_11ns_11ns_22_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3208]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mux_3_2_32_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mux_3_2_32_1_1.vhd:13' bound to instance 'mux_3_2_32_1_1_U269' of component 'hdv_engine_mux_3_2_32_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3220]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mux_3_2_32_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mux_3_2_32_1_1.vhd:13' bound to instance 'mux_3_2_32_1_1_U270' of component 'hdv_engine_mux_3_2_32_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3236]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mux_3_2_32_1_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mux_3_2_32_1_1.vhd:13' bound to instance 'mux_3_2_32_1_1_U271' of component 'hdv_engine_mux_3_2_32_1_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3252]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U272' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3268]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:77]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:12' bound to instance 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:92]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0' (0#1) [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' (0#1) [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:77]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U273' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3285]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U274' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3302]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U275' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3319]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U276' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3336]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U277' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3353]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U278' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3370]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U279' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3387]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U280' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3404]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U281' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3421]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U282' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3438]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U283' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3455]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U284' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3472]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U285' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3489]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U286' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3506]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U287' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3523]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U288' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3540]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U289' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3557]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U290' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3574]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U291' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3591]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U292' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3608]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U293' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3625]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U294' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3642]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U295' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3659]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U296' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3676]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U297' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3693]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U298' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3710]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U299' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3727]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U300' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3744]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U301' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3761]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U302' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3778]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:59' bound to instance 'mac_muladd_11ns_11ns_22ns_23_4_1_U303' of component 'hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3795]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_regslice_both' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_regslice_both.vhd:13' bound to instance 'regslice_both_sdata_i_V_data_V_U' of component 'hdv_engine_regslice_both' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3812]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_regslice_both' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_regslice_both.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_regslice_both' (0#1) [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_regslice_both.vhd:28]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_regslice_both' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_regslice_both.vhd:13' bound to instance 'regslice_both_sdata_i_V_keep_V_U' of component 'hdv_engine_regslice_both' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3826]
INFO: [Synth 8-638] synthesizing module 'hdv_engine_regslice_both__parameterized1' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_regslice_both.vhd:28]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hdv_engine_regslice_both__parameterized1' (0#1) [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_regslice_both.vhd:28]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_regslice_both' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_regslice_both.vhd:13' bound to instance 'regslice_both_sdata_i_V_strb_V_U' of component 'hdv_engine_regslice_both' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3840]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_regslice_both' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_regslice_both.vhd:13' bound to instance 'regslice_both_sdata_i_V_user_V_U' of component 'hdv_engine_regslice_both' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3854]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_regslice_both' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_regslice_both.vhd:13' bound to instance 'regslice_both_sdata_i_V_last_V_U' of component 'hdv_engine_regslice_both' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3868]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_regslice_both' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_regslice_both.vhd:13' bound to instance 'regslice_both_sdata_i_V_id_V_U' of component 'hdv_engine_regslice_both' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3882]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'hdv_engine_regslice_both' declared at 'C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_regslice_both.vhd:13' bound to instance 'regslice_both_sdata_i_V_dest_V_U' of component 'hdv_engine_regslice_both' [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:3896]
INFO: [Synth 8-256] done synthesizing module 'hdv_engine' (0#1) [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element run_proc[63].divisor_tmp_reg[64] was removed.  [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:159]
WARNING: [Synth 8-3917] design hdv_engine has port pred_class_o[5] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port pred_class_o[4] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port pred_class_o[3] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port pred_class_o[2] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port status_o[4] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port status_o[3] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port status_o[2] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port status_o[1] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port status_o[0] driven by constant 0
WARNING: [Synth 8-7129] Port rst in module hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module hdv_engine_flow_control_loop_pipe_sequential_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hdv_engine_udiv_64s_34ns_32_68_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TDATA[7] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TDATA[6] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TDATA[5] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TDATA[4] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TDATA[3] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TDATA[2] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TDATA[1] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TDATA[0] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TKEEP[0] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TSTRB[0] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TUSER[0] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TLAST[0] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TID[0] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sdata_i_TDEST[0] in module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_286_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[15] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[14] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[13] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[12] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[11] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[10] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[9] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[8] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[7] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[6] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[5] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[4] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[3] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[2] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[1] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[0] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[47] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[46] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[45] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[44] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[43] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[42] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[31] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[30] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[29] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[28] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[27] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[26] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[15] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[14] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[13] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[12] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[11] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[10] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[9] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[8] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[7] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[6] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[5] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[4] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[3] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[2] in module hdv_engine is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3448.684 ; gain = 505.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3466.613 ; gain = 523.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3466.613 ; gain = 523.891
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.565 . Memory (MB): peak = 3466.613 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/viv/const.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'ap_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/viv/const.xdc:1]
create_clock: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3592.383 ; gain = 0.035
Finished Parsing XDC File [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/viv/const.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3592.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 3592.383 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 3592.383 ; gain = 649.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 3592.383 ; gain = 649.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 3592.383 ; gain = 649.660
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[63].remd_tmp_reg[64]' and it is trimmed from '64' to '32' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[63].dividend_tmp_reg[64]' and it is trimmed from '64' to '32' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[62].remd_tmp_reg[63]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[61].remd_tmp_reg[62]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[60].remd_tmp_reg[61]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[59].remd_tmp_reg[60]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[58].remd_tmp_reg[59]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[57].remd_tmp_reg[58]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[56].remd_tmp_reg[57]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[55].remd_tmp_reg[56]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[54].remd_tmp_reg[55]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[53].remd_tmp_reg[54]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[52].remd_tmp_reg[53]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[51].remd_tmp_reg[52]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[50].remd_tmp_reg[51]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[49].remd_tmp_reg[50]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[48].remd_tmp_reg[49]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[47].remd_tmp_reg[48]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[46].remd_tmp_reg[47]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[45].remd_tmp_reg[46]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[44].remd_tmp_reg[45]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[43].remd_tmp_reg[44]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[42].remd_tmp_reg[43]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[41].remd_tmp_reg[42]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[40].remd_tmp_reg[41]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[39].remd_tmp_reg[40]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[38].remd_tmp_reg[39]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[37].remd_tmp_reg[38]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[36].remd_tmp_reg[37]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[35].remd_tmp_reg[36]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[34].remd_tmp_reg[35]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[33].remd_tmp_reg[34]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[32].remd_tmp_reg[33]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[31].remd_tmp_reg[32]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '64' to '63' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_udiv_64s_34ns_32_68_1.vhd:61]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '23' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '45' to '23' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '27' to '23' bits. [C:/Reconfigurable_HDC_Platform-1/out/hls/ip/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1.vhd:39]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 3592.383 ; gain = 649.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   65 Bit       Adders := 64    
	   2 Input   32 Bit       Adders := 67    
	   4 Input   28 Bit       Adders := 1     
	   8 Input   26 Bit       Adders := 4     
	   3 Input   19 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 2     
	   4 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 2     
	   3 Input   15 Bit       Adders := 2     
	  16 Input   15 Bit       Adders := 4     
	   3 Input   14 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 2     
	   3 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 2     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 2     
	  32 Input    6 Bit       Adders := 2     
	   3 Input    5 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 67    
	               63 Bit    Registers := 63    
	               47 Bit    Registers := 1     
	               36 Bit    Registers := 10    
	               34 Bit    Registers := 66    
	               32 Bit    Registers := 129   
	               26 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 34    
	               17 Bit    Registers := 13    
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 6     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 31    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 29    
	                1 Bit    Registers := 368   
+---Multipliers : 
	              16x32  Multipliers := 1     
+---Muxes : 
	   2 Input   63 Bit        Muxes := 63    
	   2 Input   36 Bit        Muxes := 32    
	   2 Input   32 Bit        Muxes := 174   
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 30    
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 2     
	  14 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   5 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 13    
	   4 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 79    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_ln327_1_reg_3389_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln327_1_reg_3389_reg is absorbed into DSP mul_ln327_1_reg_3389_reg.
DSP Report: operator mul_17ns_17ns_34_1_1_U21/tmp_product is absorbed into DSP mul_ln327_1_reg_3389_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U301/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U301/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U301/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U301/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U301/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U301/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U301/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U301/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U301/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U301/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_141_reg_9656_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U301/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_141_reg_9656_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U301/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U301/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U301/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U301/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U301/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U267/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U301/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U298/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U298/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U298/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U298/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U298/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U298/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U298/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U298/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U298/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U298/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_136_reg_9629_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U298/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_136_reg_9629_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U298/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U298/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U298/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U298/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U298/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U264/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U298/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U300/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U300/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U300/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U300/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U300/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U300/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U300/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U300/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U300/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U300/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_140_reg_9651_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U300/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_140_reg_9651_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U300/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U300/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U300/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U300/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U300/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U266/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U300/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U294/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U294/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U294/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U294/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U294/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U294/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U294/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U294/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U294/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U294/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_128_reg_9585_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U294/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_128_reg_9585_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U294/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U294/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U294/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U294/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U294/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U260/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U294/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U296/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U296/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U296/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U296/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U296/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U296/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U296/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U296/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U296/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U296/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_132_reg_9607_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U296/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_132_reg_9607_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U296/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U296/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U296/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U296/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U296/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U262/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U296/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U295/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U295/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U295/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U295/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U295/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U295/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U295/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U295/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U295/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U295/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_130_reg_9596_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U295/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_130_reg_9596_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U295/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U295/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U295/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U295/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U295/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U261/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U295/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U299/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U299/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U299/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U299/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U299/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U299/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U299/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U299/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U299/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U299/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_138_reg_9640_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U299/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_138_reg_9640_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U299/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U299/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U299/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U299/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U299/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U265/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U299/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U297/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U297/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U297/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U297/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U297/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U297/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U297/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U297/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U297/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U297/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_134_reg_9618_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U297/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_134_reg_9618_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U297/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U297/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U297/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U297/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U297/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U263/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U297/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U303/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U303/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U303/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U303/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U303/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U303/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U303/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U303/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U303/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U303/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_144_reg_9673_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U303/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_144_reg_9673_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U303/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U303/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U303/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U303/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U303/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U268/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U303/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U273/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U273/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U273/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U273/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U273/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U273/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U273/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U273/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U273/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U273/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U273/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U273/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U273/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U273/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U238/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U273/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U272/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U272/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U272/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U272/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U272/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U272/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U272/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U272/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U272/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U272/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register p_chv_reg_8678_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U272/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_chv_reg_8678_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U272/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U272/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U272/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U272/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U272/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U237/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U272/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U275/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U275/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U275/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U275/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U275/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U275/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U275/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U275/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U275/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U275/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_87_reg_9359_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U275/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_87_reg_9359_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U275/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U275/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U275/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U275/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U275/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U240/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U275/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U277/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U277/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U277/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U277/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U277/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U277/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U277/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U277/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U277/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U277/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_91_reg_9381_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U277/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_91_reg_9381_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U277/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U277/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U277/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U277/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U277/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U242/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U277/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U276/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U276/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U276/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U276/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U276/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U276/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U276/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U276/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U276/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U276/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_89_reg_9370_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U276/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_89_reg_9370_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U276/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U276/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U276/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U276/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U276/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U241/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U276/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U274/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U274/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U274/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U274/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U274/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U274/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U274/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U274/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U274/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U274/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_s_reg_9348_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U274/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_s_reg_9348_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U274/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U274/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U274/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U274/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U274/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U239/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U274/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U278/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U278/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U278/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U278/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U278/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U278/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U278/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U278/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U278/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U278/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_93_reg_9392_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U278/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_93_reg_9392_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U278/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U278/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U278/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U278/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U278/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U243/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U278/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U286/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U286/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U286/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U286/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U286/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U286/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U286/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U286/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U286/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U286/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_112_reg_9497_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U286/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_112_reg_9497_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U286/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U286/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U286/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U286/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U286/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U252/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U286/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U288/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U288/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U288/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U288/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U288/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U288/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U288/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U288/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U288/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U288/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_116_reg_9519_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U288/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_116_reg_9519_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U288/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U288/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U288/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U288/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U288/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U254/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U288/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U287/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U287/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U287/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U287/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U287/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U287/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U287/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U287/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U287/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U287/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_114_reg_9508_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U287/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_114_reg_9508_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U287/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U287/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U287/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U287/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U287/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U253/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U287/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U290/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U290/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U290/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U290/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U290/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U290/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U290/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U290/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U290/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U290/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_120_reg_9541_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U290/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_120_reg_9541_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U290/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U290/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U290/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U290/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U290/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U256/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U290/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U292/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U292/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U292/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U292/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U292/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U292/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U292/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U292/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U292/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U292/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_124_reg_9563_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U292/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_124_reg_9563_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U292/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U292/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U292/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U292/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U292/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U258/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U292/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U291/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U291/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U291/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U291/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U291/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U291/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U291/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U291/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U291/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U291/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_122_reg_9552_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U291/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_122_reg_9552_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U291/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U291/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U291/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U291/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U291/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U257/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U291/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U289/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U289/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U289/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U289/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U289/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U289/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U289/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U289/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U289/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U289/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_118_reg_9530_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U289/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_118_reg_9530_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U289/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U289/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U289/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U289/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U289/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U255/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U289/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U293/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U293/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U293/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U293/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U293/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U293/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U293/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U293/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U293/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U293/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_126_reg_9574_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U293/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_126_reg_9574_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U293/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U293/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U293/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U293/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U293/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U259/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U293/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U279/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U279/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U279/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U279/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U279/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U279/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U279/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U279/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U279/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U279/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_95_reg_9403_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U279/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_95_reg_9403_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U279/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U279/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U279/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U279/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U279/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U244/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U279/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U281/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U281/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U281/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U281/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U281/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U281/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U281/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U281/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U281/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U281/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_99_reg_9425_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U281/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_99_reg_9425_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U281/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U281/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U281/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U281/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U281/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U246/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U281/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U280/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U280/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U280/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U280/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U280/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U280/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U280/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U280/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U280/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U280/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_97_reg_9414_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U280/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_97_reg_9414_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U280/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U280/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U280/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U280/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U280/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U245/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U280/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U283/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U283/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U283/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U283/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U283/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U283/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U283/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U283/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U283/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U283/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_103_reg_9447_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U283/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_103_reg_9447_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U283/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U283/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U283/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U283/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U283/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U248/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U283/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U285/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U285/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U285/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U285/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U285/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U285/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U285/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U285/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U285/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U285/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_107_reg_9469_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U285/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_107_reg_9469_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U285/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U285/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U285/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U285/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U285/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U250/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U285/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U284/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U284/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U284/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U284/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U284/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U284/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U284/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U284/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U284/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U284/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_105_reg_9458_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U284/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_105_reg_9458_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U284/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U284/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U284/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U284/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U284/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U249/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U284/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U282/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U282/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U282/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U282/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U282/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U282/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U282/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U282/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U282/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U282/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_101_reg_9436_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U282/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_101_reg_9436_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U282/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U282/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U282/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U282/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U282/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U247/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U282/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U302/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U302/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U302/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U302/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U302/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U302/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U302/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U302/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U302/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11ns_22ns_23_4_1_U302/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register tmp_109_reg_9480_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U302/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_109_reg_9480_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U302/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11ns_22ns_23_4_1_U302/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U302/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11ns_22ns_23_4_1_U302/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U302/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_11ns_22_1_1_U251/tmp_product is absorbed into DSP mac_muladd_11ns_11ns_22ns_23_4_1_U302/hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3917] design hdv_engine has port pred_class_o[5] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port pred_class_o[4] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port pred_class_o[3] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port pred_class_o[2] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port status_o[4] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port status_o[3] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port status_o[2] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port status_o[1] driven by constant 0
WARNING: [Synth 8-3917] design hdv_engine has port status_o[0] driven by constant 0
WARNING: [Synth 8-7129] Port op_mode_i[15] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[14] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[13] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[12] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[11] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[10] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[9] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[8] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[7] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[6] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[5] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[4] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[3] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[2] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[1] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port op_mode_i[0] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[47] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[46] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[45] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[44] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[43] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[42] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[31] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[30] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[29] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[28] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[27] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[26] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[15] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[14] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[13] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[12] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[11] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[10] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[9] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[8] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[7] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[6] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[5] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[4] in module hdv_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in[3] in module hdv_engine is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:14 . Memory (MB): peak = 3592.383 ; gain = 649.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                         | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hdv_engine                                          | (A*B)'        | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (PCIN+A*B)'   | 11     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A2*B2)'      | 23     | 18     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hdv_engine                                          | (PCIN+A2*B2)' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+----------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:35 . Memory (MB): peak = 4043.156 ; gain = 1100.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:39 . Memory (MB): peak = 4111.164 ; gain = 1168.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:47 . Memory (MB): peak = 4167.762 ; gain = 1225.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:53 . Memory (MB): peak = 4178.891 ; gain = 1236.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:53 . Memory (MB): peak = 4178.891 ; gain = 1236.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:56 . Memory (MB): peak = 4178.891 ; gain = 1236.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:56 . Memory (MB): peak = 4178.891 ; gain = 1236.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:56 . Memory (MB): peak = 4178.891 ; gain = 1236.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:56 . Memory (MB): peak = 4178.891 ; gain = 1236.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[58].dividend_tmp_reg[59][63]     | 61     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[57].dividend_tmp_reg[58][63]     | 60     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[56].dividend_tmp_reg[57][63]     | 59     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[55].dividend_tmp_reg[56][63]     | 58     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[54].dividend_tmp_reg[55][63]     | 57     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[53].dividend_tmp_reg[54][63]     | 56     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[52].dividend_tmp_reg[53][63]     | 55     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[51].dividend_tmp_reg[52][63]     | 54     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[50].dividend_tmp_reg[51][63]     | 53     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[49].dividend_tmp_reg[50][63]     | 52     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[48].dividend_tmp_reg[49][63]     | 51     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[47].dividend_tmp_reg[48][63]     | 50     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[46].dividend_tmp_reg[47][63]     | 49     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[45].dividend_tmp_reg[46][63]     | 48     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[44].dividend_tmp_reg[45][63]     | 47     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[43].dividend_tmp_reg[44][63]     | 46     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[42].dividend_tmp_reg[43][63]     | 45     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[41].dividend_tmp_reg[42][63]     | 44     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[40].dividend_tmp_reg[41][63]     | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[39].dividend_tmp_reg[40][63]     | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[38].dividend_tmp_reg[39][63]     | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[37].dividend_tmp_reg[38][63]     | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[36].dividend_tmp_reg[37][63]     | 39     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[35].dividend_tmp_reg[36][63]     | 38     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[34].dividend_tmp_reg[35][63]     | 37     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[33].dividend_tmp_reg[34][63]     | 36     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[32].dividend_tmp_reg[33][63]     | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[31].dividend_tmp_reg[32][63]     | 34     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[30].dividend_tmp_reg[31][63]     | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[29].dividend_tmp_reg[30][63]     | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[28].dividend_tmp_reg[29][63]     | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[27].dividend_tmp_reg[28][63]     | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[26].dividend_tmp_reg[27][63]     | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[25].dividend_tmp_reg[26][63]     | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[24].dividend_tmp_reg[25][63]     | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[23].dividend_tmp_reg[24][63]     | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[22].dividend_tmp_reg[23][63]     | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[21].dividend_tmp_reg[22][63]     | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[20].dividend_tmp_reg[21][63]     | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[19].dividend_tmp_reg[20][63]     | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[18].dividend_tmp_reg[19][63]     | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/hdv_engine_udiv_64s_34ns_32_68_1_divider_u/run_proc[17].dividend_tmp_reg[18][63]     | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[31]                                                                         | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[30]                                                                         | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[29]                                                                         | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[28]                                                                         | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[27]                                                                         | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[26]                                                                         | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[25]                                                                         | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[24]                                                                         | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[23]                                                                         | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[22]                                                                         | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[21]                                                                         | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[20]                                                                         | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[19]                                                                         | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[18]                                                                         | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[17]                                                                         | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[16]                                                                         | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[15]                                                                         | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[14]                                                                         | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[13]                                                                         | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[12]                                                                         | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[11]                                                                         | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[10]                                                                         | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[9]                                                                          | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[8]                                                                          | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[7]                                                                          | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[6]                                                                          | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[5]                                                                          | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[4]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[3]                                                                          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[2]                                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/udiv_64s_34ns_32_68_1_U22/quot_reg[1]                                                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/icmp_ln916_reg_3105_pp0_iter13_reg_reg[0]                                                                      | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/i_reg_3100_pp0_iter14_reg_reg[1]                                                                               | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305_pp0_iter14_reg_reg[31] | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299_pp0_iter14_reg_reg[31] | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hdv_engine  | grp_hdv_engine_Pipeline_VITIS_LOOP_916_7_fu_1377/hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293_pp0_iter14_reg_reg[31] | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | 
+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                         | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hdv_engine                                          | ((A*B)')'     | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine_mac_muladd_11ns_11ns_22ns_23_4_1_DSP48_0 | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hdv_engine                                          | (PCIN+A'*B')' | 11     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+----------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |   993|
|3     |DSP_ALU         |    65|
|5     |DSP_A_B_DATA    |    65|
|7     |DSP_C_DATA      |    65|
|9     |DSP_MULTIPLIER  |    65|
|10    |DSP_M_DATA      |    65|
|12    |DSP_OUTPUT      |    65|
|13    |DSP_PREADD      |    65|
|14    |DSP_PREADD_DATA |    65|
|15    |LUT1            |  1617|
|16    |LUT2            |  4657|
|17    |LUT3            |  4369|
|18    |LUT4            |   602|
|19    |LUT5            |   943|
|20    |LUT6            |  1596|
|21    |MUXF7           |     2|
|22    |SRL16E          |   114|
|23    |SRLC32E         |    86|
|24    |FDRE            |  9852|
|25    |FDSE            |     2|
|26    |IBUF            |   859|
|27    |OBUF            |    15|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:56 . Memory (MB): peak = 4178.891 ; gain = 1236.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 120 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:44 . Memory (MB): peak = 4178.891 ; gain = 1110.398
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:57 . Memory (MB): peak = 4178.891 ; gain = 1236.168
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.530 . Memory (MB): peak = 4190.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1920 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4220.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 925 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 65 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 859 instances

Synth Design complete | Checksum: 8613863f
INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 189 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:02:16 . Memory (MB): peak = 4220.594 ; gain = 2311.051
INFO: [Common 17-1381] The checkpoint 'C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/viv/viv.runs/synth_1/hdv_engine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdv_engine_utilization_synth.rpt -pb hdv_engine_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 26 20:26:57 2024...
