// Seed: 4204683481
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  id_6(
      id_4
  );
  wire id_7, id_8;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    output wire id_2,
    input wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    output supply1 id_7
);
  wire id_9, id_10;
  module_0(
      id_10, id_10, id_10, id_9, id_9
  );
endmodule
