INFO: [VRFC 10-163] Analyzing VHDL file "/home/stefan/FPGA_NEXYS2_TEMPLATE/Debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Debouncer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/stefan/PWM/PWM.srcs/sources_1/new/PWM_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PWM_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/stefan/PWM/PWM.srcs/sources_1/new/Rotary_Encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Rotary_Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/stefan/PWM/PWM.srcs/sources_1/new/Rotary_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Rotary_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/stefan/PWM/PWM.srcs/sources_1/new/Toggler.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Toggler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/stefan/PWM/PWM.srcs/sources_1/new/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inverter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/stefan/PWM/PWM.ip_user_files/bd/simulation_design/hdl/simulation_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simulation_design
INFO: [VRFC 10-163] Analyzing VHDL file "/home/stefan/PWM/PWM.srcs/sources_1/bd/simulation_design/hdl/simulation_design_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simulation_design_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/stefan/PWM/PWM.srcs/sim_1/new/wrapper_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simulation_design_wrapper_tb
