

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:1,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
f8ef2438f721c8b40cd84ee198964aba  /home/scratch/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=aesHost.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES > _cuobjdump_complete_output_EIS1wg"
Parsing file _cuobjdump_complete_output_EIS1wg
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: aesHost.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: aesHost.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt256PjS_i : hostFun 0x0x40b9ca, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating global region for "texEKey128" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_E" from 0x120 to 0x140 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "TBox0" from 0x180 to 0x580 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "TBox1" from 0x580 to 0x980 (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "TBox2" from 0x980 to 0xd80 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "TBox3" from 0xd80 to 0x1180 (global memory space) 5
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34343_33_non_const_tBox1Block20" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34345_33_non_const_tBox3Block1044" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34338_36_non_const_stageBlock12068" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34342_33_non_const_tBox0Block3092" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34344_33_non_const_tBox2Block4116" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34339_33_non_const_stageBlock25140" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey128" from 0x1180 to 0x1184 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_D" from 0x11a0 to 0x11c0 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "TBoxi0" from 0x1200 to 0x1600 (global memory space) 7
GPGPU-Sim PTX: allocating constant region for "TBoxi1" from 0x1600 to 0x1a00 (global memory space) 8
GPGPU-Sim PTX: allocating constant region for "TBoxi2" from 0x1a00 to 0x1e00 (global memory space) 9
GPGPU-Sim PTX: allocating constant region for "TBoxi3" from 0x1e00 to 0x2200 (global memory space) 10
GPGPU-Sim PTX: allocating constant region for "inv_SBox" from 0x2200 to 0x2600 (global memory space) 11
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34698_36_non_const_tBox1Block6188" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34700_36_non_const_tBox3Block7212" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34695_36_non_const_stageBlock18236" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34697_36_non_const_tBox0Block9260" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34699_36_non_const_tBox2Block10284" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34701_36_non_const_invSBoxBlock11308" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34696_33_non_const_stageBlock212332" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texEKey" from 0x2600 to 0x2604 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35052_33_non_const_tBox0Block13380" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35054_33_non_const_tBox2Block14404" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35053_33_non_const_tBox1Block15428" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35055_33_non_const_tBox3Block16452" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35048_36_non_const_stageBlock117476" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35049_33_non_const_stageBlock218500" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt256PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey" from 0x2604 to 0x2608 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35498_36_non_const_tBox0Block19548" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35500_36_non_const_tBox2Block20572" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35502_36_non_const_invSBoxBlock21596" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35499_36_non_const_tBox1Block22620" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35501_36_non_const_tBox3Block23644" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35496_36_non_const_stageBlock124668" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35497_33_non_const_stageBlock225692" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt256PjS_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_jrJmL8"
Running: cat _ptx_jrJmL8 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_AYV690
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_AYV690 --output-file  /dev/null 2> _ptx_jrJmL8info"
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt256PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt256PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt128PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt128PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_jrJmL8 _ptx2_AYV690 _ptx_jrJmL8info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt256PjS_i : hostFun 0x0x40b90b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt128PjS_i : hostFun 0x0x40b84c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt128PjS_i : hostFun 0x0x40b78d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x644420; deviceAddress = posIdx_E; deviceName = posIdx_E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_E (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x644440; deviceAddress = TBox0; deviceName = TBox0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x644840; deviceAddress = TBox1; deviceName = TBox1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x644c40; deviceAddress = TBox2; deviceName = TBox2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x645040; deviceAddress = TBox3; deviceName = TBox3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x645440; deviceAddress = posIdx_D; deviceName = posIdx_D
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_D (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x645460; deviceAddress = TBoxi0; deviceName = TBoxi0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x645860; deviceAddress = TBoxi1; deviceName = TBoxi1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x645c60; deviceAddress = TBoxi2; deviceName = TBoxi2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x646060; deviceAddress = TBoxi3; deviceName = TBoxi3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x646460; deviceAddress = inv_SBox; deviceName = inv_SBox
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant inv_SBox (1024 bytes) to name mapping
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"

###############################################################

AES - CUDA by Svetlin Manavski)

AES 128 is running....

Input file size: 262198 Bytes

Key: 0123456789abcdef
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x646860, array = 0x1c2d5e0
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x6468e0, array = 0x1c2d6a0
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x646960, array = 0x1c2d760
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x6469e0, array = 0x1c2d820
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400

ENCRYPTION.....


GPGPU-Sim PTX: cudaLaunch for 0x0x40b78d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13aesEncrypt128PjS_i' to stream 0, gridDim= (257,1,1) blockDim = (256,1,1) 
kernel '_Z13aesEncrypt128PjS_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(53,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 159712 (ipc=319.4) sim_rate=159712 (inst/sec) elapsed = 0:0:00:01 / Tue Apr 16 16:45:34 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(35,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(49,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 374848 (ipc=249.9) sim_rate=187424 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:45:35 2019
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(35,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 430976 (ipc=123.1) sim_rate=143658 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:45:36 2019
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 483424 (ipc=87.9) sim_rate=120856 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:45:37 2019
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(17,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(17,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(4,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(85,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 869056 (ipc=124.2) sim_rate=173811 (inst/sec) elapsed = 0:0:00:05 / Tue Apr 16 16:45:38 2019
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(45,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(61,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(8,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(79,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1208288 (ipc=161.1) sim_rate=201381 (inst/sec) elapsed = 0:0:00:06 / Tue Apr 16 16:45:39 2019
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(85,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(88,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(44,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(89,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(30,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(83,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 1868864 (ipc=219.9) sim_rate=266980 (inst/sec) elapsed = 0:0:00:07 / Tue Apr 16 16:45:40 2019
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(10,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(17,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(50,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(18,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 2276704 (ipc=253.0) sim_rate=284588 (inst/sec) elapsed = 0:0:00:08 / Tue Apr 16 16:45:41 2019
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(16,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(11,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(67,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(78,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2662912 (ipc=280.3) sim_rate=295879 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:45:42 2019
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(13,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(34,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(79,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 3010048 (ipc=301.0) sim_rate=301004 (inst/sec) elapsed = 0:0:00:10 / Tue Apr 16 16:45:43 2019
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(7,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(89,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(13,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(14,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 3446176 (ipc=328.2) sim_rate=313288 (inst/sec) elapsed = 0:0:00:11 / Tue Apr 16 16:45:44 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(68,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(46,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(9,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(15,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(64,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(35,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(29,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 4189088 (ipc=364.3) sim_rate=349090 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:45:45 2019
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(67,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(52,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(50,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(31,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 4557856 (ipc=379.8) sim_rate=350604 (inst/sec) elapsed = 0:0:00:13 / Tue Apr 16 16:45:46 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(34,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(14,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(15,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(54,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 4965280 (ipc=397.2) sim_rate=354662 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:45:47 2019
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(66,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(37,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(26,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(50,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 5306560 (ipc=408.2) sim_rate=353770 (inst/sec) elapsed = 0:0:00:15 / Tue Apr 16 16:45:48 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(12,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(3,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(43,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(77,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 5722144 (ipc=423.9) sim_rate=357634 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:45:49 2019
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(32,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(2,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(82,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(25,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 6091104 (ipc=435.1) sim_rate=358300 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:45:50 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(38,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(88,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 6473184 (ipc=446.4) sim_rate=359621 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:45:51 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(8,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(61,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(80,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 6842048 (ipc=456.1) sim_rate=360107 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:45:52 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(26,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(16,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(58,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(10,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 7221984 (ipc=465.9) sim_rate=361099 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:45:53 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(72,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(60,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(68,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(8,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(59,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(26,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(41,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(14,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 8002368 (ipc=485.0) sim_rate=381065 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:45:54 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(76,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(84,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 8334304 (ipc=490.3) sim_rate=378832 (inst/sec) elapsed = 0:0:00:22 / Tue Apr 16 16:45:55 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(21,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(58,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(55,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(5,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 8701216 (ipc=497.2) sim_rate=378313 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:45:56 2019
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(12,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(57,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(42,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(4,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 9105472 (ipc=505.9) sim_rate=379394 (inst/sec) elapsed = 0:0:00:24 / Tue Apr 16 16:45:57 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(32,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(14,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(21,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 9467776 (ipc=511.8) sim_rate=378711 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:45:58 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(44,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(78,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(0,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(53,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 9855328 (ipc=518.7) sim_rate=379051 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:45:59 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(42,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(82,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(69,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19493,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19494,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 10166592 (ipc=521.4) sim_rate=376540 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:46:00 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19520,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19521,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19553,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19553,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(19554,0)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19554,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19560,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19561,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(68,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19613,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19614,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19617,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19618,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19660,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19661,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19678,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19679,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19687,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19688,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19744,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19745,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19773,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19774,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19774,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19775,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(76,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19796,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19797,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19805,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19806,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (19837,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19837,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(19838,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(19838,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (19858,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(19859,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19864,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(19865,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19868,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(19869,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19896,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19897,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19904,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(19905,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19927,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(19928,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(81,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 10419296 (ipc=521.0) sim_rate=359286 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:46:02 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20048,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(20049,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (20059,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(20060,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (20095,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(20096,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20106,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(20107,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20116,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(20117,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20138,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(20139,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(89,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (20147,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(20148,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (20158,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(20159,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (20195,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(20196,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20211,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(20212,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20237,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(20238,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (20248,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(20249,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20266,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(20267,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20269,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(20270,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (20297,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(20298,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (20300,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(20301,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (20315,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(20316,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(102,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (20372,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(20373,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20381,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(20382,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (20389,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(20390,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (20393,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(20394,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20407,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(20408,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (20416,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(20417,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (20431,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(20432,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (20438,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(20439,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (20456,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(20457,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(135,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (20464,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(20465,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (20466,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(20467,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 10714432 (ipc=522.7) sim_rate=357147 (inst/sec) elapsed = 0:0:00:30 / Tue Apr 16 16:46:03 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (20506,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (20506,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(20507,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(20507,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (20511,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(20512,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (20535,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(20536,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (20568,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(20569,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (20581,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(20582,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (20605,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(20606,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (20618,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(20619,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (20630,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (20630,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(20631,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(20631,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (20644,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(20645,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (20692,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(20693,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (20723,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(20724,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (20737,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(20738,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (20754,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(20755,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (20768,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(20769,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(156,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (20830,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(20831,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (20850,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(20851,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (20876,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(20877,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (20878,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(20879,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (20909,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(20910,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (20913,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(20914,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (20940,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(20941,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (20941,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(20942,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (20954,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(20955,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (20980,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(20981,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 10825984 (ipc=515.5) sim_rate=338312 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:46:05 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (21003,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(21004,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (21006,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(21007,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (21042,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(21043,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (21065,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(21066,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (21069,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(21070,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (21323,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(21324,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(97,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (21342,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(21343,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (21357,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(21358,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (21359,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(21360,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (21375,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(21376,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (21388,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(21389,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (21403,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(21404,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (21424,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(21425,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 10971616 (ipc=510.3) sim_rate=332473 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:46:06 2019
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(119,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(91,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(127,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 11225280 (ipc=510.2) sim_rate=330155 (inst/sec) elapsed = 0:0:00:34 / Tue Apr 16 16:46:07 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(101,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(109,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(133,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(111,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 11600448 (ipc=515.6) sim_rate=331441 (inst/sec) elapsed = 0:0:00:35 / Tue Apr 16 16:46:08 2019
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(144,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(133,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(114,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(96,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 12035200 (ipc=523.3) sim_rate=325275 (inst/sec) elapsed = 0:0:00:37 / Tue Apr 16 16:46:10 2019
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(170,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(102,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(109,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(112,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 12456640 (ipc=530.1) sim_rate=327806 (inst/sec) elapsed = 0:0:00:38 / Tue Apr 16 16:46:11 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(104,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(105,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(128,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(162,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 12883072 (ipc=536.8) sim_rate=330335 (inst/sec) elapsed = 0:0:00:39 / Tue Apr 16 16:46:12 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(144,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(140,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(144,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(116,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(157,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 13304448 (ipc=543.0) sim_rate=332611 (inst/sec) elapsed = 0:0:00:40 / Tue Apr 16 16:46:13 2019
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(98,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(119,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(139,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(113,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 13709824 (ipc=548.4) sim_rate=326424 (inst/sec) elapsed = 0:0:00:42 / Tue Apr 16 16:46:15 2019
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(131,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(124,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(96,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(163,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 14118112 (ipc=553.7) sim_rate=328328 (inst/sec) elapsed = 0:0:00:43 / Tue Apr 16 16:46:16 2019
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(94,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(126,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(150,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(143,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 14535872 (ipc=559.1) sim_rate=330360 (inst/sec) elapsed = 0:0:00:44 / Tue Apr 16 16:46:17 2019
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(129,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(113,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(105,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(121,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 14944960 (ipc=564.0) sim_rate=324890 (inst/sec) elapsed = 0:0:00:46 / Tue Apr 16 16:46:19 2019
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(107,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(150,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(108,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(126,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 15337216 (ipc=568.0) sim_rate=326323 (inst/sec) elapsed = 0:0:00:47 / Tue Apr 16 16:46:20 2019
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(127,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(164,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(103,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(139,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 15728064 (ipc=571.9) sim_rate=327668 (inst/sec) elapsed = 0:0:00:48 / Tue Apr 16 16:46:21 2019
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(113,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(167,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(170,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(150,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 16131936 (ipc=576.1) sim_rate=329223 (inst/sec) elapsed = 0:0:00:49 / Tue Apr 16 16:46:22 2019
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(135,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(100,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(111,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(103,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 16527872 (ipc=579.9) sim_rate=330557 (inst/sec) elapsed = 0:0:00:50 / Tue Apr 16 16:46:23 2019
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(135,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(149,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(139,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(107,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 16937632 (ipc=584.1) sim_rate=332110 (inst/sec) elapsed = 0:0:00:51 / Tue Apr 16 16:46:24 2019
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(117,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(126,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(116,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29418,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(29419,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(147,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (29486,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(29487,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 17317184 (ipc=587.0) sim_rate=326739 (inst/sec) elapsed = 0:0:00:53 / Tue Apr 16 16:46:26 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29606,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29607,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(118,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (29650,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(29651,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29715,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29716,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (29749,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(29750,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (29750,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(29751,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(136,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29774,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(29775,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29802,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(29803,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29821,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(29822,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (29858,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(29859,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(143,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (29916,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(29917,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29925,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(29926,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29938,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29939,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (29944,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(29945,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29994,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29995,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (29997,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(29998,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 17653216 (ipc=588.4) sim_rate=320967 (inst/sec) elapsed = 0:0:00:55 / Tue Apr 16 16:46:28 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30059,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30060,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(156,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (30086,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(30087,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (30097,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(30098,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30116,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(30117,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30131,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(30132,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30136,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(30137,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30143,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30144,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(156,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (30219,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(30220,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30241,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(30242,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (30257,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(30258,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (30299,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (30299,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(30300,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(30301,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (30312,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(30313,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (30333,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(30334,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(30334,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(125,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30360,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(30361,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (30377,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(30378,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30386,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(30387,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (30418,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(30419,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (30432,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(30433,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (30460,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(30461,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (30470,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(30471,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(156,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (30496,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(30497,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 17993440 (ipc=589.9) sim_rate=315674 (inst/sec) elapsed = 0:0:00:57 / Tue Apr 16 16:46:30 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (30514,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(30515,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (30559,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(30560,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30618,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(30619,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(189,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30655,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30656,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30696,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(30697,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(224,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(147,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 18334560 (ipc=591.4) sim_rate=310755 (inst/sec) elapsed = 0:0:00:59 / Tue Apr 16 16:46:32 2019
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(164,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(153,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(140,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 18651008 (ipc=592.1) sim_rate=310850 (inst/sec) elapsed = 0:0:01:00 / Tue Apr 16 16:46:33 2019
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(211,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(173,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(192,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(188,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 19023264 (ipc=594.5) sim_rate=311856 (inst/sec) elapsed = 0:0:01:01 / Tue Apr 16 16:46:34 2019
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(139,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(157,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(146,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(163,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 19394944 (ipc=596.8) sim_rate=312821 (inst/sec) elapsed = 0:0:01:02 / Tue Apr 16 16:46:35 2019
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(125,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(164,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(165,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (32897,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(32898,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 19771776 (ipc=599.1) sim_rate=308934 (inst/sec) elapsed = 0:0:01:04 / Tue Apr 16 16:46:37 2019
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(175,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (33116,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(33117,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(161,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (33272,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(33273,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (33285,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(33286,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(160,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(208,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (33456,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(33457,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 20148064 (ipc=601.4) sim_rate=309970 (inst/sec) elapsed = 0:0:01:05 / Tue Apr 16 16:46:38 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (33503,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(33504,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(140,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (33691,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(33692,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(158,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (33718,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(33719,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (33781,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(33782,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(190,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (33852,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(33853,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (33914,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (33914,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(33915,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(33915,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(173,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (33991,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(33992,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 20539040 (ipc=604.1) sim_rate=306552 (inst/sec) elapsed = 0:0:01:07 / Tue Apr 16 16:46:40 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (34030,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(34031,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(177,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(177,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(202,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (34376,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(34377,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(185,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 20958016 (ipc=607.5) sim_rate=308206 (inst/sec) elapsed = 0:0:01:08 / Tue Apr 16 16:46:41 2019
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(146,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(233,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(181,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(170,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 21372928 (ipc=610.7) sim_rate=305327 (inst/sec) elapsed = 0:0:01:10 / Tue Apr 16 16:46:43 2019
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(170,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(197,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(206,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(178,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(159,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 21792928 (ipc=613.9) sim_rate=306942 (inst/sec) elapsed = 0:0:01:11 / Tue Apr 16 16:46:44 2019
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(161,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(214,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(220,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (35889,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(35890,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 22186176 (ipc=616.3) sim_rate=303920 (inst/sec) elapsed = 0:0:01:13 / Tue Apr 16 16:46:46 2019
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(213,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(221,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (36199,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(36200,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (36243,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(36244,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (36245,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(36246,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(155,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(205,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (36437,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(36438,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (36444,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(36445,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 22586112 (ipc=618.8) sim_rate=305217 (inst/sec) elapsed = 0:0:01:14 / Tue Apr 16 16:46:47 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (36501,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(36502,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(209,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(198,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (36654,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(36655,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(201,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (36848,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(36849,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (36859,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(36860,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(215,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (36910,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(36911,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (36919,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(36920,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (36942,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(36943,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 22972896 (ipc=620.9) sim_rate=302274 (inst/sec) elapsed = 0:0:01:16 / Tue Apr 16 16:46:49 2019
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(223,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (37054,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(37055,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(174,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (37177,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(37178,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (37208,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(37209,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(249,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(176,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 23366432 (ipc=623.1) sim_rate=303460 (inst/sec) elapsed = 0:0:01:17 / Tue Apr 16 16:46:50 2019
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(169,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(170,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(255,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(205,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 23784672 (ipc=625.9) sim_rate=301071 (inst/sec) elapsed = 0:0:01:19 / Tue Apr 16 16:46:52 2019
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(194,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(168,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(235,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(202,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (38381,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(38382,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(166,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 24193856 (ipc=628.4) sim_rate=302423 (inst/sec) elapsed = 0:0:01:20 / Tue Apr 16 16:46:53 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (38538,0), 5 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(226,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (38630,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (38658,0), 4 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(213,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (38835,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (38869,0), 5 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(225,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (38965,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 24589088 (ipc=630.5) sim_rate=303568 (inst/sec) elapsed = 0:0:01:21 / Tue Apr 16 16:46:54 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (39001,0), 5 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(191,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (39050,0), 5 CTAs running
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(216,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (39163,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (39211,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (39224,0), 5 CTAs running
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(188,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (39268,0), 5 CTAs running
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(198,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (39434,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (39444,0), 5 CTAs running
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(188,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 25007104 (ipc=633.1) sim_rate=301290 (inst/sec) elapsed = 0:0:01:23 / Tue Apr 16 16:46:56 2019
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(196,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(234,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(226,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(200,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 25418464 (ipc=635.5) sim_rate=302600 (inst/sec) elapsed = 0:0:01:24 / Tue Apr 16 16:46:57 2019
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(182,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(196,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(190,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(234,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 25828288 (ipc=637.7) sim_rate=303862 (inst/sec) elapsed = 0:0:01:25 / Tue Apr 16 16:46:58 2019
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(231,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(225,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(184,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40828,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (40867,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (40882,0), 3 CTAs running
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(206,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 26241792 (ipc=640.0) sim_rate=301629 (inst/sec) elapsed = 0:0:01:27 / Tue Apr 16 16:47:00 2019
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(221,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (41181,0), 4 CTAs running
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(183,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(243,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (41342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (41398,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (41403,0), 5 CTAs running
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(212,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (41461,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 26645472 (ipc=642.1) sim_rate=302789 (inst/sec) elapsed = 0:0:01:28 / Tue Apr 16 16:47:01 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (41524,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (41539,0), 4 CTAs running
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(227,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(227,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(239,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (41827,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (41827,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (41887,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (41888,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (41949,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (41950,0), 3 CTAs running
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(213,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (41956,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 27028288 (ipc=643.5) sim_rate=303688 (inst/sec) elapsed = 0:0:01:29 / Tue Apr 16 16:47:02 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (42029,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (42044,0), 3 CTAs running
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(247,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (42127,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (42162,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (42200,0), 4 CTAs running
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(234,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (42339,0), 2 CTAs running
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(226,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(208,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 27398784 (ipc=644.7) sim_rate=304430 (inst/sec) elapsed = 0:0:01:30 / Tue Apr 16 16:47:03 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (42571,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (42588,0), 3 CTAs running
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(252,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(248,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(212,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 27764928 (ipc=645.7) sim_rate=305109 (inst/sec) elapsed = 0:0:01:31 / Tue Apr 16 16:47:04 2019
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(218,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (43092,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (43161,0), 3 CTAs running
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(233,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(245,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (43371,0), 3 CTAs running
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(206,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (43459,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 28124416 (ipc=646.5) sim_rate=305700 (inst/sec) elapsed = 0:0:01:32 / Tue Apr 16 16:47:05 2019
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(238,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (43633,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (43709,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (43713,0), 2 CTAs running
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(191,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (43864,0), 2 CTAs running
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(254,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 28487712 (ipc=647.4) sim_rate=303060 (inst/sec) elapsed = 0:0:01:34 / Tue Apr 16 16:47:07 2019
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(229,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (44046,0), 2 CTAs running
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(231,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (44265,0), 2 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(229,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (44316,0), 3 CTAs running
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(247,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 28837184 (ipc=648.0) sim_rate=303549 (inst/sec) elapsed = 0:0:01:35 / Tue Apr 16 16:47:08 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (44534,0), 2 CTAs running
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(252,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (44650,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (44698,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (44701,0), 2 CTAs running
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(240,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (44772,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (44794,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44828,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (44847,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (44860,0), 1 CTAs running
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(245,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (44928,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 29143264 (ipc=647.6) sim_rate=303575 (inst/sec) elapsed = 0:0:01:36 / Tue Apr 16 16:47:09 2019
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(248,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (45191,0), 1 CTAs running
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(252,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (45300,0), 2 CTAs running
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(232,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (45509,0), 1 CTAs running
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(239,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (45643,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (45744,0), 1 CTAs running
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(244,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (45882,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(254,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 29714144 (ipc=646.0) sim_rate=306331 (inst/sec) elapsed = 0:0:01:37 / Tue Apr 16 16:47:10 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (46046,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (46136,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (46180,0), 1 CTAs running
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(245,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (46252,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (46341,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (46425,0), 1 CTAs running
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(246,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (46489,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 29911264 (ipc=643.3) sim_rate=305216 (inst/sec) elapsed = 0:0:01:38 / Tue Apr 16 16:47:11 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (46536,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (46544,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (46562,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (46605,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (46703,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (46708,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (46734,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (46770,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (46773,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (46800,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (46864,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (46994,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(256,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (47283,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (47572,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (47879,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (47908,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 30066944 (ipc=626.4) sim_rate=303706 (inst/sec) elapsed = 0:0:01:39 / Tue Apr 16 16:47:12 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (48028,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: GPU detected kernel '_Z13aesEncrypt128PjS_i' finished on shader 11.
kernel_name = _Z13aesEncrypt128PjS_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 48029
gpu_sim_insn = 30066944
gpu_ipc =     626.0164
gpu_tot_sim_cycle = 48029
gpu_tot_sim_insn = 30066944
gpu_tot_ipc =     626.0164
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6195
gpu_stall_icnt2sh    = 6042
gpu_total_sim_rate=303706

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 509912
	L1I_total_cache_misses = 39088
	L1I_total_cache_miss_rate = 0.0767
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 32881
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1334
	L1D_cache_core[1]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2100
	L1D_cache_core[2]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2425
	L1D_cache_core[3]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1990
	L1D_cache_core[4]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1881
	L1D_cache_core[5]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1223
	L1D_cache_core[6]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1503
	L1D_cache_core[7]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2062
	L1D_cache_core[8]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2385
	L1D_cache_core[9]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1983
	L1D_cache_core[10]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1819
	L1D_cache_core[11]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2192
	L1D_cache_core[12]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2062
	L1D_cache_core[13]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2177
	L1D_cache_core[14]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1850
	L1D_total_cache_accesses = 4112
	L1D_total_cache_misses = 4112
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 28986
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 28784
	L1C_total_cache_misses = 1961
	L1C_total_cache_miss_rate = 0.0681
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 70266
L1T_cache:
	L1T_total_cache_accesses = 22616
	L1T_total_cache_misses = 30
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 22586
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 28593
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26823
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1961
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 70266
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 22586
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 393
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 470824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 39088
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32881
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 914, 914, 914, 914, 914, 914, 914, 914, 
gpgpu_n_tot_thrd_icount = 30066944
gpgpu_n_tot_w_icount = 939592
gpgpu_n_stall_shd_mem = 181124
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056
gpgpu_n_mem_write_global = 2056
gpgpu_n_mem_texture = 30
gpgpu_n_mem_const = 990
gpgpu_n_load_insn  = 65792
gpgpu_n_store_insn = 65792
gpgpu_n_shmem_insn = 6644992
gpgpu_n_tex_insn = 723712
gpgpu_n_const_mem_insn = 526336
gpgpu_n_param_mem_insn = 131584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 78490
gpgpu_stall_shd_mem[c_mem][bk_conf] = 78490
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 73648
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28986
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:296792	W0_Idle:76336	W0_Scoreboard:95890	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:939592
traffic_breakdown_coretomem[CONST_ACC_R] = 7920 {8:990,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16448 {8:2056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 279616 {136:2056,}
traffic_breakdown_coretomem[INST_ACC_R] = 25072 {8:3134,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 240 {8:30,}
traffic_breakdown_memtocore[CONST_ACC_R] = 71280 {72:990,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 279616 {136:2056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16448 {8:2056,}
traffic_breakdown_memtocore[INST_ACC_R] = 426224 {136:3134,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 4080 {136:30,}
maxmrqlatency = 339 
maxdqlatency = 0 
maxmflatency = 1346 
averagemflatency = 350 
max_icnt2mem_latency = 470 
max_icnt2sh_latency = 48028 
mrq_lat_table:2709 	650 	246 	316 	415 	391 	748 	670 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	1 	13 	1035 	3259 	611 	213 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6050 	1350 	697 	87 	32 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1669 	919 	449 	39 	0 	0 	0 	0 	0 	0 	0 	1080 	976 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	1 	12 	52 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[1]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[2]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[3]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[4]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[5]:         3         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
maximum service time to same row:
dram[0]:     13318     11619     20213     20137     28039     28259     31716     31878     39935     37241     24979     24699     21652     21752     30997     31116 
dram[1]:     10650     12549     20125     20150     27940     28262     32065     31883     39962     37243     25062     24728     21654     21737     31003     31143 
dram[2]:     11569     13427     20147     20147     27948     28237     32069     31878     39962     37282     25049     24750     21657     21635     31054     30954 
dram[3]:     10606     14347     20152     20103     27680     28005     32082     32563     39981     39939     25056     24995     21640     21781     31087     30956 
dram[4]:      7131     15290     20193     20057     28019     28008     32112     32568     39990     39942     25092     24999     21729     21812     31072     31093 
dram[5]:     10744     16197     20141     20190     28253     28013     31860     32596     37237     39945     24700     25022     21750     21660     31113     31094 
average row accesses per activate:
dram[0]: 11.500000 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 30.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 11.666667 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 22.666666 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 6233/165 = 37.775757
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        36        32        32        42        42        64        64        64        64        46        44        32        32        32        32 
dram[1]:        40        36        32        32        42        42        64        64        64        64        44        44        32        32        32        32 
dram[2]:        39        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[3]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[4]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[5]:        37        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
total reads: 4177
bank skew: 64/32 = 2.00
chip skew: 697/695 = 1.00
number of total write accesses:
dram[0]:        30        32        32        32        32        32        32        32        32        32        14        12         0         0         0         0 
dram[1]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[2]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[3]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[4]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[5]:        32        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
total reads: 2056
min_bank_accesses = 0!
chip skew: 344/342 = 1.01
average mf latency per bank:
dram[0]:        489       432       534       436       202       190       188       188       228       221       236       280       274       272       266       263
dram[1]:        544       443       492       433       190       191       192       188       222       215       234       268       276       277       265       264
dram[2]:        544       455       495       435       189       200       196       188       218       228       233       279       277       276       263       263
dram[3]:        556       454       510       430       193       191       195       188       222       228       231       266       283       277       263       267
dram[4]:        612       449       513       429       200       188       197       184       222       229       276       271       270       278       263       263
dram[5]:        508       446       439       477       185       194       187       183       216       230       261       274       269       275       262       264
maximum mf latency per bank:
dram[0]:       1111      1090      1345      1229       595       522       375       411       643       675       637       724       355       364       326       289
dram[1]:       1088      1121      1315      1226       482       524       404       392       599       603       588       711       340       381       336       294
dram[2]:       1089      1122      1318      1225       478       580       435       341       603       690       599       713       347       331       297       295
dram[3]:       1111      1105      1346      1209       522       573       414       354       613       648       616       694       396       380       282       298
dram[4]:       1091      1104      1341      1204       523       557       425       346       667       659       684       736       354       375       284       278
dram[5]:       1136      1109      1241      1277       470       558       406       318       654       667       695       733       359       332       284       292

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8007fc80, atomic=0 1 entries : 0x7f83e1a0dfc0 :  mf: uid=699613, sid11:w39, part=0, addr=0x8007fc80, load , size=128, unknown  status = IN_PARTITION_DRAM (48025), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63397 n_nop=61269 n_act=31 n_pre=15 n_req=1041 n_rd=1394 n_write=688 bw_util=0.06568
n_activity=12191 dram_eff=0.3416
bk0: 78a 61877i bk1: 72a 61904i bk2: 64a 61838i bk3: 64a 61802i bk4: 84a 62129i bk5: 84a 62060i bk6: 128a 62350i bk7: 128a 62388i bk8: 128a 62411i bk9: 128a 62304i bk10: 92a 62842i bk11: 88a 62804i bk12: 64a 63213i bk13: 64a 63200i bk14: 64a 63223i bk15: 64a 63251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.856192
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63397 n_nop=61273 n_act=32 n_pre=16 n_req=1038 n_rd=1392 n_write=684 bw_util=0.06549
n_activity=12150 dram_eff=0.3417
bk0: 80a 61836i bk1: 72a 61874i bk2: 64a 61830i bk3: 64a 61822i bk4: 84a 62177i bk5: 84a 62075i bk6: 128a 62344i bk7: 128a 62239i bk8: 128a 62412i bk9: 128a 62413i bk10: 88a 62849i bk11: 88a 62809i bk12: 64a 63198i bk13: 64a 63199i bk14: 64a 63250i bk15: 64a 63207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.837611
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63397 n_nop=61279 n_act=28 n_pre=12 n_req=1039 n_rd=1394 n_write=684 bw_util=0.06556
n_activity=11983 dram_eff=0.3468
bk0: 78a 61972i bk1: 72a 61879i bk2: 64a 61769i bk3: 64a 61744i bk4: 84a 62172i bk5: 88a 62008i bk6: 128a 62417i bk7: 128a 62181i bk8: 128a 62462i bk9: 128a 62340i bk10: 88a 62882i bk11: 88a 62777i bk12: 64a 63206i bk13: 64a 63159i bk14: 64a 63250i bk15: 64a 63215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.852122
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63397 n_nop=61281 n_act=28 n_pre=12 n_req=1038 n_rd=1392 n_write=684 bw_util=0.06549
n_activity=11981 dram_eff=0.3465
bk0: 76a 61901i bk1: 72a 61844i bk2: 64a 61830i bk3: 64a 61814i bk4: 84a 62177i bk5: 88a 62233i bk6: 128a 62325i bk7: 128a 62222i bk8: 128a 62356i bk9: 128a 62159i bk10: 88a 62824i bk11: 88a 62792i bk12: 64a 63224i bk13: 64a 63228i bk14: 64a 63225i bk15: 64a 63222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.841554
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63397 n_nop=61279 n_act=29 n_pre=13 n_req=1038 n_rd=1392 n_write=684 bw_util=0.06549
n_activity=11983 dram_eff=0.3465
bk0: 76a 61894i bk1: 72a 61849i bk2: 64a 61852i bk3: 64a 61728i bk4: 84a 62200i bk5: 88a 62268i bk6: 128a 62354i bk7: 128a 62313i bk8: 128a 62363i bk9: 128a 62247i bk10: 88a 62841i bk11: 88a 62760i bk12: 64a 63221i bk13: 64a 63178i bk14: 64a 63207i bk15: 64a 63229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.826285
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x8007fb80, atomic=0 1 entries : 0x7f83e1a305d0 :  mf: uid=699612, sid11:w37, part=5, addr=0x8007fb80, load , size=128, unknown  status = IN_PARTITION_DRAM (48019), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63397 n_nop=61279 n_act=28 n_pre=12 n_req=1039 n_rd=1390 n_write=688 bw_util=0.06556
n_activity=12164 dram_eff=0.3417
bk0: 74a 61856i bk1: 72a 61842i bk2: 64a 61715i bk3: 64a 61795i bk4: 84a 62114i bk5: 88a 62136i bk6: 128a 62435i bk7: 128a 62402i bk8: 128a 62400i bk9: 128a 62323i bk10: 88a 62820i bk11: 88a 62784i bk12: 64a 63246i bk13: 64a 63211i bk14: 64a 63224i bk15: 64a 63235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.828036

========= L2 cache stats =========
L2_cache_bank[0]: Access = 781, Miss = 351, Miss_rate = 0.449, Pending_hits = 21, Reservation_fails = 641
L2_cache_bank[1]: Access = 651, Miss = 346, Miss_rate = 0.531, Pending_hits = 8, Reservation_fails = 155
L2_cache_bank[2]: Access = 806, Miss = 350, Miss_rate = 0.434, Pending_hits = 22, Reservation_fails = 400
L2_cache_bank[3]: Access = 662, Miss = 346, Miss_rate = 0.523, Pending_hits = 8, Reservation_fails = 155
L2_cache_bank[4]: Access = 743, Miss = 349, Miss_rate = 0.470, Pending_hits = 15, Reservation_fails = 283
L2_cache_bank[5]: Access = 657, Miss = 348, Miss_rate = 0.530, Pending_hits = 10, Reservation_fails = 230
L2_cache_bank[6]: Access = 626, Miss = 348, Miss_rate = 0.556, Pending_hits = 12, Reservation_fails = 221
L2_cache_bank[7]: Access = 655, Miss = 348, Miss_rate = 0.531, Pending_hits = 10, Reservation_fails = 269
L2_cache_bank[8]: Access = 722, Miss = 348, Miss_rate = 0.482, Pending_hits = 20, Reservation_fails = 382
L2_cache_bank[9]: Access = 647, Miss = 348, Miss_rate = 0.538, Pending_hits = 10, Reservation_fails = 171
L2_cache_bank[10]: Access = 671, Miss = 347, Miss_rate = 0.517, Pending_hits = 13, Reservation_fails = 256
L2_cache_bank[11]: Access = 645, Miss = 348, Miss_rate = 0.540, Pending_hits = 8, Reservation_fails = 175
L2_total_cache_accesses = 8266
L2_total_cache_misses = 4177
L2_total_cache_miss_rate = 0.5053
L2_total_cache_pending_hits = 157
L2_total_cache_reservation_fails = 3338
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 57
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 892
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 732
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 179
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3018
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 87
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2369
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=31126
icnt_total_pkts_simt_to_mem=16490
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.1793
	minimum = 6
	maximum = 427
Network latency average = 10.8523
	minimum = 6
	maximum = 421
Slowest packet = 1384
Flit latency average = 9.82306
	minimum = 6
	maximum = 417
Slowest flit = 36a8
Fragmentation average = 0.0955117
	minimum = 0
	maximum = 266
Injected packet rate average = 0.0127485
	minimum = 0.0109934 (at node 4)
	maximum = 0.0167815 (at node 11)
Accepted packet rate average = 0.0127485
	minimum = 0.0109934 (at node 4)
	maximum = 0.0167815 (at node 11)
Injected flit rate average = 0.0367186
	minimum = 0.0223198 (at node 4)
	maximum = 0.0653772 (at node 11)
Accepted flit rate average= 0.0367186
	minimum = 0.0271919 (at node 15)
	maximum = 0.0456391 (at node c)
Injected packet length average = 2.88023
Accepted packet length average = 2.88023
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.1793 (1 samples)
	minimum = 6 (1 samples)
	maximum = 427 (1 samples)
Network latency average = 10.8523 (1 samples)
	minimum = 6 (1 samples)
	maximum = 421 (1 samples)
Flit latency average = 9.82306 (1 samples)
	minimum = 6 (1 samples)
	maximum = 417 (1 samples)
Fragmentation average = 0.0955117 (1 samples)
	minimum = 0 (1 samples)
	maximum = 266 (1 samples)
Injected packet rate average = 0.0127485 (1 samples)
	minimum = 0.0109934 (1 samples)
	maximum = 0.0167815 (1 samples)
Accepted packet rate average = 0.0127485 (1 samples)
	minimum = 0.0109934 (1 samples)
	maximum = 0.0167815 (1 samples)
Injected flit rate average = 0.0367186 (1 samples)
	minimum = 0.0223198 (1 samples)
	maximum = 0.0653772 (1 samples)
Accepted flit rate average = 0.0367186 (1 samples)
	minimum = 0.0271919 (1 samples)
	maximum = 0.0456391 (1 samples)
Injected packet size average = 2.88023 (1 samples)
Accepted packet size average = 2.88023 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 39 sec (99 sec)
gpgpu_simulation_rate = 303706 (inst/sec)
gpgpu_simulation_rate = 485 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU processing time: 98022.015625 (ms)
Total processing time: 98094.710938 (ms)


###############################################################

