// Seed: 602383504
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1 - 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  integer id_4;
  id_5(
      id_1, 1, id_1, id_3, {id_2, (id_1)}
  ); static id_6(
      .id_0(1), .id_1(1)
  );
  wire id_7;
  module_0(
      id_1, id_3, id_7
  ); id_8 :
  assert property (@(posedge id_6) id_4)
  else $display(1, 1'b0, id_2);
endmodule
