// Seed: 838939511
module module_0 (
    output tri0 id_0
);
  assign id_0 = !1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    output wand  id_2,
    input  wire  id_3,
    input  wor   id_4
);
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_3 #(
    parameter id_3 = 32'd2
) (
    input tri0 id_0,
    input wand id_1,
    input tri1 id_2,
    input tri1 _id_3
);
  tri0 \id_5 ;
  assign \id_5 = -1 == -1;
  module_2 modCall_1 (
      \id_5 ,
      \id_5
  );
  logic [id_3 : id_3] id_6;
  wire id_7;
  wire [id_3  -  -1 : $realtime] id_8;
endmodule
