<stg><name>StreamingFxdMatrixVe</name>


<trans_list>

<trans id="1235" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="2" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="18" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  %sf = alloca i32

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:1  %accReg_V = alloca i24

]]></Node>
<StgValue><ssdm name="accReg_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:2  %accReg_V_1 = alloca i24

]]></Node>
<StgValue><ssdm name="accReg_V_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:3  %accReg_V_2 = alloca i24

]]></Node>
<StgValue><ssdm name="accReg_V_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:4  %accReg_V_3 = alloca i24

]]></Node>
<StgValue><ssdm name="accReg_V_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:5  %accReg_V_4 = alloca i24

]]></Node>
<StgValue><ssdm name="accReg_V_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:6  %accReg_V_5 = alloca i24

]]></Node>
<StgValue><ssdm name="accReg_V_5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:7  %accReg_V_6 = alloca i24

]]></Node>
<StgValue><ssdm name="accReg_V_6"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:8  %accReg_V_7 = alloca i24

]]></Node>
<StgValue><ssdm name="accReg_V_7"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:9  %accReg_V_8 = alloca i24

]]></Node>
<StgValue><ssdm name="accReg_V_8"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:10  %accReg_V_9 = alloca i24

]]></Node>
<StgValue><ssdm name="accReg_V_9"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:11  %accReg_V_10 = alloca i24

]]></Node>
<StgValue><ssdm name="accReg_V_10"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:12  %accReg_V_11 = alloca i24

]]></Node>
<StgValue><ssdm name="accReg_V_11"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:13  %accReg_V_12 = alloca i24

]]></Node>
<StgValue><ssdm name="accReg_V_12"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:14  %accReg_V_13 = alloca i24

]]></Node>
<StgValue><ssdm name="accReg_V_13"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:15  %accReg_V_14 = alloca i24

]]></Node>
<StgValue><ssdm name="accReg_V_14"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:16  %accReg_V_s = alloca i24

]]></Node>
<StgValue><ssdm name="accReg_V_s"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:17  %nf = alloca i32

]]></Node>
<StgValue><ssdm name="nf"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:18  call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i24* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:20  %inputBuf_V = alloca [9 x i24], align 4

]]></Node>
<StgValue><ssdm name="inputBuf_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:21  store i32 0, i32* %nf

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:22  store i24 0, i24* %accReg_V_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:23  store i24 0, i24* %accReg_V_14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:24  store i24 0, i24* %accReg_V_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:25  store i24 0, i24* %accReg_V_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:26  store i24 0, i24* %accReg_V_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:27  store i24 0, i24* %accReg_V_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:28  store i24 0, i24* %accReg_V_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:29  store i24 0, i24* %accReg_V_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:30  store i24 0, i24* %accReg_V_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:31  store i24 0, i24* %accReg_V_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:32  store i24 0, i24* %accReg_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:33  store i24 0, i24* %accReg_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:34  store i24 0, i24* %accReg_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:35  store i24 0, i24* %accReg_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:36  store i24 0, i24* %accReg_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:37  store i24 0, i24* %accReg_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:38  store i32 0, i32* %sf

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:39  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
:0  %i3 = phi i15 [ 0, %arrayctor.loop1.preheader ], [ %i, %._crit_edge1237 ]

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %exitcond = icmp eq i15 %i3, -368

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32400, i64 32400, i64 32400)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %i = add i15 %i3, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %4, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:1  %sf_load = load i32* %sf

]]></Node>
<StgValue><ssdm name="sf_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:544  %sf_6 = add i32 1, %sf_load

]]></Node>
<StgValue><ssdm name="sf_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
:0  %nf_load = load i32* %nf

]]></Node>
<StgValue><ssdm name="nf_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str199)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_s = icmp eq i32 %nf_load, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
:4  %sf_load_8 = load i32* %sf

]]></Node>
<StgValue><ssdm name="sf_load_8"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_s, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:18  %nf_load_1 = load i32* %nf

]]></Node>
<StgValue><ssdm name="nf_load_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:19  %tmp_1242 = shl i32 %nf_load_1, 3

]]></Node>
<StgValue><ssdm name="tmp_1242"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:20  %tmp1 = add i32 %sf_load, %nf_load_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:21  %tmp_78 = add i32 %tmp_1242, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:545  %tmp_112 = icmp eq i32 %sf_6, 9

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:546  br i1 %tmp_112, label %.preheader1230.preheader_ifconv, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv.._crit_edge1237_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv.._crit_edge1237_crit_edge:16  store i32 %sf_6, i32* %sf

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:468  %nf_6 = add i32 1, %nf_load_1

]]></Node>
<StgValue><ssdm name="nf_6"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:488  store i32 0, i32* %sf

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge1237:0  %empty_1187 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str199, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_1187"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1237:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_77 = zext i32 %sf_load_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inputBuf_V_addr_5 = getelementptr [9 x i24]* %inputBuf_V, i64 0, i64 %tmp_77

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_5"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="4">
<![CDATA[
:2  %inElem_V_1 = load i24* %inputBuf_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="inElem_V_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:0  %tmp_V_21 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_21"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:22  %tmp_79 = zext i32 %tmp_78 to i64

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:23  %weightMem_0_V_addr = getelementptr [36 x i3]* %weightMem_0_V, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="weightMem_0_V_addr"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:24  %weightMem_0_V_load = load i3* %weightMem_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_0_V_load"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:64  %weightMem_1_V_addr = getelementptr [36 x i3]* %weightMem_1_V, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="weightMem_1_V_addr"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:65  %weightMem_1_V_load = load i3* %weightMem_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_1_V_load"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:96  %weightMem_2_V_addr = getelementptr [36 x i3]* %weightMem_2_V, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="weightMem_2_V_addr"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:97  %weightMem_2_V_load = load i3* %weightMem_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_2_V_load"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:128  %weightMem_3_V_addr = getelementptr [36 x i3]* %weightMem_3_V, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="weightMem_3_V_addr"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:129  %weightMem_3_V_load = load i3* %weightMem_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_3_V_load"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:160  %weightMem_4_V_addr = getelementptr [36 x i3]* %weightMem_4_V, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="weightMem_4_V_addr"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:161  %weightMem_4_V_load = load i3* %weightMem_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_4_V_load"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:192  %weightMem_5_V_addr = getelementptr [36 x i3]* %weightMem_5_V, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="weightMem_5_V_addr"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:193  %weightMem_5_V_load = load i3* %weightMem_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_5_V_load"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:224  %weightMem_6_V_addr = getelementptr [36 x i3]* %weightMem_6_V, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="weightMem_6_V_addr"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:225  %weightMem_6_V_load = load i3* %weightMem_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_6_V_load"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:256  %weightMem_7_V_addr = getelementptr [36 x i3]* %weightMem_7_V, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="weightMem_7_V_addr"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:257  %weightMem_7_V_load = load i3* %weightMem_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_7_V_load"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:469  %tmp_114 = icmp eq i32 %nf_6, 4

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:470  %p_1_1186 = select i1 %tmp_114, i32 0, i32 %nf_6

]]></Node>
<StgValue><ssdm name="p_1_1186"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:471  store i32 %p_1_1186, i32* %nf

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="108" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="4">
<![CDATA[
:2  %inElem_V_1 = load i24* %inputBuf_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="inElem_V_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_76 = zext i32 %sf_load_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %inputBuf_V_addr = getelementptr [9 x i24]* %inputBuf_V, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="24" op_1_bw="4">
<![CDATA[
:3  store i24 %tmp_V_21, i24* %inputBuf_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:24  %weightMem_0_V_load = load i3* %weightMem_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_0_V_load"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:65  %weightMem_1_V_load = load i3* %weightMem_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_1_V_load"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:97  %weightMem_2_V_load = load i3* %weightMem_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_2_V_load"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:129  %weightMem_3_V_load = load i3* %weightMem_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_3_V_load"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:161  %weightMem_4_V_load = load i3* %weightMem_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_4_V_load"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:193  %weightMem_5_V_load = load i3* %weightMem_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_5_V_load"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:225  %weightMem_6_V_load = load i3* %weightMem_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_6_V_load"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:257  %weightMem_7_V_load = load i3* %weightMem_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_7_V_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:0  %p_Val2_s = phi i24 [ %tmp_V_21, %2 ], [ %inElem_V_1, %3 ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:25  %tmp_1243 = trunc i24 %p_Val2_s to i8

]]></Node>
<StgValue><ssdm name="tmp_1243"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:27  %tmp_339_0_cast = sext i8 %tmp_1243 to i9

]]></Node>
<StgValue><ssdm name="tmp_339_0_cast"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:28  %mf = sub i9 0, %tmp_339_0_cast

]]></Node>
<StgValue><ssdm name="mf"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:32  %p_Result_33_0_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_33_0_1"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:34  %tmp_339_0_1_cast = sext i8 %p_Result_33_0_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_339_0_1_cast"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:35  %mf_0_1 = sub i9 0, %tmp_339_0_1_cast

]]></Node>
<StgValue><ssdm name="mf_0_1"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:41  %p_Result_33_0_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_33_0_2"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:288  %weightMem_8_V_addr = getelementptr [36 x i3]* %weightMem_8_V, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="weightMem_8_V_addr"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:289  %weightMem_8_V_load = load i3* %weightMem_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_8_V_load"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:320  %weightMem_9_V_addr = getelementptr [36 x i3]* %weightMem_9_V, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="weightMem_9_V_addr"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:321  %weightMem_9_V_load = load i3* %weightMem_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_9_V_load"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:352  %weightMem_10_V_addr = getelementptr [36 x i3]* %weightMem_10_V, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="weightMem_10_V_addr"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:353  %weightMem_10_V_load = load i3* %weightMem_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_10_V_load"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:384  %weightMem_11_V_addr = getelementptr [36 x i3]* %weightMem_11_V, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="weightMem_11_V_addr"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:385  %weightMem_11_V_load = load i3* %weightMem_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_11_V_load"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:416  %weightMem_12_V_addr = getelementptr [36 x i3]* %weightMem_12_V, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="weightMem_12_V_addr"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:417  %weightMem_12_V_load = load i3* %weightMem_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_12_V_load"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:448  %weightMem_13_V_addr = getelementptr [36 x i3]* %weightMem_13_V, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="weightMem_13_V_addr"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:449  %weightMem_13_V_load = load i3* %weightMem_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_13_V_load"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:480  %weightMem_14_V_addr = getelementptr [36 x i3]* %weightMem_14_V, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="weightMem_14_V_addr"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:481  %weightMem_14_V_load = load i3* %weightMem_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_14_V_load"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:512  %weightMem_15_V_addr = getelementptr [36 x i3]* %weightMem_15_V, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="weightMem_15_V_addr"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:513  %weightMem_15_V_load = load i3* %weightMem_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_15_V_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:26  %tmp_1244 = trunc i3 %weightMem_0_V_load to i1

]]></Node>
<StgValue><ssdm name="tmp_1244"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:29  %tmp_80 = select i1 %tmp_1244, i9 %tmp_339_0_cast, i9 %mf

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:30  %rhs_V_7 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_80, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:31  %intReg_0_V_cast = sext i10 %rhs_V_7 to i11

]]></Node>
<StgValue><ssdm name="intReg_0_V_cast"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:33  %tmp_1245 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_0_V_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1245"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:36  %tmp_81 = select i1 %tmp_1245, i9 %tmp_339_0_1_cast, i9 %mf_0_1

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:37  %rhs_V_7_0_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_81, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_0_1"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:38  %rhs_V_7_0_1_cast_cas = sext i10 %rhs_V_7_0_1 to i11

]]></Node>
<StgValue><ssdm name="rhs_V_7_0_1_cast_cas"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:39  %intReg_0_V = add i11 %intReg_0_V_cast, %rhs_V_7_0_1_cast_cas

]]></Node>
<StgValue><ssdm name="intReg_0_V"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:40  %intReg_0_V_1_cast = sext i11 %intReg_0_V to i12

]]></Node>
<StgValue><ssdm name="intReg_0_V_1_cast"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:42  %tmp_1246 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_0_V_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1246"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:43  %tmp_339_0_2_cast = sext i8 %p_Result_33_0_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_339_0_2_cast"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:44  %mf_0_2 = sub i9 0, %tmp_339_0_2_cast

]]></Node>
<StgValue><ssdm name="mf_0_2"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:45  %tmp_82 = select i1 %tmp_1246, i9 %tmp_339_0_2_cast, i9 %mf_0_2

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:46  %rhs_V_7_0_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_82, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_0_2"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:47  %rhs_V_7_0_2_cast_cas = sext i10 %rhs_V_7_0_2 to i12

]]></Node>
<StgValue><ssdm name="rhs_V_7_0_2_cast_cas"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:48  %intReg_0_V_1 = add i12 %rhs_V_7_0_2_cast_cas, %intReg_0_V_1_cast

]]></Node>
<StgValue><ssdm name="intReg_0_V_1"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:66  %tmp_1249 = trunc i3 %weightMem_1_V_load to i1

]]></Node>
<StgValue><ssdm name="tmp_1249"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:67  %tmp_84 = select i1 %tmp_1249, i9 %tmp_339_0_cast, i9 %mf

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:68  %rhs_V_7_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_84, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_1"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:69  %intReg_1_V_cast = sext i10 %rhs_V_7_1 to i11

]]></Node>
<StgValue><ssdm name="intReg_1_V_cast"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:70  %tmp_1250 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_1_V_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1250"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:71  %tmp_85 = select i1 %tmp_1250, i9 %tmp_339_0_1_cast, i9 %mf_0_1

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:72  %rhs_V_7_1_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_85, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_1_1"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:73  %rhs_V_7_1_1_cast_cas = sext i10 %rhs_V_7_1_1 to i11

]]></Node>
<StgValue><ssdm name="rhs_V_7_1_1_cast_cas"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:74  %intReg_1_V = add i11 %rhs_V_7_1_1_cast_cas, %intReg_1_V_cast

]]></Node>
<StgValue><ssdm name="intReg_1_V"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:75  %intReg_1_V_1_cast = sext i11 %intReg_1_V to i12

]]></Node>
<StgValue><ssdm name="intReg_1_V_1_cast"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:76  %tmp_1251 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_1_V_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1251"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:77  %tmp_86 = select i1 %tmp_1251, i9 %tmp_339_0_2_cast, i9 %mf_0_2

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:78  %rhs_V_7_1_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_86, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_1_2"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:79  %rhs_V_7_1_2_cast_cas = sext i10 %rhs_V_7_1_2 to i12

]]></Node>
<StgValue><ssdm name="rhs_V_7_1_2_cast_cas"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:80  %intReg_1_V_1 = add i12 %rhs_V_7_1_2_cast_cas, %intReg_1_V_1_cast

]]></Node>
<StgValue><ssdm name="intReg_1_V_1"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:98  %tmp_1254 = trunc i3 %weightMem_2_V_load to i1

]]></Node>
<StgValue><ssdm name="tmp_1254"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:99  %tmp_87 = select i1 %tmp_1254, i9 %tmp_339_0_cast, i9 %mf

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:100  %rhs_V_7_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_87, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_2"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:101  %intReg_2_V_cast = sext i10 %rhs_V_7_2 to i11

]]></Node>
<StgValue><ssdm name="intReg_2_V_cast"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:102  %tmp_1255 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_2_V_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1255"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:103  %tmp_88 = select i1 %tmp_1255, i9 %tmp_339_0_1_cast, i9 %mf_0_1

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:104  %rhs_V_7_2_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_88, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_2_1"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:105  %rhs_V_7_2_1_cast_cas = sext i10 %rhs_V_7_2_1 to i11

]]></Node>
<StgValue><ssdm name="rhs_V_7_2_1_cast_cas"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:106  %intReg_2_V = add i11 %rhs_V_7_2_1_cast_cas, %intReg_2_V_cast

]]></Node>
<StgValue><ssdm name="intReg_2_V"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:107  %intReg_2_V_1_cast = sext i11 %intReg_2_V to i12

]]></Node>
<StgValue><ssdm name="intReg_2_V_1_cast"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:108  %tmp_1256 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_2_V_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1256"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:109  %tmp_89 = select i1 %tmp_1256, i9 %tmp_339_0_2_cast, i9 %mf_0_2

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:110  %rhs_V_7_2_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_89, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_2_2"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:111  %rhs_V_7_2_2_cast_cas = sext i10 %rhs_V_7_2_2 to i12

]]></Node>
<StgValue><ssdm name="rhs_V_7_2_2_cast_cas"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:112  %intReg_2_V_1 = add i12 %rhs_V_7_2_2_cast_cas, %intReg_2_V_1_cast

]]></Node>
<StgValue><ssdm name="intReg_2_V_1"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:130  %tmp_1259 = trunc i3 %weightMem_3_V_load to i1

]]></Node>
<StgValue><ssdm name="tmp_1259"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:131  %tmp_90 = select i1 %tmp_1259, i9 %tmp_339_0_cast, i9 %mf

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:132  %rhs_V_7_3 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_90, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_3"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:133  %intReg_3_V_cast = sext i10 %rhs_V_7_3 to i11

]]></Node>
<StgValue><ssdm name="intReg_3_V_cast"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:134  %tmp_1260 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_3_V_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1260"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:135  %tmp_91 = select i1 %tmp_1260, i9 %tmp_339_0_1_cast, i9 %mf_0_1

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:136  %rhs_V_7_3_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_91, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_3_1"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:137  %rhs_V_7_3_1_cast_cas = sext i10 %rhs_V_7_3_1 to i11

]]></Node>
<StgValue><ssdm name="rhs_V_7_3_1_cast_cas"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:138  %intReg_3_V = add i11 %rhs_V_7_3_1_cast_cas, %intReg_3_V_cast

]]></Node>
<StgValue><ssdm name="intReg_3_V"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:139  %intReg_3_V_1_cast = sext i11 %intReg_3_V to i12

]]></Node>
<StgValue><ssdm name="intReg_3_V_1_cast"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:140  %tmp_1261 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_3_V_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1261"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:141  %tmp_92 = select i1 %tmp_1261, i9 %tmp_339_0_2_cast, i9 %mf_0_2

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:142  %rhs_V_7_3_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_92, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_3_2"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:143  %rhs_V_7_3_2_cast_cas = sext i10 %rhs_V_7_3_2 to i12

]]></Node>
<StgValue><ssdm name="rhs_V_7_3_2_cast_cas"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:144  %intReg_3_V_1 = add i12 %rhs_V_7_3_2_cast_cas, %intReg_3_V_1_cast

]]></Node>
<StgValue><ssdm name="intReg_3_V_1"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:162  %tmp_1264 = trunc i3 %weightMem_4_V_load to i1

]]></Node>
<StgValue><ssdm name="tmp_1264"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:163  %tmp_93 = select i1 %tmp_1264, i9 %tmp_339_0_cast, i9 %mf

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:164  %rhs_V_7_4 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_93, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_4"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:165  %intReg_4_V_cast = sext i10 %rhs_V_7_4 to i11

]]></Node>
<StgValue><ssdm name="intReg_4_V_cast"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:166  %tmp_1265 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_4_V_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1265"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:167  %tmp_94 = select i1 %tmp_1265, i9 %tmp_339_0_1_cast, i9 %mf_0_1

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:168  %rhs_V_7_4_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_94, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_4_1"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:169  %rhs_V_7_4_1_cast_cas = sext i10 %rhs_V_7_4_1 to i11

]]></Node>
<StgValue><ssdm name="rhs_V_7_4_1_cast_cas"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:170  %intReg_4_V = add i11 %rhs_V_7_4_1_cast_cas, %intReg_4_V_cast

]]></Node>
<StgValue><ssdm name="intReg_4_V"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:171  %intReg_4_V_1_cast = sext i11 %intReg_4_V to i12

]]></Node>
<StgValue><ssdm name="intReg_4_V_1_cast"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:172  %tmp_1266 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_4_V_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1266"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:173  %tmp_95 = select i1 %tmp_1266, i9 %tmp_339_0_2_cast, i9 %mf_0_2

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:174  %rhs_V_7_4_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_95, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_4_2"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:175  %rhs_V_7_4_2_cast_cas = sext i10 %rhs_V_7_4_2 to i12

]]></Node>
<StgValue><ssdm name="rhs_V_7_4_2_cast_cas"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:176  %intReg_4_V_1 = add i12 %rhs_V_7_4_2_cast_cas, %intReg_4_V_1_cast

]]></Node>
<StgValue><ssdm name="intReg_4_V_1"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:194  %tmp_1269 = trunc i3 %weightMem_5_V_load to i1

]]></Node>
<StgValue><ssdm name="tmp_1269"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:195  %tmp_96 = select i1 %tmp_1269, i9 %tmp_339_0_cast, i9 %mf

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:196  %rhs_V_7_5 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_96, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_5"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:197  %intReg_5_V_cast = sext i10 %rhs_V_7_5 to i11

]]></Node>
<StgValue><ssdm name="intReg_5_V_cast"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:198  %tmp_1270 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_5_V_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1270"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:199  %tmp_97 = select i1 %tmp_1270, i9 %tmp_339_0_1_cast, i9 %mf_0_1

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:200  %rhs_V_7_5_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_97, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_5_1"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:201  %rhs_V_7_5_1_cast_cas = sext i10 %rhs_V_7_5_1 to i11

]]></Node>
<StgValue><ssdm name="rhs_V_7_5_1_cast_cas"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:202  %intReg_5_V = add i11 %rhs_V_7_5_1_cast_cas, %intReg_5_V_cast

]]></Node>
<StgValue><ssdm name="intReg_5_V"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:203  %intReg_5_V_1_cast = sext i11 %intReg_5_V to i12

]]></Node>
<StgValue><ssdm name="intReg_5_V_1_cast"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:204  %tmp_1271 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_5_V_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1271"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:205  %tmp_98 = select i1 %tmp_1271, i9 %tmp_339_0_2_cast, i9 %mf_0_2

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:206  %rhs_V_7_5_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_98, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_5_2"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:207  %rhs_V_7_5_2_cast_cas = sext i10 %rhs_V_7_5_2 to i12

]]></Node>
<StgValue><ssdm name="rhs_V_7_5_2_cast_cas"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:208  %intReg_5_V_1 = add i12 %rhs_V_7_5_2_cast_cas, %intReg_5_V_1_cast

]]></Node>
<StgValue><ssdm name="intReg_5_V_1"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:226  %tmp_1274 = trunc i3 %weightMem_6_V_load to i1

]]></Node>
<StgValue><ssdm name="tmp_1274"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:227  %tmp_99 = select i1 %tmp_1274, i9 %tmp_339_0_cast, i9 %mf

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:228  %rhs_V_7_6 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_99, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_6"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:229  %intReg_6_V_cast = sext i10 %rhs_V_7_6 to i11

]]></Node>
<StgValue><ssdm name="intReg_6_V_cast"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:230  %tmp_1275 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_6_V_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1275"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:231  %tmp_100 = select i1 %tmp_1275, i9 %tmp_339_0_1_cast, i9 %mf_0_1

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:232  %rhs_V_7_6_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_100, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_6_1"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:233  %rhs_V_7_6_1_cast_cas = sext i10 %rhs_V_7_6_1 to i11

]]></Node>
<StgValue><ssdm name="rhs_V_7_6_1_cast_cas"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:234  %intReg_6_V = add i11 %rhs_V_7_6_1_cast_cas, %intReg_6_V_cast

]]></Node>
<StgValue><ssdm name="intReg_6_V"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:235  %intReg_6_V_1_cast = sext i11 %intReg_6_V to i12

]]></Node>
<StgValue><ssdm name="intReg_6_V_1_cast"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:236  %tmp_1276 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_6_V_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1276"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:237  %tmp_101 = select i1 %tmp_1276, i9 %tmp_339_0_2_cast, i9 %mf_0_2

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:238  %rhs_V_7_6_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_101, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_6_2"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:239  %rhs_V_7_6_2_cast_cas = sext i10 %rhs_V_7_6_2 to i12

]]></Node>
<StgValue><ssdm name="rhs_V_7_6_2_cast_cas"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:240  %intReg_6_V_1 = add i12 %rhs_V_7_6_2_cast_cas, %intReg_6_V_1_cast

]]></Node>
<StgValue><ssdm name="intReg_6_V_1"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:258  %tmp_1279 = trunc i3 %weightMem_7_V_load to i1

]]></Node>
<StgValue><ssdm name="tmp_1279"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:259  %tmp_102 = select i1 %tmp_1279, i9 %tmp_339_0_cast, i9 %mf

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:260  %rhs_V_7_7 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_102, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_7"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:261  %intReg_7_V_cast = sext i10 %rhs_V_7_7 to i11

]]></Node>
<StgValue><ssdm name="intReg_7_V_cast"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:262  %tmp_1280 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_7_V_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1280"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:263  %tmp_103 = select i1 %tmp_1280, i9 %tmp_339_0_1_cast, i9 %mf_0_1

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:264  %rhs_V_7_7_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_103, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_7_1"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:265  %rhs_V_7_7_1_cast_cas = sext i10 %rhs_V_7_7_1 to i11

]]></Node>
<StgValue><ssdm name="rhs_V_7_7_1_cast_cas"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:266  %intReg_7_V = add i11 %rhs_V_7_7_1_cast_cas, %intReg_7_V_cast

]]></Node>
<StgValue><ssdm name="intReg_7_V"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:267  %intReg_7_V_1_cast = sext i11 %intReg_7_V to i12

]]></Node>
<StgValue><ssdm name="intReg_7_V_1_cast"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:268  %tmp_1281 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_7_V_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1281"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:269  %tmp_104 = select i1 %tmp_1281, i9 %tmp_339_0_2_cast, i9 %mf_0_2

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:270  %rhs_V_7_7_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_104, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_7_2"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:271  %rhs_V_7_7_2_cast_cas = sext i10 %rhs_V_7_7_2 to i12

]]></Node>
<StgValue><ssdm name="rhs_V_7_7_2_cast_cas"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:272  %intReg_7_V_1 = add i12 %rhs_V_7_7_2_cast_cas, %intReg_7_V_1_cast

]]></Node>
<StgValue><ssdm name="intReg_7_V_1"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:289  %weightMem_8_V_load = load i3* %weightMem_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_8_V_load"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:290  %tmp_1284 = trunc i3 %weightMem_8_V_load to i1

]]></Node>
<StgValue><ssdm name="tmp_1284"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:291  %tmp_105 = select i1 %tmp_1284, i9 %tmp_339_0_cast, i9 %mf

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:292  %rhs_V_7_8 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_105, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_8"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:293  %intReg_8_V_cast = sext i10 %rhs_V_7_8 to i11

]]></Node>
<StgValue><ssdm name="intReg_8_V_cast"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:294  %tmp_1285 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_8_V_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1285"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:295  %tmp_106 = select i1 %tmp_1285, i9 %tmp_339_0_1_cast, i9 %mf_0_1

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:296  %rhs_V_7_8_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_106, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_8_1"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:297  %rhs_V_7_8_1_cast_cas = sext i10 %rhs_V_7_8_1 to i11

]]></Node>
<StgValue><ssdm name="rhs_V_7_8_1_cast_cas"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:298  %intReg_8_V = add i11 %rhs_V_7_8_1_cast_cas, %intReg_8_V_cast

]]></Node>
<StgValue><ssdm name="intReg_8_V"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:321  %weightMem_9_V_load = load i3* %weightMem_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_9_V_load"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:322  %tmp_1289 = trunc i3 %weightMem_9_V_load to i1

]]></Node>
<StgValue><ssdm name="tmp_1289"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:323  %tmp_108 = select i1 %tmp_1289, i9 %tmp_339_0_cast, i9 %mf

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:324  %rhs_V_7_9 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_108, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_9"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:325  %intReg_9_V_cast = sext i10 %rhs_V_7_9 to i11

]]></Node>
<StgValue><ssdm name="intReg_9_V_cast"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:326  %tmp_1290 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_9_V_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1290"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:327  %tmp_109 = select i1 %tmp_1290, i9 %tmp_339_0_1_cast, i9 %mf_0_1

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:328  %rhs_V_7_9_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_109, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_9_1"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:329  %rhs_V_7_9_1_cast_cas = sext i10 %rhs_V_7_9_1 to i11

]]></Node>
<StgValue><ssdm name="rhs_V_7_9_1_cast_cas"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:330  %intReg_9_V = add i11 %rhs_V_7_9_1_cast_cas, %intReg_9_V_cast

]]></Node>
<StgValue><ssdm name="intReg_9_V"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:353  %weightMem_10_V_load = load i3* %weightMem_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_10_V_load"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:354  %tmp_1294 = trunc i3 %weightMem_10_V_load to i1

]]></Node>
<StgValue><ssdm name="tmp_1294"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:355  %tmp_111 = select i1 %tmp_1294, i9 %tmp_339_0_cast, i9 %mf

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:356  %rhs_V_7_s = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_111, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_s"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:357  %intReg_10_V_cast = sext i10 %rhs_V_7_s to i11

]]></Node>
<StgValue><ssdm name="intReg_10_V_cast"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:358  %tmp_1295 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_10_V_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1295"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:359  %tmp_115 = select i1 %tmp_1295, i9 %tmp_339_0_1_cast, i9 %mf_0_1

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:360  %rhs_V_7_10_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_115, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_10_1"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:361  %rhs_V_7_10_1_cast_ca = sext i10 %rhs_V_7_10_1 to i11

]]></Node>
<StgValue><ssdm name="rhs_V_7_10_1_cast_ca"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:362  %intReg_10_V = add i11 %rhs_V_7_10_1_cast_ca, %intReg_10_V_cast

]]></Node>
<StgValue><ssdm name="intReg_10_V"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:385  %weightMem_11_V_load = load i3* %weightMem_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_11_V_load"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:386  %tmp_1299 = trunc i3 %weightMem_11_V_load to i1

]]></Node>
<StgValue><ssdm name="tmp_1299"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:387  %tmp_117 = select i1 %tmp_1299, i9 %tmp_339_0_cast, i9 %mf

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:388  %rhs_V_7_10 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_117, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_10"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:389  %intReg_11_V_cast = sext i10 %rhs_V_7_10 to i11

]]></Node>
<StgValue><ssdm name="intReg_11_V_cast"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:390  %tmp_1300 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_11_V_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1300"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:391  %tmp_118 = select i1 %tmp_1300, i9 %tmp_339_0_1_cast, i9 %mf_0_1

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:392  %rhs_V_7_11_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_118, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_11_1"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:393  %rhs_V_7_11_1_cast_ca = sext i10 %rhs_V_7_11_1 to i11

]]></Node>
<StgValue><ssdm name="rhs_V_7_11_1_cast_ca"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:394  %intReg_11_V = add i11 %rhs_V_7_11_1_cast_ca, %intReg_11_V_cast

]]></Node>
<StgValue><ssdm name="intReg_11_V"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:417  %weightMem_12_V_load = load i3* %weightMem_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_12_V_load"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:418  %tmp_1304 = trunc i3 %weightMem_12_V_load to i1

]]></Node>
<StgValue><ssdm name="tmp_1304"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:419  %tmp_120 = select i1 %tmp_1304, i9 %tmp_339_0_cast, i9 %mf

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:420  %rhs_V_7_11 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_120, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_11"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:421  %intReg_12_V_cast = sext i10 %rhs_V_7_11 to i11

]]></Node>
<StgValue><ssdm name="intReg_12_V_cast"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:422  %tmp_1305 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_12_V_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1305"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:423  %tmp_121 = select i1 %tmp_1305, i9 %tmp_339_0_1_cast, i9 %mf_0_1

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:424  %rhs_V_7_12_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_121, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_12_1"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:425  %rhs_V_7_12_1_cast_ca = sext i10 %rhs_V_7_12_1 to i11

]]></Node>
<StgValue><ssdm name="rhs_V_7_12_1_cast_ca"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:426  %intReg_12_V = add i11 %rhs_V_7_12_1_cast_ca, %intReg_12_V_cast

]]></Node>
<StgValue><ssdm name="intReg_12_V"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:449  %weightMem_13_V_load = load i3* %weightMem_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_13_V_load"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:450  %tmp_1309 = trunc i3 %weightMem_13_V_load to i1

]]></Node>
<StgValue><ssdm name="tmp_1309"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:451  %tmp_123 = select i1 %tmp_1309, i9 %tmp_339_0_cast, i9 %mf

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:452  %rhs_V_7_12 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_123, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_12"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:453  %intReg_13_V_cast = sext i10 %rhs_V_7_12 to i11

]]></Node>
<StgValue><ssdm name="intReg_13_V_cast"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:454  %tmp_1310 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_13_V_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1310"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:455  %tmp_124 = select i1 %tmp_1310, i9 %tmp_339_0_1_cast, i9 %mf_0_1

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:456  %rhs_V_7_13_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_124, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_13_1"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:457  %rhs_V_7_13_1_cast_ca = sext i10 %rhs_V_7_13_1 to i11

]]></Node>
<StgValue><ssdm name="rhs_V_7_13_1_cast_ca"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:458  %intReg_13_V = add i11 %rhs_V_7_13_1_cast_ca, %intReg_13_V_cast

]]></Node>
<StgValue><ssdm name="intReg_13_V"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:481  %weightMem_14_V_load = load i3* %weightMem_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_14_V_load"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:482  %tmp_1314 = trunc i3 %weightMem_14_V_load to i1

]]></Node>
<StgValue><ssdm name="tmp_1314"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:483  %tmp_126 = select i1 %tmp_1314, i9 %tmp_339_0_cast, i9 %mf

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:484  %rhs_V_7_13 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_126, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_13"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:485  %intReg_14_V_cast = sext i10 %rhs_V_7_13 to i11

]]></Node>
<StgValue><ssdm name="intReg_14_V_cast"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:486  %tmp_1315 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_14_V_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1315"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:487  %tmp_127 = select i1 %tmp_1315, i9 %tmp_339_0_1_cast, i9 %mf_0_1

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:488  %rhs_V_7_14_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_127, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_14_1"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:489  %rhs_V_7_14_1_cast_ca = sext i10 %rhs_V_7_14_1 to i11

]]></Node>
<StgValue><ssdm name="rhs_V_7_14_1_cast_ca"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:490  %intReg_14_V = add i11 %rhs_V_7_14_1_cast_ca, %intReg_14_V_cast

]]></Node>
<StgValue><ssdm name="intReg_14_V"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="3" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:513  %weightMem_15_V_load = load i3* %weightMem_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_15_V_load"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:514  %tmp_1319 = trunc i3 %weightMem_15_V_load to i1

]]></Node>
<StgValue><ssdm name="tmp_1319"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:515  %tmp_129 = select i1 %tmp_1319, i9 %tmp_339_0_cast, i9 %mf

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:516  %rhs_V_7_14 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_129, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_14"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:517  %intReg_15_V_cast = sext i10 %rhs_V_7_14 to i11

]]></Node>
<StgValue><ssdm name="intReg_15_V_cast"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:518  %tmp_1320 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_15_V_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1320"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:519  %tmp_130 = select i1 %tmp_1320, i9 %tmp_339_0_1_cast, i9 %mf_0_1

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:520  %rhs_V_7_15_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_130, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_15_1"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:521  %rhs_V_7_15_1_cast_ca = sext i10 %rhs_V_7_15_1 to i11

]]></Node>
<StgValue><ssdm name="rhs_V_7_15_1_cast_ca"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:522  %intReg_15_V = add i11 %rhs_V_7_15_1_cast_ca, %intReg_15_V_cast

]]></Node>
<StgValue><ssdm name="intReg_15_V"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:0  %tmp_113 = zext i32 %nf_load_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:1  %alphaMem_0_V_addr = getelementptr [4 x i24]* %alphaMem_0_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="alphaMem_0_V_addr"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:2  %alphaMem_0_V_load = load i24* %alphaMem_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_0_V_load"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:29  %alphaMem_1_V_addr = getelementptr [4 x i24]* %alphaMem_1_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="alphaMem_1_V_addr"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:30  %alphaMem_1_V_load = load i24* %alphaMem_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_1_V_load"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:57  %alphaMem_2_V_addr = getelementptr [4 x i24]* %alphaMem_2_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="alphaMem_2_V_addr"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:58  %alphaMem_2_V_load = load i24* %alphaMem_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_2_V_load"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:85  %alphaMem_3_V_addr = getelementptr [4 x i24]* %alphaMem_3_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="alphaMem_3_V_addr"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:86  %alphaMem_3_V_load = load i24* %alphaMem_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_3_V_load"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:113  %alphaMem_4_V_addr = getelementptr [4 x i24]* %alphaMem_4_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="alphaMem_4_V_addr"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:114  %alphaMem_4_V_load = load i24* %alphaMem_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_4_V_load"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:141  %alphaMem_5_V_addr = getelementptr [4 x i24]* %alphaMem_5_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="alphaMem_5_V_addr"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:142  %alphaMem_5_V_load = load i24* %alphaMem_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_5_V_load"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:169  %alphaMem_6_V_addr = getelementptr [4 x i24]* %alphaMem_6_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="alphaMem_6_V_addr"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:170  %alphaMem_6_V_load = load i24* %alphaMem_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_6_V_load"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:197  %alphaMem_7_V_addr = getelementptr [4 x i24]* %alphaMem_7_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="alphaMem_7_V_addr"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:198  %alphaMem_7_V_load = load i24* %alphaMem_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_7_V_load"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:225  %alphaMem_8_V_addr = getelementptr [4 x i24]* %alphaMem_8_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="alphaMem_8_V_addr"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:226  %alphaMem_8_V_load = load i24* %alphaMem_8_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_8_V_load"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:253  %alphaMem_9_V_addr = getelementptr [4 x i24]* %alphaMem_9_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="alphaMem_9_V_addr"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:254  %alphaMem_9_V_load = load i24* %alphaMem_9_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_9_V_load"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:281  %alphaMem_10_V_addr = getelementptr [4 x i24]* %alphaMem_10_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="alphaMem_10_V_addr"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:282  %alphaMem_10_V_load = load i24* %alphaMem_10_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_10_V_load"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:309  %alphaMem_11_V_addr = getelementptr [4 x i24]* %alphaMem_11_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="alphaMem_11_V_addr"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:310  %alphaMem_11_V_load = load i24* %alphaMem_11_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_11_V_load"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:337  %alphaMem_12_V_addr = getelementptr [4 x i24]* %alphaMem_12_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="alphaMem_12_V_addr"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:338  %alphaMem_12_V_load = load i24* %alphaMem_12_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_12_V_load"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:365  %alphaMem_13_V_addr = getelementptr [4 x i24]* %alphaMem_13_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="alphaMem_13_V_addr"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:366  %alphaMem_13_V_load = load i24* %alphaMem_13_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_13_V_load"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:393  %alphaMem_14_V_addr = getelementptr [4 x i24]* %alphaMem_14_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="alphaMem_14_V_addr"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:394  %alphaMem_14_V_load = load i24* %alphaMem_14_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_14_V_load"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:421  %alphaMem_15_V_addr = getelementptr [4 x i24]* %alphaMem_15_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="alphaMem_15_V_addr"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:422  %alphaMem_15_V_load = load i24* %alphaMem_15_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_15_V_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:2  %accReg_V_load = load i24* %accReg_V

]]></Node>
<StgValue><ssdm name="accReg_V_load"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:3  %accReg_V_1_load = load i24* %accReg_V_1

]]></Node>
<StgValue><ssdm name="accReg_V_1_load"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:4  %accReg_V_2_load = load i24* %accReg_V_2

]]></Node>
<StgValue><ssdm name="accReg_V_2_load"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:5  %accReg_V_3_load = load i24* %accReg_V_3

]]></Node>
<StgValue><ssdm name="accReg_V_3_load"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:6  %accReg_V_4_load = load i24* %accReg_V_4

]]></Node>
<StgValue><ssdm name="accReg_V_4_load"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:7  %accReg_V_5_load = load i24* %accReg_V_5

]]></Node>
<StgValue><ssdm name="accReg_V_5_load"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:8  %accReg_V_6_load = load i24* %accReg_V_6

]]></Node>
<StgValue><ssdm name="accReg_V_6_load"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:9  %accReg_V_7_load = load i24* %accReg_V_7

]]></Node>
<StgValue><ssdm name="accReg_V_7_load"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:49  %intReg_0_V_2 = sext i12 %intReg_0_V_1 to i24

]]></Node>
<StgValue><ssdm name="intReg_0_V_2"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="25" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:50  %lhs_V = sext i24 %accReg_V_load to i25

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="25" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:51  %rhs_V = sext i12 %intReg_0_V_1 to i25

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:52  %ret_V_11 = add nsw i25 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:53  %tmp_1247 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1247"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:54  %accReg_0_V = add i24 %intReg_0_V_2, %accReg_V_load

]]></Node>
<StgValue><ssdm name="accReg_0_V"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:55  %tmp_1248 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_0_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1248"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:56  %tmp_83 = xor i1 %tmp_1248, true

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:57  %underflow_2 = and i1 %tmp_1247, %tmp_83

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:58  %brmerge3 = xor i1 %tmp_1247, %tmp_1248

]]></Node>
<StgValue><ssdm name="brmerge3"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:59  %p_Result_36_0_not = xor i1 %tmp_1247, true

]]></Node>
<StgValue><ssdm name="p_Result_36_0_not"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:60  %brmerge4 = or i1 %tmp_1248, %p_Result_36_0_not

]]></Node>
<StgValue><ssdm name="brmerge4"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:61  %p_Val2_1_0_mux = select i1 %brmerge3, i24 8388607, i24 %accReg_0_V

]]></Node>
<StgValue><ssdm name="p_Val2_1_0_mux"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:62  %accReg_0_V_1 = select i1 %underflow_2, i24 -8388608, i24 %accReg_0_V

]]></Node>
<StgValue><ssdm name="accReg_0_V_1"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:63  %accReg_V_0_1 = select i1 %brmerge4, i24 %p_Val2_1_0_mux, i24 %accReg_0_V_1

]]></Node>
<StgValue><ssdm name="accReg_V_0_1"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:81  %intReg_1_V_2 = sext i12 %intReg_1_V_1 to i24

]]></Node>
<StgValue><ssdm name="intReg_1_V_2"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="25" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:82  %lhs_V_1 = sext i24 %accReg_V_1_load to i25

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="25" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:83  %rhs_V_1 = sext i12 %intReg_1_V_1 to i25

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:84  %ret_V_11_1 = add nsw i25 %lhs_V_1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_11_1"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:85  %tmp_1252 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_1, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1252"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:86  %accReg_1_V = add i24 %intReg_1_V_2, %accReg_V_1_load

]]></Node>
<StgValue><ssdm name="accReg_1_V"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:87  %tmp_1253 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_1_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1253"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:88  %tmp_345_1 = xor i1 %tmp_1253, true

]]></Node>
<StgValue><ssdm name="tmp_345_1"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:89  %underflow_2_1 = and i1 %tmp_1252, %tmp_345_1

]]></Node>
<StgValue><ssdm name="underflow_2_1"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:90  %brmerge3_1 = xor i1 %tmp_1252, %tmp_1253

]]></Node>
<StgValue><ssdm name="brmerge3_1"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:91  %p_Result_36_1_not = xor i1 %tmp_1252, true

]]></Node>
<StgValue><ssdm name="p_Result_36_1_not"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:92  %brmerge8 = or i1 %tmp_1253, %p_Result_36_1_not

]]></Node>
<StgValue><ssdm name="brmerge8"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:93  %p_Val2_1_1_mux = select i1 %brmerge3_1, i24 8388607, i24 %accReg_1_V

]]></Node>
<StgValue><ssdm name="p_Val2_1_1_mux"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:94  %accReg_1_V_1 = select i1 %underflow_2_1, i24 -8388608, i24 %accReg_1_V

]]></Node>
<StgValue><ssdm name="accReg_1_V_1"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:95  %accReg_V_1_1 = select i1 %brmerge8, i24 %p_Val2_1_1_mux, i24 %accReg_1_V_1

]]></Node>
<StgValue><ssdm name="accReg_V_1_1"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:113  %intReg_2_V_2 = sext i12 %intReg_2_V_1 to i24

]]></Node>
<StgValue><ssdm name="intReg_2_V_2"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="25" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:114  %lhs_V_2 = sext i24 %accReg_V_2_load to i25

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="25" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:115  %rhs_V_2 = sext i12 %intReg_2_V_1 to i25

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:116  %ret_V_11_2 = add nsw i25 %lhs_V_2, %rhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_11_2"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:117  %tmp_1257 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_2, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1257"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:118  %accReg_2_V = add i24 %intReg_2_V_2, %accReg_V_2_load

]]></Node>
<StgValue><ssdm name="accReg_2_V"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:119  %tmp_1258 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_2_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1258"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:120  %tmp_345_2 = xor i1 %tmp_1258, true

]]></Node>
<StgValue><ssdm name="tmp_345_2"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:121  %underflow_2_2 = and i1 %tmp_1257, %tmp_345_2

]]></Node>
<StgValue><ssdm name="underflow_2_2"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:122  %brmerge3_2 = xor i1 %tmp_1257, %tmp_1258

]]></Node>
<StgValue><ssdm name="brmerge3_2"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:123  %p_Result_36_2_not = xor i1 %tmp_1257, true

]]></Node>
<StgValue><ssdm name="p_Result_36_2_not"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:124  %brmerge = or i1 %tmp_1258, %p_Result_36_2_not

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:125  %p_Val2_1_2_mux = select i1 %brmerge3_2, i24 8388607, i24 %accReg_2_V

]]></Node>
<StgValue><ssdm name="p_Val2_1_2_mux"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:126  %accReg_2_V_1 = select i1 %underflow_2_2, i24 -8388608, i24 %accReg_2_V

]]></Node>
<StgValue><ssdm name="accReg_2_V_1"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:127  %accReg_V_2_1 = select i1 %brmerge, i24 %p_Val2_1_2_mux, i24 %accReg_2_V_1

]]></Node>
<StgValue><ssdm name="accReg_V_2_1"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:145  %intReg_3_V_2 = sext i12 %intReg_3_V_1 to i24

]]></Node>
<StgValue><ssdm name="intReg_3_V_2"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="25" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:146  %lhs_V_s = sext i24 %accReg_V_3_load to i25

]]></Node>
<StgValue><ssdm name="lhs_V_s"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="25" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:147  %rhs_V_3 = sext i12 %intReg_3_V_1 to i25

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:148  %ret_V_11_3 = add nsw i25 %lhs_V_s, %rhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_11_3"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:149  %tmp_1262 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_3, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1262"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:150  %accReg_3_V = add i24 %intReg_3_V_2, %accReg_V_3_load

]]></Node>
<StgValue><ssdm name="accReg_3_V"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:151  %tmp_1263 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_3_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1263"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:152  %tmp_345_3 = xor i1 %tmp_1263, true

]]></Node>
<StgValue><ssdm name="tmp_345_3"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:153  %underflow_2_3 = and i1 %tmp_1262, %tmp_345_3

]]></Node>
<StgValue><ssdm name="underflow_2_3"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:154  %brmerge3_3 = xor i1 %tmp_1262, %tmp_1263

]]></Node>
<StgValue><ssdm name="brmerge3_3"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:155  %p_Result_36_3_not = xor i1 %tmp_1262, true

]]></Node>
<StgValue><ssdm name="p_Result_36_3_not"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:156  %brmerge5 = or i1 %tmp_1263, %p_Result_36_3_not

]]></Node>
<StgValue><ssdm name="brmerge5"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:157  %p_Val2_1_3_mux = select i1 %brmerge3_3, i24 8388607, i24 %accReg_3_V

]]></Node>
<StgValue><ssdm name="p_Val2_1_3_mux"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:158  %accReg_3_V_1 = select i1 %underflow_2_3, i24 -8388608, i24 %accReg_3_V

]]></Node>
<StgValue><ssdm name="accReg_3_V_1"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:159  %accReg_V_3_1 = select i1 %brmerge5, i24 %p_Val2_1_3_mux, i24 %accReg_3_V_1

]]></Node>
<StgValue><ssdm name="accReg_V_3_1"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:177  %intReg_4_V_2 = sext i12 %intReg_4_V_1 to i24

]]></Node>
<StgValue><ssdm name="intReg_4_V_2"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="25" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:178  %lhs_V_3 = sext i24 %accReg_V_4_load to i25

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="25" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:179  %rhs_V_4 = sext i12 %intReg_4_V_1 to i25

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:180  %ret_V_11_4 = add nsw i25 %lhs_V_3, %rhs_V_4

]]></Node>
<StgValue><ssdm name="ret_V_11_4"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:181  %tmp_1267 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_4, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1267"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:182  %accReg_4_V = add i24 %intReg_4_V_2, %accReg_V_4_load

]]></Node>
<StgValue><ssdm name="accReg_4_V"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:183  %tmp_1268 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_4_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1268"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:184  %tmp_345_4 = xor i1 %tmp_1268, true

]]></Node>
<StgValue><ssdm name="tmp_345_4"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:185  %underflow_2_4 = and i1 %tmp_1267, %tmp_345_4

]]></Node>
<StgValue><ssdm name="underflow_2_4"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:186  %brmerge3_4 = xor i1 %tmp_1267, %tmp_1268

]]></Node>
<StgValue><ssdm name="brmerge3_4"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:187  %p_Result_36_4_not = xor i1 %tmp_1267, true

]]></Node>
<StgValue><ssdm name="p_Result_36_4_not"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:188  %brmerge1 = or i1 %tmp_1268, %p_Result_36_4_not

]]></Node>
<StgValue><ssdm name="brmerge1"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:189  %p_Val2_1_4_mux = select i1 %brmerge3_4, i24 8388607, i24 %accReg_4_V

]]></Node>
<StgValue><ssdm name="p_Val2_1_4_mux"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:190  %accReg_4_V_1 = select i1 %underflow_2_4, i24 -8388608, i24 %accReg_4_V

]]></Node>
<StgValue><ssdm name="accReg_4_V_1"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:191  %accReg_V_4_1 = select i1 %brmerge1, i24 %p_Val2_1_4_mux, i24 %accReg_4_V_1

]]></Node>
<StgValue><ssdm name="accReg_V_4_1"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="24" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:209  %intReg_5_V_2 = sext i12 %intReg_5_V_1 to i24

]]></Node>
<StgValue><ssdm name="intReg_5_V_2"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="25" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:210  %lhs_V_5 = sext i24 %accReg_V_5_load to i25

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="25" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:211  %rhs_V_5 = sext i12 %intReg_5_V_1 to i25

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:212  %ret_V_11_5 = add nsw i25 %lhs_V_5, %rhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_11_5"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:213  %tmp_1272 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_5, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1272"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:214  %accReg_5_V = add i24 %intReg_5_V_2, %accReg_V_5_load

]]></Node>
<StgValue><ssdm name="accReg_5_V"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:215  %tmp_1273 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_5_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1273"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:216  %tmp_345_5 = xor i1 %tmp_1273, true

]]></Node>
<StgValue><ssdm name="tmp_345_5"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:217  %underflow_2_5 = and i1 %tmp_1272, %tmp_345_5

]]></Node>
<StgValue><ssdm name="underflow_2_5"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:218  %brmerge3_5 = xor i1 %tmp_1272, %tmp_1273

]]></Node>
<StgValue><ssdm name="brmerge3_5"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:219  %p_Result_36_5_not = xor i1 %tmp_1272, true

]]></Node>
<StgValue><ssdm name="p_Result_36_5_not"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:220  %brmerge2 = or i1 %tmp_1273, %p_Result_36_5_not

]]></Node>
<StgValue><ssdm name="brmerge2"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:221  %p_Val2_1_5_mux = select i1 %brmerge3_5, i24 8388607, i24 %accReg_5_V

]]></Node>
<StgValue><ssdm name="p_Val2_1_5_mux"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:222  %accReg_5_V_1 = select i1 %underflow_2_5, i24 -8388608, i24 %accReg_5_V

]]></Node>
<StgValue><ssdm name="accReg_5_V_1"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:223  %accReg_V_5_1 = select i1 %brmerge2, i24 %p_Val2_1_5_mux, i24 %accReg_5_V_1

]]></Node>
<StgValue><ssdm name="accReg_V_5_1"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="24" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:241  %intReg_6_V_2 = sext i12 %intReg_6_V_1 to i24

]]></Node>
<StgValue><ssdm name="intReg_6_V_2"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="25" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:242  %lhs_V_6 = sext i24 %accReg_V_6_load to i25

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="25" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:243  %rhs_V_s = sext i12 %intReg_6_V_1 to i25

]]></Node>
<StgValue><ssdm name="rhs_V_s"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:244  %ret_V_11_6 = add nsw i25 %lhs_V_6, %rhs_V_s

]]></Node>
<StgValue><ssdm name="ret_V_11_6"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:245  %tmp_1277 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_6, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1277"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:246  %accReg_6_V = add i24 %intReg_6_V_2, %accReg_V_6_load

]]></Node>
<StgValue><ssdm name="accReg_6_V"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:247  %tmp_1278 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_6_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1278"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:248  %tmp_345_6 = xor i1 %tmp_1278, true

]]></Node>
<StgValue><ssdm name="tmp_345_6"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:249  %underflow_2_6 = and i1 %tmp_1277, %tmp_345_6

]]></Node>
<StgValue><ssdm name="underflow_2_6"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:250  %brmerge3_6 = xor i1 %tmp_1277, %tmp_1278

]]></Node>
<StgValue><ssdm name="brmerge3_6"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:251  %p_Result_36_6_not = xor i1 %tmp_1277, true

]]></Node>
<StgValue><ssdm name="p_Result_36_6_not"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:252  %brmerge6 = or i1 %tmp_1278, %p_Result_36_6_not

]]></Node>
<StgValue><ssdm name="brmerge6"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:253  %p_Val2_1_6_mux = select i1 %brmerge3_6, i24 8388607, i24 %accReg_6_V

]]></Node>
<StgValue><ssdm name="p_Val2_1_6_mux"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:254  %accReg_6_V_1 = select i1 %underflow_2_6, i24 -8388608, i24 %accReg_6_V

]]></Node>
<StgValue><ssdm name="accReg_6_V_1"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:255  %accReg_V_6_1 = select i1 %brmerge6, i24 %p_Val2_1_6_mux, i24 %accReg_6_V_1

]]></Node>
<StgValue><ssdm name="accReg_V_6_1"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="24" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:273  %intReg_7_V_2 = sext i12 %intReg_7_V_1 to i24

]]></Node>
<StgValue><ssdm name="intReg_7_V_2"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="25" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:274  %lhs_V_7 = sext i24 %accReg_V_7_load to i25

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="25" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:275  %rhs_V_6 = sext i12 %intReg_7_V_1 to i25

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:276  %ret_V_11_7 = add nsw i25 %lhs_V_7, %rhs_V_6

]]></Node>
<StgValue><ssdm name="ret_V_11_7"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:277  %tmp_1282 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_7, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1282"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:278  %accReg_7_V = add i24 %intReg_7_V_2, %accReg_V_7_load

]]></Node>
<StgValue><ssdm name="accReg_7_V"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:279  %tmp_1283 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_7_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1283"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:280  %tmp_345_7 = xor i1 %tmp_1283, true

]]></Node>
<StgValue><ssdm name="tmp_345_7"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:281  %underflow_2_7 = and i1 %tmp_1282, %tmp_345_7

]]></Node>
<StgValue><ssdm name="underflow_2_7"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:282  %brmerge3_7 = xor i1 %tmp_1282, %tmp_1283

]]></Node>
<StgValue><ssdm name="brmerge3_7"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:283  %p_Result_36_7_not = xor i1 %tmp_1282, true

]]></Node>
<StgValue><ssdm name="p_Result_36_7_not"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:284  %brmerge7 = or i1 %tmp_1283, %p_Result_36_7_not

]]></Node>
<StgValue><ssdm name="brmerge7"/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:285  %p_Val2_1_7_mux = select i1 %brmerge3_7, i24 8388607, i24 %accReg_7_V

]]></Node>
<StgValue><ssdm name="p_Val2_1_7_mux"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:286  %accReg_7_V_1 = select i1 %underflow_2_7, i24 -8388608, i24 %accReg_7_V

]]></Node>
<StgValue><ssdm name="accReg_7_V_1"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:287  %accReg_V_7_1 = select i1 %brmerge7, i24 %p_Val2_1_7_mux, i24 %accReg_7_V_1

]]></Node>
<StgValue><ssdm name="accReg_V_7_1"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:299  %intReg_8_V_1_cast = sext i11 %intReg_8_V to i12

]]></Node>
<StgValue><ssdm name="intReg_8_V_1_cast"/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:300  %tmp_1286 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_8_V_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1286"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:301  %tmp_107 = select i1 %tmp_1286, i9 %tmp_339_0_2_cast, i9 %mf_0_2

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:302  %rhs_V_7_8_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_107, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_8_2"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:303  %rhs_V_7_8_2_cast_cas = sext i10 %rhs_V_7_8_2 to i12

]]></Node>
<StgValue><ssdm name="rhs_V_7_8_2_cast_cas"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:304  %intReg_8_V_1 = add i12 %rhs_V_7_8_2_cast_cas, %intReg_8_V_1_cast

]]></Node>
<StgValue><ssdm name="intReg_8_V_1"/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:331  %intReg_9_V_1_cast = sext i11 %intReg_9_V to i12

]]></Node>
<StgValue><ssdm name="intReg_9_V_1_cast"/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:332  %tmp_1291 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_9_V_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1291"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:333  %tmp_110 = select i1 %tmp_1291, i9 %tmp_339_0_2_cast, i9 %mf_0_2

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:334  %rhs_V_7_9_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_110, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_9_2"/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:335  %rhs_V_7_9_2_cast_cas = sext i10 %rhs_V_7_9_2 to i12

]]></Node>
<StgValue><ssdm name="rhs_V_7_9_2_cast_cas"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:336  %intReg_9_V_1 = add i12 %rhs_V_7_9_2_cast_cas, %intReg_9_V_1_cast

]]></Node>
<StgValue><ssdm name="intReg_9_V_1"/></StgValue>
</operation>

<operation id="521" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:363  %intReg_10_V_1_cast = sext i11 %intReg_10_V to i12

]]></Node>
<StgValue><ssdm name="intReg_10_V_1_cast"/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:364  %tmp_1296 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_10_V_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1296"/></StgValue>
</operation>

<operation id="523" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:365  %tmp_116 = select i1 %tmp_1296, i9 %tmp_339_0_2_cast, i9 %mf_0_2

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:366  %rhs_V_7_10_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_116, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_10_2"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:367  %rhs_V_7_10_2_cast_ca = sext i10 %rhs_V_7_10_2 to i12

]]></Node>
<StgValue><ssdm name="rhs_V_7_10_2_cast_ca"/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:368  %intReg_10_V_1 = add i12 %rhs_V_7_10_2_cast_ca, %intReg_10_V_1_cast

]]></Node>
<StgValue><ssdm name="intReg_10_V_1"/></StgValue>
</operation>

<operation id="527" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:395  %intReg_11_V_1_cast = sext i11 %intReg_11_V to i12

]]></Node>
<StgValue><ssdm name="intReg_11_V_1_cast"/></StgValue>
</operation>

<operation id="528" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:396  %tmp_1301 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_11_V_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1301"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:397  %tmp_119 = select i1 %tmp_1301, i9 %tmp_339_0_2_cast, i9 %mf_0_2

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:398  %rhs_V_7_11_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_119, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_11_2"/></StgValue>
</operation>

<operation id="531" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:399  %rhs_V_7_11_2_cast_ca = sext i10 %rhs_V_7_11_2 to i12

]]></Node>
<StgValue><ssdm name="rhs_V_7_11_2_cast_ca"/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:400  %intReg_11_V_1 = add i12 %rhs_V_7_11_2_cast_ca, %intReg_11_V_1_cast

]]></Node>
<StgValue><ssdm name="intReg_11_V_1"/></StgValue>
</operation>

<operation id="533" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:427  %intReg_12_V_1_cast = sext i11 %intReg_12_V to i12

]]></Node>
<StgValue><ssdm name="intReg_12_V_1_cast"/></StgValue>
</operation>

<operation id="534" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:428  %tmp_1306 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_12_V_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1306"/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:429  %tmp_122 = select i1 %tmp_1306, i9 %tmp_339_0_2_cast, i9 %mf_0_2

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="536" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:430  %rhs_V_7_12_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_122, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_12_2"/></StgValue>
</operation>

<operation id="537" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="12" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:431  %rhs_V_7_12_2_cast_ca = sext i10 %rhs_V_7_12_2 to i12

]]></Node>
<StgValue><ssdm name="rhs_V_7_12_2_cast_ca"/></StgValue>
</operation>

<operation id="538" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:432  %intReg_12_V_1 = add i12 %rhs_V_7_12_2_cast_ca, %intReg_12_V_1_cast

]]></Node>
<StgValue><ssdm name="intReg_12_V_1"/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:459  %intReg_13_V_1_cast = sext i11 %intReg_13_V to i12

]]></Node>
<StgValue><ssdm name="intReg_13_V_1_cast"/></StgValue>
</operation>

<operation id="540" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:460  %tmp_1311 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_13_V_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1311"/></StgValue>
</operation>

<operation id="541" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:461  %tmp_125 = select i1 %tmp_1311, i9 %tmp_339_0_2_cast, i9 %mf_0_2

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="542" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:462  %rhs_V_7_13_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_125, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_13_2"/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="12" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:463  %rhs_V_7_13_2_cast_ca = sext i10 %rhs_V_7_13_2 to i12

]]></Node>
<StgValue><ssdm name="rhs_V_7_13_2_cast_ca"/></StgValue>
</operation>

<operation id="544" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:464  %intReg_13_V_1 = add i12 %rhs_V_7_13_2_cast_ca, %intReg_13_V_1_cast

]]></Node>
<StgValue><ssdm name="intReg_13_V_1"/></StgValue>
</operation>

<operation id="545" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="12" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:491  %intReg_14_V_1_cast = sext i11 %intReg_14_V to i12

]]></Node>
<StgValue><ssdm name="intReg_14_V_1_cast"/></StgValue>
</operation>

<operation id="546" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:492  %tmp_1316 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_14_V_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1316"/></StgValue>
</operation>

<operation id="547" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:493  %tmp_128 = select i1 %tmp_1316, i9 %tmp_339_0_2_cast, i9 %mf_0_2

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="548" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:494  %rhs_V_7_14_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_128, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_14_2"/></StgValue>
</operation>

<operation id="549" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="12" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:495  %rhs_V_7_14_2_cast_ca = sext i10 %rhs_V_7_14_2 to i12

]]></Node>
<StgValue><ssdm name="rhs_V_7_14_2_cast_ca"/></StgValue>
</operation>

<operation id="550" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:496  %intReg_14_V_1 = add i12 %rhs_V_7_14_2_cast_ca, %intReg_14_V_1_cast

]]></Node>
<StgValue><ssdm name="intReg_14_V_1"/></StgValue>
</operation>

<operation id="551" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="12" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:523  %intReg_15_V_1_cast = sext i11 %intReg_15_V to i12

]]></Node>
<StgValue><ssdm name="intReg_15_V_1_cast"/></StgValue>
</operation>

<operation id="552" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:524  %tmp_1321 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weightMem_15_V_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1321"/></StgValue>
</operation>

<operation id="553" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:525  %tmp_131 = select i1 %tmp_1321, i9 %tmp_339_0_2_cast, i9 %mf_0_2

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="554" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:526  %rhs_V_7_15_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_131, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_7_15_2"/></StgValue>
</operation>

<operation id="555" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="12" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:527  %rhs_V_7_15_2_cast_ca = sext i10 %rhs_V_7_15_2 to i12

]]></Node>
<StgValue><ssdm name="rhs_V_7_15_2_cast_ca"/></StgValue>
</operation>

<operation id="556" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:528  %intReg_15_V_1 = add i12 %rhs_V_7_15_2_cast_ca, %intReg_15_V_1_cast

]]></Node>
<StgValue><ssdm name="intReg_15_V_1"/></StgValue>
</operation>

<operation id="557" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:2  %alphaMem_0_V_load = load i24* %alphaMem_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_0_V_load"/></StgValue>
</operation>

<operation id="558" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:30  %alphaMem_1_V_load = load i24* %alphaMem_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_1_V_load"/></StgValue>
</operation>

<operation id="559" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:58  %alphaMem_2_V_load = load i24* %alphaMem_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_2_V_load"/></StgValue>
</operation>

<operation id="560" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:86  %alphaMem_3_V_load = load i24* %alphaMem_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_3_V_load"/></StgValue>
</operation>

<operation id="561" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:114  %alphaMem_4_V_load = load i24* %alphaMem_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_4_V_load"/></StgValue>
</operation>

<operation id="562" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:142  %alphaMem_5_V_load = load i24* %alphaMem_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_5_V_load"/></StgValue>
</operation>

<operation id="563" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:170  %alphaMem_6_V_load = load i24* %alphaMem_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_6_V_load"/></StgValue>
</operation>

<operation id="564" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:198  %alphaMem_7_V_load = load i24* %alphaMem_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_7_V_load"/></StgValue>
</operation>

<operation id="565" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:226  %alphaMem_8_V_load = load i24* %alphaMem_8_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_8_V_load"/></StgValue>
</operation>

<operation id="566" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:254  %alphaMem_9_V_load = load i24* %alphaMem_9_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_9_V_load"/></StgValue>
</operation>

<operation id="567" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:282  %alphaMem_10_V_load = load i24* %alphaMem_10_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_10_V_load"/></StgValue>
</operation>

<operation id="568" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:310  %alphaMem_11_V_load = load i24* %alphaMem_11_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_11_V_load"/></StgValue>
</operation>

<operation id="569" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:338  %alphaMem_12_V_load = load i24* %alphaMem_12_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_12_V_load"/></StgValue>
</operation>

<operation id="570" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:366  %alphaMem_13_V_load = load i24* %alphaMem_13_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_13_V_load"/></StgValue>
</operation>

<operation id="571" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:394  %alphaMem_14_V_load = load i24* %alphaMem_14_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_14_V_load"/></StgValue>
</operation>

<operation id="572" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:422  %alphaMem_15_V_load = load i24* %alphaMem_15_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_15_V_load"/></StgValue>
</operation>

<operation id="573" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:480  store i24 0, i24* %accReg_V_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:481  store i24 0, i24* %accReg_V_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:482  store i24 0, i24* %accReg_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:483  store i24 0, i24* %accReg_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:484  store i24 0, i24* %accReg_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:485  store i24 0, i24* %accReg_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:486  store i24 0, i24* %accReg_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:487  store i24 0, i24* %accReg_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="581" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:10  %accReg_V_8_load = load i24* %accReg_V_8

]]></Node>
<StgValue><ssdm name="accReg_V_8_load"/></StgValue>
</operation>

<operation id="582" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:11  %accReg_V_9_load = load i24* %accReg_V_9

]]></Node>
<StgValue><ssdm name="accReg_V_9_load"/></StgValue>
</operation>

<operation id="583" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:12  %accReg_V_10_load = load i24* %accReg_V_10

]]></Node>
<StgValue><ssdm name="accReg_V_10_load"/></StgValue>
</operation>

<operation id="584" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:13  %accReg_V_11_load = load i24* %accReg_V_11

]]></Node>
<StgValue><ssdm name="accReg_V_11_load"/></StgValue>
</operation>

<operation id="585" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:14  %accReg_V_12_load = load i24* %accReg_V_12

]]></Node>
<StgValue><ssdm name="accReg_V_12_load"/></StgValue>
</operation>

<operation id="586" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:15  %accReg_V_13_load = load i24* %accReg_V_13

]]></Node>
<StgValue><ssdm name="accReg_V_13_load"/></StgValue>
</operation>

<operation id="587" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:16  %accReg_V_14_load = load i24* %accReg_V_14

]]></Node>
<StgValue><ssdm name="accReg_V_14_load"/></StgValue>
</operation>

<operation id="588" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:17  %accReg_V_load_1182 = load i24* %accReg_V_s

]]></Node>
<StgValue><ssdm name="accReg_V_load_1182"/></StgValue>
</operation>

<operation id="589" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="24" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:305  %intReg_8_V_2 = sext i12 %intReg_8_V_1 to i24

]]></Node>
<StgValue><ssdm name="intReg_8_V_2"/></StgValue>
</operation>

<operation id="590" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="25" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:306  %lhs_V_8 = sext i24 %accReg_V_8_load to i25

]]></Node>
<StgValue><ssdm name="lhs_V_8"/></StgValue>
</operation>

<operation id="591" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="25" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:307  %rhs_V_8 = sext i12 %intReg_8_V_1 to i25

]]></Node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>

<operation id="592" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:308  %ret_V_11_8 = add nsw i25 %lhs_V_8, %rhs_V_8

]]></Node>
<StgValue><ssdm name="ret_V_11_8"/></StgValue>
</operation>

<operation id="593" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:309  %tmp_1287 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_8, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1287"/></StgValue>
</operation>

<operation id="594" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:310  %accReg_8_V = add i24 %intReg_8_V_2, %accReg_V_8_load

]]></Node>
<StgValue><ssdm name="accReg_8_V"/></StgValue>
</operation>

<operation id="595" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:311  %tmp_1288 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_8_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1288"/></StgValue>
</operation>

<operation id="596" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:312  %tmp_345_8 = xor i1 %tmp_1288, true

]]></Node>
<StgValue><ssdm name="tmp_345_8"/></StgValue>
</operation>

<operation id="597" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:313  %underflow_2_8 = and i1 %tmp_1287, %tmp_345_8

]]></Node>
<StgValue><ssdm name="underflow_2_8"/></StgValue>
</operation>

<operation id="598" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:314  %brmerge3_8 = xor i1 %tmp_1287, %tmp_1288

]]></Node>
<StgValue><ssdm name="brmerge3_8"/></StgValue>
</operation>

<operation id="599" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:315  %p_Result_36_8_not = xor i1 %tmp_1287, true

]]></Node>
<StgValue><ssdm name="p_Result_36_8_not"/></StgValue>
</operation>

<operation id="600" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:316  %brmerge9 = or i1 %tmp_1288, %p_Result_36_8_not

]]></Node>
<StgValue><ssdm name="brmerge9"/></StgValue>
</operation>

<operation id="601" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:317  %p_Val2_1_8_mux = select i1 %brmerge3_8, i24 8388607, i24 %accReg_8_V

]]></Node>
<StgValue><ssdm name="p_Val2_1_8_mux"/></StgValue>
</operation>

<operation id="602" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:318  %accReg_8_V_1 = select i1 %underflow_2_8, i24 -8388608, i24 %accReg_8_V

]]></Node>
<StgValue><ssdm name="accReg_8_V_1"/></StgValue>
</operation>

<operation id="603" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:319  %accReg_V_8_1 = select i1 %brmerge9, i24 %p_Val2_1_8_mux, i24 %accReg_8_V_1

]]></Node>
<StgValue><ssdm name="accReg_V_8_1"/></StgValue>
</operation>

<operation id="604" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="24" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:337  %intReg_9_V_2 = sext i12 %intReg_9_V_1 to i24

]]></Node>
<StgValue><ssdm name="intReg_9_V_2"/></StgValue>
</operation>

<operation id="605" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="25" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:338  %lhs_V_9 = sext i24 %accReg_V_9_load to i25

]]></Node>
<StgValue><ssdm name="lhs_V_9"/></StgValue>
</operation>

<operation id="606" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="25" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:339  %rhs_V_16 = sext i12 %intReg_9_V_1 to i25

]]></Node>
<StgValue><ssdm name="rhs_V_16"/></StgValue>
</operation>

<operation id="607" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:340  %ret_V_11_9 = add nsw i25 %lhs_V_9, %rhs_V_16

]]></Node>
<StgValue><ssdm name="ret_V_11_9"/></StgValue>
</operation>

<operation id="608" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:341  %tmp_1292 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_9, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1292"/></StgValue>
</operation>

<operation id="609" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:342  %accReg_9_V = add i24 %intReg_9_V_2, %accReg_V_9_load

]]></Node>
<StgValue><ssdm name="accReg_9_V"/></StgValue>
</operation>

<operation id="610" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:343  %tmp_1293 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_9_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1293"/></StgValue>
</operation>

<operation id="611" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:344  %tmp_345_9 = xor i1 %tmp_1293, true

]]></Node>
<StgValue><ssdm name="tmp_345_9"/></StgValue>
</operation>

<operation id="612" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:345  %underflow_2_9 = and i1 %tmp_1292, %tmp_345_9

]]></Node>
<StgValue><ssdm name="underflow_2_9"/></StgValue>
</operation>

<operation id="613" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:346  %brmerge3_9 = xor i1 %tmp_1292, %tmp_1293

]]></Node>
<StgValue><ssdm name="brmerge3_9"/></StgValue>
</operation>

<operation id="614" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:347  %p_Result_36_9_not = xor i1 %tmp_1292, true

]]></Node>
<StgValue><ssdm name="p_Result_36_9_not"/></StgValue>
</operation>

<operation id="615" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:348  %brmerge10 = or i1 %tmp_1293, %p_Result_36_9_not

]]></Node>
<StgValue><ssdm name="brmerge10"/></StgValue>
</operation>

<operation id="616" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:349  %p_Val2_1_9_mux = select i1 %brmerge3_9, i24 8388607, i24 %accReg_9_V

]]></Node>
<StgValue><ssdm name="p_Val2_1_9_mux"/></StgValue>
</operation>

<operation id="617" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:350  %accReg_9_V_1 = select i1 %underflow_2_9, i24 -8388608, i24 %accReg_9_V

]]></Node>
<StgValue><ssdm name="accReg_9_V_1"/></StgValue>
</operation>

<operation id="618" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:351  %accReg_V_9_1 = select i1 %brmerge10, i24 %p_Val2_1_9_mux, i24 %accReg_9_V_1

]]></Node>
<StgValue><ssdm name="accReg_V_9_1"/></StgValue>
</operation>

<operation id="619" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="24" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:369  %intReg_10_V_2 = sext i12 %intReg_10_V_1 to i24

]]></Node>
<StgValue><ssdm name="intReg_10_V_2"/></StgValue>
</operation>

<operation id="620" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="25" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:370  %lhs_V_4 = sext i24 %accReg_V_10_load to i25

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="621" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="25" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:371  %rhs_V_10 = sext i12 %intReg_10_V_1 to i25

]]></Node>
<StgValue><ssdm name="rhs_V_10"/></StgValue>
</operation>

<operation id="622" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:372  %ret_V_11_s = add nsw i25 %lhs_V_4, %rhs_V_10

]]></Node>
<StgValue><ssdm name="ret_V_11_s"/></StgValue>
</operation>

<operation id="623" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:373  %tmp_1297 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_s, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1297"/></StgValue>
</operation>

<operation id="624" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:374  %accReg_10_V = add i24 %intReg_10_V_2, %accReg_V_10_load

]]></Node>
<StgValue><ssdm name="accReg_10_V"/></StgValue>
</operation>

<operation id="625" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:375  %tmp_1298 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_10_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1298"/></StgValue>
</operation>

<operation id="626" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:376  %tmp_345_s = xor i1 %tmp_1298, true

]]></Node>
<StgValue><ssdm name="tmp_345_s"/></StgValue>
</operation>

<operation id="627" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:377  %underflow_2_s = and i1 %tmp_1297, %tmp_345_s

]]></Node>
<StgValue><ssdm name="underflow_2_s"/></StgValue>
</operation>

<operation id="628" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:378  %brmerge3_s = xor i1 %tmp_1297, %tmp_1298

]]></Node>
<StgValue><ssdm name="brmerge3_s"/></StgValue>
</operation>

<operation id="629" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:379  %p_Result_36_10_not = xor i1 %tmp_1297, true

]]></Node>
<StgValue><ssdm name="p_Result_36_10_not"/></StgValue>
</operation>

<operation id="630" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:380  %brmerge11 = or i1 %tmp_1298, %p_Result_36_10_not

]]></Node>
<StgValue><ssdm name="brmerge11"/></StgValue>
</operation>

<operation id="631" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:381  %p_Val2_1_10_mux = select i1 %brmerge3_s, i24 8388607, i24 %accReg_10_V

]]></Node>
<StgValue><ssdm name="p_Val2_1_10_mux"/></StgValue>
</operation>

<operation id="632" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:382  %accReg_10_V_1 = select i1 %underflow_2_s, i24 -8388608, i24 %accReg_10_V

]]></Node>
<StgValue><ssdm name="accReg_10_V_1"/></StgValue>
</operation>

<operation id="633" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:383  %accReg_V_10_1 = select i1 %brmerge11, i24 %p_Val2_1_10_mux, i24 %accReg_10_V_1

]]></Node>
<StgValue><ssdm name="accReg_V_10_1"/></StgValue>
</operation>

<operation id="634" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="24" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:401  %intReg_11_V_2 = sext i12 %intReg_11_V_1 to i24

]]></Node>
<StgValue><ssdm name="intReg_11_V_2"/></StgValue>
</operation>

<operation id="635" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="25" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:402  %lhs_V_10 = sext i24 %accReg_V_11_load to i25

]]></Node>
<StgValue><ssdm name="lhs_V_10"/></StgValue>
</operation>

<operation id="636" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="25" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:403  %rhs_V_11 = sext i12 %intReg_11_V_1 to i25

]]></Node>
<StgValue><ssdm name="rhs_V_11"/></StgValue>
</operation>

<operation id="637" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:404  %ret_V_11_10 = add nsw i25 %lhs_V_10, %rhs_V_11

]]></Node>
<StgValue><ssdm name="ret_V_11_10"/></StgValue>
</operation>

<operation id="638" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:405  %tmp_1302 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1302"/></StgValue>
</operation>

<operation id="639" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:406  %accReg_11_V = add i24 %intReg_11_V_2, %accReg_V_11_load

]]></Node>
<StgValue><ssdm name="accReg_11_V"/></StgValue>
</operation>

<operation id="640" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:407  %tmp_1303 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_11_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1303"/></StgValue>
</operation>

<operation id="641" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:408  %tmp_345_10 = xor i1 %tmp_1303, true

]]></Node>
<StgValue><ssdm name="tmp_345_10"/></StgValue>
</operation>

<operation id="642" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:409  %underflow_2_10 = and i1 %tmp_1302, %tmp_345_10

]]></Node>
<StgValue><ssdm name="underflow_2_10"/></StgValue>
</operation>

<operation id="643" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:410  %brmerge3_10 = xor i1 %tmp_1302, %tmp_1303

]]></Node>
<StgValue><ssdm name="brmerge3_10"/></StgValue>
</operation>

<operation id="644" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:411  %p_Result_36_11_not = xor i1 %tmp_1302, true

]]></Node>
<StgValue><ssdm name="p_Result_36_11_not"/></StgValue>
</operation>

<operation id="645" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:412  %brmerge12 = or i1 %tmp_1303, %p_Result_36_11_not

]]></Node>
<StgValue><ssdm name="brmerge12"/></StgValue>
</operation>

<operation id="646" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:413  %p_Val2_1_11_mux = select i1 %brmerge3_10, i24 8388607, i24 %accReg_11_V

]]></Node>
<StgValue><ssdm name="p_Val2_1_11_mux"/></StgValue>
</operation>

<operation id="647" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:414  %accReg_11_V_1 = select i1 %underflow_2_10, i24 -8388608, i24 %accReg_11_V

]]></Node>
<StgValue><ssdm name="accReg_11_V_1"/></StgValue>
</operation>

<operation id="648" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:415  %accReg_V_11_1 = select i1 %brmerge12, i24 %p_Val2_1_11_mux, i24 %accReg_11_V_1

]]></Node>
<StgValue><ssdm name="accReg_V_11_1"/></StgValue>
</operation>

<operation id="649" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="24" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:433  %intReg_12_V_2 = sext i12 %intReg_12_V_1 to i24

]]></Node>
<StgValue><ssdm name="intReg_12_V_2"/></StgValue>
</operation>

<operation id="650" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="25" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:434  %lhs_V_11 = sext i24 %accReg_V_12_load to i25

]]></Node>
<StgValue><ssdm name="lhs_V_11"/></StgValue>
</operation>

<operation id="651" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="25" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:435  %rhs_V_12 = sext i12 %intReg_12_V_1 to i25

]]></Node>
<StgValue><ssdm name="rhs_V_12"/></StgValue>
</operation>

<operation id="652" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:436  %ret_V_11_11 = add nsw i25 %lhs_V_11, %rhs_V_12

]]></Node>
<StgValue><ssdm name="ret_V_11_11"/></StgValue>
</operation>

<operation id="653" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:437  %tmp_1307 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_11, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1307"/></StgValue>
</operation>

<operation id="654" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:438  %accReg_12_V = add i24 %intReg_12_V_2, %accReg_V_12_load

]]></Node>
<StgValue><ssdm name="accReg_12_V"/></StgValue>
</operation>

<operation id="655" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:439  %tmp_1308 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_12_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1308"/></StgValue>
</operation>

<operation id="656" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:440  %tmp_345_11 = xor i1 %tmp_1308, true

]]></Node>
<StgValue><ssdm name="tmp_345_11"/></StgValue>
</operation>

<operation id="657" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:441  %underflow_2_11 = and i1 %tmp_1307, %tmp_345_11

]]></Node>
<StgValue><ssdm name="underflow_2_11"/></StgValue>
</operation>

<operation id="658" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:442  %brmerge3_11 = xor i1 %tmp_1307, %tmp_1308

]]></Node>
<StgValue><ssdm name="brmerge3_11"/></StgValue>
</operation>

<operation id="659" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:443  %p_Result_36_12_not = xor i1 %tmp_1307, true

]]></Node>
<StgValue><ssdm name="p_Result_36_12_not"/></StgValue>
</operation>

<operation id="660" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:444  %brmerge13 = or i1 %tmp_1308, %p_Result_36_12_not

]]></Node>
<StgValue><ssdm name="brmerge13"/></StgValue>
</operation>

<operation id="661" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:445  %p_Val2_1_12_mux = select i1 %brmerge3_11, i24 8388607, i24 %accReg_12_V

]]></Node>
<StgValue><ssdm name="p_Val2_1_12_mux"/></StgValue>
</operation>

<operation id="662" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:446  %accReg_12_V_1 = select i1 %underflow_2_11, i24 -8388608, i24 %accReg_12_V

]]></Node>
<StgValue><ssdm name="accReg_12_V_1"/></StgValue>
</operation>

<operation id="663" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:447  %accReg_V_12_1 = select i1 %brmerge13, i24 %p_Val2_1_12_mux, i24 %accReg_12_V_1

]]></Node>
<StgValue><ssdm name="accReg_V_12_1"/></StgValue>
</operation>

<operation id="664" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="24" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:465  %intReg_13_V_2 = sext i12 %intReg_13_V_1 to i24

]]></Node>
<StgValue><ssdm name="intReg_13_V_2"/></StgValue>
</operation>

<operation id="665" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="25" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:466  %lhs_V_12 = sext i24 %accReg_V_13_load to i25

]]></Node>
<StgValue><ssdm name="lhs_V_12"/></StgValue>
</operation>

<operation id="666" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="25" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:467  %rhs_V_13 = sext i12 %intReg_13_V_1 to i25

]]></Node>
<StgValue><ssdm name="rhs_V_13"/></StgValue>
</operation>

<operation id="667" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:468  %ret_V_11_12 = add nsw i25 %lhs_V_12, %rhs_V_13

]]></Node>
<StgValue><ssdm name="ret_V_11_12"/></StgValue>
</operation>

<operation id="668" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:469  %tmp_1312 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_12, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1312"/></StgValue>
</operation>

<operation id="669" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:470  %accReg_13_V = add i24 %intReg_13_V_2, %accReg_V_13_load

]]></Node>
<StgValue><ssdm name="accReg_13_V"/></StgValue>
</operation>

<operation id="670" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:471  %tmp_1313 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_13_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1313"/></StgValue>
</operation>

<operation id="671" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:472  %tmp_345_12 = xor i1 %tmp_1313, true

]]></Node>
<StgValue><ssdm name="tmp_345_12"/></StgValue>
</operation>

<operation id="672" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:473  %underflow_2_12 = and i1 %tmp_1312, %tmp_345_12

]]></Node>
<StgValue><ssdm name="underflow_2_12"/></StgValue>
</operation>

<operation id="673" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:474  %brmerge3_12 = xor i1 %tmp_1312, %tmp_1313

]]></Node>
<StgValue><ssdm name="brmerge3_12"/></StgValue>
</operation>

<operation id="674" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:475  %p_Result_36_13_not = xor i1 %tmp_1312, true

]]></Node>
<StgValue><ssdm name="p_Result_36_13_not"/></StgValue>
</operation>

<operation id="675" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:476  %brmerge14 = or i1 %tmp_1313, %p_Result_36_13_not

]]></Node>
<StgValue><ssdm name="brmerge14"/></StgValue>
</operation>

<operation id="676" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:477  %p_Val2_1_13_mux = select i1 %brmerge3_12, i24 8388607, i24 %accReg_13_V

]]></Node>
<StgValue><ssdm name="p_Val2_1_13_mux"/></StgValue>
</operation>

<operation id="677" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:478  %accReg_13_V_1 = select i1 %underflow_2_12, i24 -8388608, i24 %accReg_13_V

]]></Node>
<StgValue><ssdm name="accReg_13_V_1"/></StgValue>
</operation>

<operation id="678" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:479  %accReg_V_13_1 = select i1 %brmerge14, i24 %p_Val2_1_13_mux, i24 %accReg_13_V_1

]]></Node>
<StgValue><ssdm name="accReg_V_13_1"/></StgValue>
</operation>

<operation id="679" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="24" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:497  %intReg_14_V_2 = sext i12 %intReg_14_V_1 to i24

]]></Node>
<StgValue><ssdm name="intReg_14_V_2"/></StgValue>
</operation>

<operation id="680" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="25" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:498  %lhs_V_13 = sext i24 %accReg_V_14_load to i25

]]></Node>
<StgValue><ssdm name="lhs_V_13"/></StgValue>
</operation>

<operation id="681" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="25" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:499  %rhs_V_14 = sext i12 %intReg_14_V_1 to i25

]]></Node>
<StgValue><ssdm name="rhs_V_14"/></StgValue>
</operation>

<operation id="682" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:500  %ret_V_11_13 = add nsw i25 %lhs_V_13, %rhs_V_14

]]></Node>
<StgValue><ssdm name="ret_V_11_13"/></StgValue>
</operation>

<operation id="683" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:501  %tmp_1317 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_13, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1317"/></StgValue>
</operation>

<operation id="684" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:502  %accReg_14_V = add i24 %intReg_14_V_2, %accReg_V_14_load

]]></Node>
<StgValue><ssdm name="accReg_14_V"/></StgValue>
</operation>

<operation id="685" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:503  %tmp_1318 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_14_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1318"/></StgValue>
</operation>

<operation id="686" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:504  %tmp_345_13 = xor i1 %tmp_1318, true

]]></Node>
<StgValue><ssdm name="tmp_345_13"/></StgValue>
</operation>

<operation id="687" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:505  %underflow_2_13 = and i1 %tmp_1317, %tmp_345_13

]]></Node>
<StgValue><ssdm name="underflow_2_13"/></StgValue>
</operation>

<operation id="688" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:506  %brmerge3_13 = xor i1 %tmp_1317, %tmp_1318

]]></Node>
<StgValue><ssdm name="brmerge3_13"/></StgValue>
</operation>

<operation id="689" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:507  %p_Result_36_14_not = xor i1 %tmp_1317, true

]]></Node>
<StgValue><ssdm name="p_Result_36_14_not"/></StgValue>
</operation>

<operation id="690" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:508  %brmerge15 = or i1 %tmp_1318, %p_Result_36_14_not

]]></Node>
<StgValue><ssdm name="brmerge15"/></StgValue>
</operation>

<operation id="691" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:509  %p_Val2_1_14_mux = select i1 %brmerge3_13, i24 8388607, i24 %accReg_14_V

]]></Node>
<StgValue><ssdm name="p_Val2_1_14_mux"/></StgValue>
</operation>

<operation id="692" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:510  %accReg_14_V_1 = select i1 %underflow_2_13, i24 -8388608, i24 %accReg_14_V

]]></Node>
<StgValue><ssdm name="accReg_14_V_1"/></StgValue>
</operation>

<operation id="693" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:511  %accReg_V_14_1 = select i1 %brmerge15, i24 %p_Val2_1_14_mux, i24 %accReg_14_V_1

]]></Node>
<StgValue><ssdm name="accReg_V_14_1"/></StgValue>
</operation>

<operation id="694" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="24" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:529  %intReg_15_V_2 = sext i12 %intReg_15_V_1 to i24

]]></Node>
<StgValue><ssdm name="intReg_15_V_2"/></StgValue>
</operation>

<operation id="695" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="25" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:530  %lhs_V_14 = sext i24 %accReg_V_load_1182 to i25

]]></Node>
<StgValue><ssdm name="lhs_V_14"/></StgValue>
</operation>

<operation id="696" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="25" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:531  %rhs_V_15 = sext i12 %intReg_15_V_1 to i25

]]></Node>
<StgValue><ssdm name="rhs_V_15"/></StgValue>
</operation>

<operation id="697" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:532  %ret_V_11_14 = add nsw i25 %lhs_V_14, %rhs_V_15

]]></Node>
<StgValue><ssdm name="ret_V_11_14"/></StgValue>
</operation>

<operation id="698" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:533  %tmp_1322 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11_14, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1322"/></StgValue>
</operation>

<operation id="699" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:534  %accReg_15_V = add i24 %intReg_15_V_2, %accReg_V_load_1182

]]></Node>
<StgValue><ssdm name="accReg_15_V"/></StgValue>
</operation>

<operation id="700" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:535  %tmp_1323 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %accReg_15_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1323"/></StgValue>
</operation>

<operation id="701" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:536  %tmp_345_14 = xor i1 %tmp_1323, true

]]></Node>
<StgValue><ssdm name="tmp_345_14"/></StgValue>
</operation>

<operation id="702" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:537  %underflow_2_14 = and i1 %tmp_1322, %tmp_345_14

]]></Node>
<StgValue><ssdm name="underflow_2_14"/></StgValue>
</operation>

<operation id="703" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:538  %brmerge3_14 = xor i1 %tmp_1322, %tmp_1323

]]></Node>
<StgValue><ssdm name="brmerge3_14"/></StgValue>
</operation>

<operation id="704" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:539  %p_Result_36_15_not = xor i1 %tmp_1322, true

]]></Node>
<StgValue><ssdm name="p_Result_36_15_not"/></StgValue>
</operation>

<operation id="705" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:540  %brmerge16 = or i1 %tmp_1323, %p_Result_36_15_not

]]></Node>
<StgValue><ssdm name="brmerge16"/></StgValue>
</operation>

<operation id="706" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:541  %p_Val2_1_15_mux = select i1 %brmerge3_14, i24 8388607, i24 %accReg_15_V

]]></Node>
<StgValue><ssdm name="p_Val2_1_15_mux"/></StgValue>
</operation>

<operation id="707" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:542  %accReg_15_V_1 = select i1 %underflow_2_14, i24 -8388608, i24 %accReg_15_V

]]></Node>
<StgValue><ssdm name="accReg_15_V_1"/></StgValue>
</operation>

<operation id="708" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv:543  %accReg_V_15_1 = select i1 %brmerge16, i24 %p_Val2_1_15_mux, i24 %accReg_15_V_1

]]></Node>
<StgValue><ssdm name="accReg_V_15_1"/></StgValue>
</operation>

<operation id="709" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv.._crit_edge1237_crit_edge:8  store i24 %accReg_V_7_1, i24* %accReg_V_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv.._crit_edge1237_crit_edge:9  store i24 %accReg_V_6_1, i24* %accReg_V_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv.._crit_edge1237_crit_edge:10  store i24 %accReg_V_5_1, i24* %accReg_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="712" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv.._crit_edge1237_crit_edge:11  store i24 %accReg_V_4_1, i24* %accReg_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv.._crit_edge1237_crit_edge:12  store i24 %accReg_V_3_1, i24* %accReg_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv.._crit_edge1237_crit_edge:13  store i24 %accReg_V_2_1, i24* %accReg_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv.._crit_edge1237_crit_edge:14  store i24 %accReg_V_1_1, i24* %accReg_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv.._crit_edge1237_crit_edge:15  store i24 %accReg_V_0_1, i24* %accReg_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:3  %r_V = sext i24 %alphaMem_0_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="718" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:4  %tmp_132 = sext i24 %accReg_V_0_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="719" st_id="9" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:5  %r_V_15 = mul nsw i48 %tmp_132, %r_V

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="720" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:31  %r_V_1 = sext i24 %alphaMem_1_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="721" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:32  %tmp_342_1 = sext i24 %accReg_V_1_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_342_1"/></StgValue>
</operation>

<operation id="722" st_id="9" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:33  %r_V_15_1 = mul nsw i48 %tmp_342_1, %r_V_1

]]></Node>
<StgValue><ssdm name="r_V_15_1"/></StgValue>
</operation>

<operation id="723" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:59  %r_V_2 = sext i24 %alphaMem_2_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="724" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:60  %tmp_342_2 = sext i24 %accReg_V_2_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_342_2"/></StgValue>
</operation>

<operation id="725" st_id="9" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:61  %r_V_15_2 = mul nsw i48 %tmp_342_2, %r_V_2

]]></Node>
<StgValue><ssdm name="r_V_15_2"/></StgValue>
</operation>

<operation id="726" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:87  %r_V_3 = sext i24 %alphaMem_3_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="727" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:88  %tmp_342_3 = sext i24 %accReg_V_3_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_342_3"/></StgValue>
</operation>

<operation id="728" st_id="9" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:89  %r_V_15_3 = mul nsw i48 %tmp_342_3, %r_V_3

]]></Node>
<StgValue><ssdm name="r_V_15_3"/></StgValue>
</operation>

<operation id="729" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:115  %r_V_4 = sext i24 %alphaMem_4_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="730" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:116  %tmp_342_4 = sext i24 %accReg_V_4_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_342_4"/></StgValue>
</operation>

<operation id="731" st_id="9" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:117  %r_V_15_4 = mul nsw i48 %tmp_342_4, %r_V_4

]]></Node>
<StgValue><ssdm name="r_V_15_4"/></StgValue>
</operation>

<operation id="732" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:143  %r_V_5 = sext i24 %alphaMem_5_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="733" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:144  %tmp_342_5 = sext i24 %accReg_V_5_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_342_5"/></StgValue>
</operation>

<operation id="734" st_id="9" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:145  %r_V_15_5 = mul nsw i48 %tmp_342_5, %r_V_5

]]></Node>
<StgValue><ssdm name="r_V_15_5"/></StgValue>
</operation>

<operation id="735" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:171  %r_V_6 = sext i24 %alphaMem_6_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="736" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:172  %tmp_342_6 = sext i24 %accReg_V_6_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_342_6"/></StgValue>
</operation>

<operation id="737" st_id="9" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:173  %r_V_15_6 = mul nsw i48 %tmp_342_6, %r_V_6

]]></Node>
<StgValue><ssdm name="r_V_15_6"/></StgValue>
</operation>

<operation id="738" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:199  %r_V_7 = sext i24 %alphaMem_7_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="739" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:200  %tmp_342_7 = sext i24 %accReg_V_7_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_342_7"/></StgValue>
</operation>

<operation id="740" st_id="9" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:201  %r_V_15_7 = mul nsw i48 %tmp_342_7, %r_V_7

]]></Node>
<StgValue><ssdm name="r_V_15_7"/></StgValue>
</operation>

<operation id="741" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:472  store i24 0, i24* %accReg_V_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="742" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:473  store i24 0, i24* %accReg_V_14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="743" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:474  store i24 0, i24* %accReg_V_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:475  store i24 0, i24* %accReg_V_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:476  store i24 0, i24* %accReg_V_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="746" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:477  store i24 0, i24* %accReg_V_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="747" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:478  store i24 0, i24* %accReg_V_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:479  store i24 0, i24* %accReg_V_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="749" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv.._crit_edge1237_crit_edge:0  store i24 %accReg_V_15_1, i24* %accReg_V_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv.._crit_edge1237_crit_edge:1  store i24 %accReg_V_14_1, i24* %accReg_V_14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="751" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv.._crit_edge1237_crit_edge:2  store i24 %accReg_V_13_1, i24* %accReg_V_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv.._crit_edge1237_crit_edge:3  store i24 %accReg_V_12_1, i24* %accReg_V_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="753" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv.._crit_edge1237_crit_edge:4  store i24 %accReg_V_11_1, i24* %accReg_V_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv.._crit_edge1237_crit_edge:5  store i24 %accReg_V_10_1, i24* %accReg_V_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv.._crit_edge1237_crit_edge:6  store i24 %accReg_V_9_1, i24* %accReg_V_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv.._crit_edge1237_crit_edge:7  store i24 %accReg_V_8_1, i24* %accReg_V_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="757" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i218.0_ifconv.._crit_edge1237_crit_edge:17  br label %._crit_edge1237

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="10" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:5  %r_V_15 = mul nsw i48 %tmp_132, %r_V

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="759" st_id="10" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:33  %r_V_15_1 = mul nsw i48 %tmp_342_1, %r_V_1

]]></Node>
<StgValue><ssdm name="r_V_15_1"/></StgValue>
</operation>

<operation id="760" st_id="10" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:61  %r_V_15_2 = mul nsw i48 %tmp_342_2, %r_V_2

]]></Node>
<StgValue><ssdm name="r_V_15_2"/></StgValue>
</operation>

<operation id="761" st_id="10" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:89  %r_V_15_3 = mul nsw i48 %tmp_342_3, %r_V_3

]]></Node>
<StgValue><ssdm name="r_V_15_3"/></StgValue>
</operation>

<operation id="762" st_id="10" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:117  %r_V_15_4 = mul nsw i48 %tmp_342_4, %r_V_4

]]></Node>
<StgValue><ssdm name="r_V_15_4"/></StgValue>
</operation>

<operation id="763" st_id="10" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:145  %r_V_15_5 = mul nsw i48 %tmp_342_5, %r_V_5

]]></Node>
<StgValue><ssdm name="r_V_15_5"/></StgValue>
</operation>

<operation id="764" st_id="10" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:173  %r_V_15_6 = mul nsw i48 %tmp_342_6, %r_V_6

]]></Node>
<StgValue><ssdm name="r_V_15_6"/></StgValue>
</operation>

<operation id="765" st_id="10" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:201  %r_V_15_7 = mul nsw i48 %tmp_342_7, %r_V_7

]]></Node>
<StgValue><ssdm name="r_V_15_7"/></StgValue>
</operation>

<operation id="766" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:227  %r_V_8 = sext i24 %alphaMem_8_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="767" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:228  %tmp_342_8 = sext i24 %accReg_V_8_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_342_8"/></StgValue>
</operation>

<operation id="768" st_id="10" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:229  %r_V_15_8 = mul nsw i48 %tmp_342_8, %r_V_8

]]></Node>
<StgValue><ssdm name="r_V_15_8"/></StgValue>
</operation>

<operation id="769" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:255  %r_V_9 = sext i24 %alphaMem_9_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="770" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:256  %tmp_342_9 = sext i24 %accReg_V_9_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_342_9"/></StgValue>
</operation>

<operation id="771" st_id="10" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:257  %r_V_15_9 = mul nsw i48 %tmp_342_9, %r_V_9

]]></Node>
<StgValue><ssdm name="r_V_15_9"/></StgValue>
</operation>

<operation id="772" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:283  %r_V_10 = sext i24 %alphaMem_10_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="773" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:284  %tmp_342_s = sext i24 %accReg_V_10_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_342_s"/></StgValue>
</operation>

<operation id="774" st_id="10" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:285  %r_V_15_s = mul nsw i48 %tmp_342_s, %r_V_10

]]></Node>
<StgValue><ssdm name="r_V_15_s"/></StgValue>
</operation>

<operation id="775" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:311  %r_V_11 = sext i24 %alphaMem_11_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="776" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:312  %tmp_342_10 = sext i24 %accReg_V_11_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_342_10"/></StgValue>
</operation>

<operation id="777" st_id="10" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:313  %r_V_15_10 = mul nsw i48 %tmp_342_10, %r_V_11

]]></Node>
<StgValue><ssdm name="r_V_15_10"/></StgValue>
</operation>

<operation id="778" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:339  %r_V_12 = sext i24 %alphaMem_12_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="779" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:340  %tmp_342_11 = sext i24 %accReg_V_12_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_342_11"/></StgValue>
</operation>

<operation id="780" st_id="10" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:341  %r_V_15_11 = mul nsw i48 %tmp_342_11, %r_V_12

]]></Node>
<StgValue><ssdm name="r_V_15_11"/></StgValue>
</operation>

<operation id="781" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:367  %r_V_13 = sext i24 %alphaMem_13_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="782" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:368  %tmp_342_12 = sext i24 %accReg_V_13_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_342_12"/></StgValue>
</operation>

<operation id="783" st_id="10" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:369  %r_V_15_12 = mul nsw i48 %tmp_342_12, %r_V_13

]]></Node>
<StgValue><ssdm name="r_V_15_12"/></StgValue>
</operation>

<operation id="784" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:395  %r_V_14 = sext i24 %alphaMem_14_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="785" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:396  %tmp_342_13 = sext i24 %accReg_V_14_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_342_13"/></StgValue>
</operation>

<operation id="786" st_id="10" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:397  %r_V_15_13 = mul nsw i48 %tmp_342_13, %r_V_14

]]></Node>
<StgValue><ssdm name="r_V_15_13"/></StgValue>
</operation>

<operation id="787" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:423  %r_V_s = sext i24 %alphaMem_15_V_load to i48

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="788" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="48" op_0_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:424  %tmp_342_14 = sext i24 %accReg_V_15_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_342_14"/></StgValue>
</operation>

<operation id="789" st_id="10" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:425  %r_V_15_14 = mul nsw i48 %tmp_342_14, %r_V_s

]]></Node>
<StgValue><ssdm name="r_V_15_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="790" st_id="11" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:5  %r_V_15 = mul nsw i48 %tmp_132, %r_V

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="791" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:6  %thresMem_0_V_addr = getelementptr [4 x i24]* %thresMem_0_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="thresMem_0_V_addr"/></StgValue>
</operation>

<operation id="792" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:7  %thresMem_0_V_load = load i24* %thresMem_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_0_V_load"/></StgValue>
</operation>

<operation id="793" st_id="11" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:33  %r_V_15_1 = mul nsw i48 %tmp_342_1, %r_V_1

]]></Node>
<StgValue><ssdm name="r_V_15_1"/></StgValue>
</operation>

<operation id="794" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:34  %thresMem_1_V_addr = getelementptr [4 x i24]* %thresMem_1_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="thresMem_1_V_addr"/></StgValue>
</operation>

<operation id="795" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:35  %thresMem_1_V_load = load i24* %thresMem_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_1_V_load"/></StgValue>
</operation>

<operation id="796" st_id="11" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:61  %r_V_15_2 = mul nsw i48 %tmp_342_2, %r_V_2

]]></Node>
<StgValue><ssdm name="r_V_15_2"/></StgValue>
</operation>

<operation id="797" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:62  %thresMem_2_V_addr = getelementptr [4 x i24]* %thresMem_2_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="thresMem_2_V_addr"/></StgValue>
</operation>

<operation id="798" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:63  %thresMem_2_V_load = load i24* %thresMem_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_2_V_load"/></StgValue>
</operation>

<operation id="799" st_id="11" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:89  %r_V_15_3 = mul nsw i48 %tmp_342_3, %r_V_3

]]></Node>
<StgValue><ssdm name="r_V_15_3"/></StgValue>
</operation>

<operation id="800" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:90  %thresMem_3_V_addr = getelementptr [4 x i24]* %thresMem_3_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="thresMem_3_V_addr"/></StgValue>
</operation>

<operation id="801" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:91  %thresMem_3_V_load = load i24* %thresMem_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_3_V_load"/></StgValue>
</operation>

<operation id="802" st_id="11" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:117  %r_V_15_4 = mul nsw i48 %tmp_342_4, %r_V_4

]]></Node>
<StgValue><ssdm name="r_V_15_4"/></StgValue>
</operation>

<operation id="803" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:118  %thresMem_4_V_addr = getelementptr [4 x i24]* %thresMem_4_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="thresMem_4_V_addr"/></StgValue>
</operation>

<operation id="804" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:119  %thresMem_4_V_load = load i24* %thresMem_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_4_V_load"/></StgValue>
</operation>

<operation id="805" st_id="11" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:145  %r_V_15_5 = mul nsw i48 %tmp_342_5, %r_V_5

]]></Node>
<StgValue><ssdm name="r_V_15_5"/></StgValue>
</operation>

<operation id="806" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:146  %thresMem_5_V_addr = getelementptr [4 x i24]* %thresMem_5_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="thresMem_5_V_addr"/></StgValue>
</operation>

<operation id="807" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:147  %thresMem_5_V_load = load i24* %thresMem_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_5_V_load"/></StgValue>
</operation>

<operation id="808" st_id="11" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:173  %r_V_15_6 = mul nsw i48 %tmp_342_6, %r_V_6

]]></Node>
<StgValue><ssdm name="r_V_15_6"/></StgValue>
</operation>

<operation id="809" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:174  %thresMem_6_V_addr = getelementptr [4 x i24]* %thresMem_6_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="thresMem_6_V_addr"/></StgValue>
</operation>

<operation id="810" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:175  %thresMem_6_V_load = load i24* %thresMem_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_6_V_load"/></StgValue>
</operation>

<operation id="811" st_id="11" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:201  %r_V_15_7 = mul nsw i48 %tmp_342_7, %r_V_7

]]></Node>
<StgValue><ssdm name="r_V_15_7"/></StgValue>
</operation>

<operation id="812" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:202  %thresMem_7_V_addr = getelementptr [4 x i24]* %thresMem_7_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="thresMem_7_V_addr"/></StgValue>
</operation>

<operation id="813" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:203  %thresMem_7_V_load = load i24* %thresMem_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_7_V_load"/></StgValue>
</operation>

<operation id="814" st_id="11" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:229  %r_V_15_8 = mul nsw i48 %tmp_342_8, %r_V_8

]]></Node>
<StgValue><ssdm name="r_V_15_8"/></StgValue>
</operation>

<operation id="815" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:230  %thresMem_8_V_addr = getelementptr [4 x i24]* %thresMem_8_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="thresMem_8_V_addr"/></StgValue>
</operation>

<operation id="816" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:231  %thresMem_8_V_load = load i24* %thresMem_8_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_8_V_load"/></StgValue>
</operation>

<operation id="817" st_id="11" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:257  %r_V_15_9 = mul nsw i48 %tmp_342_9, %r_V_9

]]></Node>
<StgValue><ssdm name="r_V_15_9"/></StgValue>
</operation>

<operation id="818" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:258  %thresMem_9_V_addr = getelementptr [4 x i24]* %thresMem_9_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="thresMem_9_V_addr"/></StgValue>
</operation>

<operation id="819" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:259  %thresMem_9_V_load = load i24* %thresMem_9_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_9_V_load"/></StgValue>
</operation>

<operation id="820" st_id="11" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:285  %r_V_15_s = mul nsw i48 %tmp_342_s, %r_V_10

]]></Node>
<StgValue><ssdm name="r_V_15_s"/></StgValue>
</operation>

<operation id="821" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:286  %thresMem_10_V_addr = getelementptr [4 x i24]* %thresMem_10_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="thresMem_10_V_addr"/></StgValue>
</operation>

<operation id="822" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:287  %thresMem_10_V_load = load i24* %thresMem_10_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_10_V_load"/></StgValue>
</operation>

<operation id="823" st_id="11" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:313  %r_V_15_10 = mul nsw i48 %tmp_342_10, %r_V_11

]]></Node>
<StgValue><ssdm name="r_V_15_10"/></StgValue>
</operation>

<operation id="824" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:314  %thresMem_11_V_addr = getelementptr [4 x i24]* %thresMem_11_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="thresMem_11_V_addr"/></StgValue>
</operation>

<operation id="825" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:315  %thresMem_11_V_load = load i24* %thresMem_11_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_11_V_load"/></StgValue>
</operation>

<operation id="826" st_id="11" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:341  %r_V_15_11 = mul nsw i48 %tmp_342_11, %r_V_12

]]></Node>
<StgValue><ssdm name="r_V_15_11"/></StgValue>
</operation>

<operation id="827" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:342  %thresMem_12_V_addr = getelementptr [4 x i24]* %thresMem_12_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="thresMem_12_V_addr"/></StgValue>
</operation>

<operation id="828" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:343  %thresMem_12_V_load = load i24* %thresMem_12_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_12_V_load"/></StgValue>
</operation>

<operation id="829" st_id="11" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:369  %r_V_15_12 = mul nsw i48 %tmp_342_12, %r_V_13

]]></Node>
<StgValue><ssdm name="r_V_15_12"/></StgValue>
</operation>

<operation id="830" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:370  %thresMem_13_V_addr = getelementptr [4 x i24]* %thresMem_13_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="thresMem_13_V_addr"/></StgValue>
</operation>

<operation id="831" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:371  %thresMem_13_V_load = load i24* %thresMem_13_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_13_V_load"/></StgValue>
</operation>

<operation id="832" st_id="11" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:397  %r_V_15_13 = mul nsw i48 %tmp_342_13, %r_V_14

]]></Node>
<StgValue><ssdm name="r_V_15_13"/></StgValue>
</operation>

<operation id="833" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:398  %thresMem_14_V_addr = getelementptr [4 x i24]* %thresMem_14_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="thresMem_14_V_addr"/></StgValue>
</operation>

<operation id="834" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:399  %thresMem_14_V_load = load i24* %thresMem_14_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_14_V_load"/></StgValue>
</operation>

<operation id="835" st_id="11" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:425  %r_V_15_14 = mul nsw i48 %tmp_342_14, %r_V_s

]]></Node>
<StgValue><ssdm name="r_V_15_14"/></StgValue>
</operation>

<operation id="836" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1230.preheader_ifconv:426  %thresMem_15_V_addr = getelementptr [4 x i24]* %thresMem_15_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="thresMem_15_V_addr"/></StgValue>
</operation>

<operation id="837" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:427  %thresMem_15_V_load = load i24* %thresMem_15_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_15_V_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="838" st_id="12" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:5  %r_V_15 = mul nsw i48 %tmp_132, %r_V

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="839" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:7  %thresMem_0_V_load = load i24* %thresMem_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_0_V_load"/></StgValue>
</operation>

<operation id="840" st_id="12" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:33  %r_V_15_1 = mul nsw i48 %tmp_342_1, %r_V_1

]]></Node>
<StgValue><ssdm name="r_V_15_1"/></StgValue>
</operation>

<operation id="841" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:35  %thresMem_1_V_load = load i24* %thresMem_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_1_V_load"/></StgValue>
</operation>

<operation id="842" st_id="12" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:61  %r_V_15_2 = mul nsw i48 %tmp_342_2, %r_V_2

]]></Node>
<StgValue><ssdm name="r_V_15_2"/></StgValue>
</operation>

<operation id="843" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:63  %thresMem_2_V_load = load i24* %thresMem_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_2_V_load"/></StgValue>
</operation>

<operation id="844" st_id="12" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:89  %r_V_15_3 = mul nsw i48 %tmp_342_3, %r_V_3

]]></Node>
<StgValue><ssdm name="r_V_15_3"/></StgValue>
</operation>

<operation id="845" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:91  %thresMem_3_V_load = load i24* %thresMem_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_3_V_load"/></StgValue>
</operation>

<operation id="846" st_id="12" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:117  %r_V_15_4 = mul nsw i48 %tmp_342_4, %r_V_4

]]></Node>
<StgValue><ssdm name="r_V_15_4"/></StgValue>
</operation>

<operation id="847" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:119  %thresMem_4_V_load = load i24* %thresMem_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_4_V_load"/></StgValue>
</operation>

<operation id="848" st_id="12" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:145  %r_V_15_5 = mul nsw i48 %tmp_342_5, %r_V_5

]]></Node>
<StgValue><ssdm name="r_V_15_5"/></StgValue>
</operation>

<operation id="849" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:147  %thresMem_5_V_load = load i24* %thresMem_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_5_V_load"/></StgValue>
</operation>

<operation id="850" st_id="12" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:173  %r_V_15_6 = mul nsw i48 %tmp_342_6, %r_V_6

]]></Node>
<StgValue><ssdm name="r_V_15_6"/></StgValue>
</operation>

<operation id="851" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:175  %thresMem_6_V_load = load i24* %thresMem_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_6_V_load"/></StgValue>
</operation>

<operation id="852" st_id="12" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:201  %r_V_15_7 = mul nsw i48 %tmp_342_7, %r_V_7

]]></Node>
<StgValue><ssdm name="r_V_15_7"/></StgValue>
</operation>

<operation id="853" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:203  %thresMem_7_V_load = load i24* %thresMem_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_7_V_load"/></StgValue>
</operation>

<operation id="854" st_id="12" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:229  %r_V_15_8 = mul nsw i48 %tmp_342_8, %r_V_8

]]></Node>
<StgValue><ssdm name="r_V_15_8"/></StgValue>
</operation>

<operation id="855" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:231  %thresMem_8_V_load = load i24* %thresMem_8_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_8_V_load"/></StgValue>
</operation>

<operation id="856" st_id="12" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:257  %r_V_15_9 = mul nsw i48 %tmp_342_9, %r_V_9

]]></Node>
<StgValue><ssdm name="r_V_15_9"/></StgValue>
</operation>

<operation id="857" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:259  %thresMem_9_V_load = load i24* %thresMem_9_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_9_V_load"/></StgValue>
</operation>

<operation id="858" st_id="12" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:285  %r_V_15_s = mul nsw i48 %tmp_342_s, %r_V_10

]]></Node>
<StgValue><ssdm name="r_V_15_s"/></StgValue>
</operation>

<operation id="859" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:287  %thresMem_10_V_load = load i24* %thresMem_10_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_10_V_load"/></StgValue>
</operation>

<operation id="860" st_id="12" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:313  %r_V_15_10 = mul nsw i48 %tmp_342_10, %r_V_11

]]></Node>
<StgValue><ssdm name="r_V_15_10"/></StgValue>
</operation>

<operation id="861" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:315  %thresMem_11_V_load = load i24* %thresMem_11_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_11_V_load"/></StgValue>
</operation>

<operation id="862" st_id="12" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:341  %r_V_15_11 = mul nsw i48 %tmp_342_11, %r_V_12

]]></Node>
<StgValue><ssdm name="r_V_15_11"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:343  %thresMem_12_V_load = load i24* %thresMem_12_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_12_V_load"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:369  %r_V_15_12 = mul nsw i48 %tmp_342_12, %r_V_13

]]></Node>
<StgValue><ssdm name="r_V_15_12"/></StgValue>
</operation>

<operation id="865" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:371  %thresMem_13_V_load = load i24* %thresMem_13_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_13_V_load"/></StgValue>
</operation>

<operation id="866" st_id="12" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:397  %r_V_15_13 = mul nsw i48 %tmp_342_13, %r_V_14

]]></Node>
<StgValue><ssdm name="r_V_15_13"/></StgValue>
</operation>

<operation id="867" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:399  %thresMem_14_V_load = load i24* %thresMem_14_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_14_V_load"/></StgValue>
</operation>

<operation id="868" st_id="12" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:425  %r_V_15_14 = mul nsw i48 %tmp_342_14, %r_V_s

]]></Node>
<StgValue><ssdm name="r_V_15_14"/></StgValue>
</operation>

<operation id="869" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="24" op_0_bw="2">
<![CDATA[
.preheader1230.preheader_ifconv:427  %thresMem_15_V_load = load i24* %thresMem_15_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_15_V_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="870" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader1230.preheader_ifconv:8  %rhs_V_9 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_0_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9"/></StgValue>
</operation>

<operation id="871" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="48" op_0_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:9  %rhs_V_9_cast = sext i32 %rhs_V_9 to i48

]]></Node>
<StgValue><ssdm name="rhs_V_9_cast"/></StgValue>
</operation>

<operation id="872" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:10  %ret_V_12 = add i48 %r_V_15, %rhs_V_9_cast

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="873" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:11  %tmp_1324 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_1324"/></StgValue>
</operation>

<operation id="874" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:12  %p_Val2_s_1183 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_s_1183"/></StgValue>
</operation>

<operation id="875" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:13  %tmp_1325 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1325"/></StgValue>
</operation>

<operation id="876" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:14  %tmp_60 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="877" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader1230.preheader_ifconv:36  %rhs_V_9_1 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_1_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9_1"/></StgValue>
</operation>

<operation id="878" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="48" op_0_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:37  %rhs_V_9_1_cast = sext i32 %rhs_V_9_1 to i48

]]></Node>
<StgValue><ssdm name="rhs_V_9_1_cast"/></StgValue>
</operation>

<operation id="879" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:38  %ret_V_12_1 = add i48 %r_V_15_1, %rhs_V_9_1_cast

]]></Node>
<StgValue><ssdm name="ret_V_12_1"/></StgValue>
</operation>

<operation id="880" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:39  %tmp_1326 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_1, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_1326"/></StgValue>
</operation>

<operation id="881" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:40  %p_Val2_58_1 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_1, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_58_1"/></StgValue>
</operation>

<operation id="882" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:41  %tmp_1327 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1327"/></StgValue>
</operation>

<operation id="883" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:42  %tmp_61 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_1, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="884" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader1230.preheader_ifconv:64  %rhs_V_9_2 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_2_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9_2"/></StgValue>
</operation>

<operation id="885" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="48" op_0_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:65  %rhs_V_9_2_cast = sext i32 %rhs_V_9_2 to i48

]]></Node>
<StgValue><ssdm name="rhs_V_9_2_cast"/></StgValue>
</operation>

<operation id="886" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:66  %ret_V_12_2 = add i48 %r_V_15_2, %rhs_V_9_2_cast

]]></Node>
<StgValue><ssdm name="ret_V_12_2"/></StgValue>
</operation>

<operation id="887" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:67  %tmp_1328 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_2, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_1328"/></StgValue>
</operation>

<operation id="888" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:68  %p_Val2_58_2 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_2, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_58_2"/></StgValue>
</operation>

<operation id="889" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:69  %tmp_1329 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1329"/></StgValue>
</operation>

<operation id="890" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:70  %tmp_62 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_2, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="891" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader1230.preheader_ifconv:92  %rhs_V_9_3 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_3_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9_3"/></StgValue>
</operation>

<operation id="892" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="48" op_0_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:93  %rhs_V_9_3_cast = sext i32 %rhs_V_9_3 to i48

]]></Node>
<StgValue><ssdm name="rhs_V_9_3_cast"/></StgValue>
</operation>

<operation id="893" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:94  %ret_V_12_3 = add i48 %r_V_15_3, %rhs_V_9_3_cast

]]></Node>
<StgValue><ssdm name="ret_V_12_3"/></StgValue>
</operation>

<operation id="894" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:95  %tmp_1330 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_3, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_1330"/></StgValue>
</operation>

<operation id="895" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:96  %p_Val2_58_3 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_3, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_58_3"/></StgValue>
</operation>

<operation id="896" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:97  %tmp_1331 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1331"/></StgValue>
</operation>

<operation id="897" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:98  %tmp_63 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_3, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="898" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader1230.preheader_ifconv:120  %rhs_V_9_4 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_4_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9_4"/></StgValue>
</operation>

<operation id="899" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="48" op_0_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:121  %rhs_V_9_4_cast = sext i32 %rhs_V_9_4 to i48

]]></Node>
<StgValue><ssdm name="rhs_V_9_4_cast"/></StgValue>
</operation>

<operation id="900" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:122  %ret_V_12_4 = add i48 %r_V_15_4, %rhs_V_9_4_cast

]]></Node>
<StgValue><ssdm name="ret_V_12_4"/></StgValue>
</operation>

<operation id="901" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:123  %tmp_1332 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_4, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_1332"/></StgValue>
</operation>

<operation id="902" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:124  %p_Val2_58_4 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_4, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_58_4"/></StgValue>
</operation>

<operation id="903" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:125  %tmp_1333 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1333"/></StgValue>
</operation>

<operation id="904" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:126  %tmp_64 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_4, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="905" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader1230.preheader_ifconv:148  %rhs_V_9_5 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_5_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9_5"/></StgValue>
</operation>

<operation id="906" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="48" op_0_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:149  %rhs_V_9_5_cast = sext i32 %rhs_V_9_5 to i48

]]></Node>
<StgValue><ssdm name="rhs_V_9_5_cast"/></StgValue>
</operation>

<operation id="907" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:150  %ret_V_12_5 = add i48 %r_V_15_5, %rhs_V_9_5_cast

]]></Node>
<StgValue><ssdm name="ret_V_12_5"/></StgValue>
</operation>

<operation id="908" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:151  %tmp_1334 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_5, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_1334"/></StgValue>
</operation>

<operation id="909" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:152  %p_Val2_58_5 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_5, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_58_5"/></StgValue>
</operation>

<operation id="910" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:153  %tmp_1335 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1335"/></StgValue>
</operation>

<operation id="911" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:154  %tmp_65 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_5, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="912" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader1230.preheader_ifconv:176  %rhs_V_9_6 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_6_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9_6"/></StgValue>
</operation>

<operation id="913" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="48" op_0_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:177  %rhs_V_9_6_cast = sext i32 %rhs_V_9_6 to i48

]]></Node>
<StgValue><ssdm name="rhs_V_9_6_cast"/></StgValue>
</operation>

<operation id="914" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:178  %ret_V_12_6 = add i48 %r_V_15_6, %rhs_V_9_6_cast

]]></Node>
<StgValue><ssdm name="ret_V_12_6"/></StgValue>
</operation>

<operation id="915" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:179  %tmp_1336 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_6, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_1336"/></StgValue>
</operation>

<operation id="916" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:180  %p_Val2_58_6 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_6, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_58_6"/></StgValue>
</operation>

<operation id="917" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:181  %tmp_1337 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1337"/></StgValue>
</operation>

<operation id="918" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:182  %tmp_66 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_6, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="919" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader1230.preheader_ifconv:204  %rhs_V_9_7 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_7_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9_7"/></StgValue>
</operation>

<operation id="920" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="48" op_0_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:205  %rhs_V_9_7_cast = sext i32 %rhs_V_9_7 to i48

]]></Node>
<StgValue><ssdm name="rhs_V_9_7_cast"/></StgValue>
</operation>

<operation id="921" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:206  %ret_V_12_7 = add i48 %r_V_15_7, %rhs_V_9_7_cast

]]></Node>
<StgValue><ssdm name="ret_V_12_7"/></StgValue>
</operation>

<operation id="922" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:207  %tmp_1338 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_7, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_1338"/></StgValue>
</operation>

<operation id="923" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:208  %p_Val2_58_7 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_7, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_58_7"/></StgValue>
</operation>

<operation id="924" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:209  %tmp_1339 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1339"/></StgValue>
</operation>

<operation id="925" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:210  %tmp_67 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_7, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="926" st_id="13" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:229  %r_V_15_8 = mul nsw i48 %tmp_342_8, %r_V_8

]]></Node>
<StgValue><ssdm name="r_V_15_8"/></StgValue>
</operation>

<operation id="927" st_id="13" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:257  %r_V_15_9 = mul nsw i48 %tmp_342_9, %r_V_9

]]></Node>
<StgValue><ssdm name="r_V_15_9"/></StgValue>
</operation>

<operation id="928" st_id="13" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:285  %r_V_15_s = mul nsw i48 %tmp_342_s, %r_V_10

]]></Node>
<StgValue><ssdm name="r_V_15_s"/></StgValue>
</operation>

<operation id="929" st_id="13" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:313  %r_V_15_10 = mul nsw i48 %tmp_342_10, %r_V_11

]]></Node>
<StgValue><ssdm name="r_V_15_10"/></StgValue>
</operation>

<operation id="930" st_id="13" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:341  %r_V_15_11 = mul nsw i48 %tmp_342_11, %r_V_12

]]></Node>
<StgValue><ssdm name="r_V_15_11"/></StgValue>
</operation>

<operation id="931" st_id="13" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:369  %r_V_15_12 = mul nsw i48 %tmp_342_12, %r_V_13

]]></Node>
<StgValue><ssdm name="r_V_15_12"/></StgValue>
</operation>

<operation id="932" st_id="13" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:397  %r_V_15_13 = mul nsw i48 %tmp_342_13, %r_V_14

]]></Node>
<StgValue><ssdm name="r_V_15_13"/></StgValue>
</operation>

<operation id="933" st_id="13" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:425  %r_V_15_14 = mul nsw i48 %tmp_342_14, %r_V_s

]]></Node>
<StgValue><ssdm name="r_V_15_14"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="934" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:15  %p_not = icmp ne i16 %tmp_60, 0

]]></Node>
<StgValue><ssdm name="p_not"/></StgValue>
</operation>

<operation id="935" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:16  %brmerge17 = or i1 %tmp_1325, %p_not

]]></Node>
<StgValue><ssdm name="brmerge17"/></StgValue>
</operation>

<operation id="936" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:17  %tmp_133 = xor i1 %tmp_1324, true

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="937" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:18  %overflow_3 = and i1 %brmerge17, %tmp_133

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="938" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:19  %newsignbit_i_i_i_i = xor i1 %tmp_1325, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i"/></StgValue>
</operation>

<operation id="939" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:20  %p_not1 = icmp ne i16 %tmp_60, -1

]]></Node>
<StgValue><ssdm name="p_not1"/></StgValue>
</operation>

<operation id="940" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:21  %brmerge18 = or i1 %p_not1, %newsignbit_i_i_i_i

]]></Node>
<StgValue><ssdm name="brmerge18"/></StgValue>
</operation>

<operation id="941" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:22  %underflow_3 = and i1 %brmerge18, %tmp_1324

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="942" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:43  %p_not_1 = icmp ne i16 %tmp_61, 0

]]></Node>
<StgValue><ssdm name="p_not_1"/></StgValue>
</operation>

<operation id="943" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:44  %brmerge2_1 = or i1 %tmp_1327, %p_not_1

]]></Node>
<StgValue><ssdm name="brmerge2_1"/></StgValue>
</operation>

<operation id="944" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:45  %tmp_349_1 = xor i1 %tmp_1326, true

]]></Node>
<StgValue><ssdm name="tmp_349_1"/></StgValue>
</operation>

<operation id="945" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:46  %overflow_3_1 = and i1 %brmerge2_1, %tmp_349_1

]]></Node>
<StgValue><ssdm name="overflow_3_1"/></StgValue>
</operation>

<operation id="946" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:47  %newsignbit_i_i_i_i80_1 = xor i1 %tmp_1327, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i80_1"/></StgValue>
</operation>

<operation id="947" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:48  %p_not1_1 = icmp ne i16 %tmp_61, -1

]]></Node>
<StgValue><ssdm name="p_not1_1"/></StgValue>
</operation>

<operation id="948" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:49  %brmerge5_1 = or i1 %p_not1_1, %newsignbit_i_i_i_i80_1

]]></Node>
<StgValue><ssdm name="brmerge5_1"/></StgValue>
</operation>

<operation id="949" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:50  %underflow_3_1 = and i1 %brmerge5_1, %tmp_1326

]]></Node>
<StgValue><ssdm name="underflow_3_1"/></StgValue>
</operation>

<operation id="950" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:71  %p_not_2 = icmp ne i16 %tmp_62, 0

]]></Node>
<StgValue><ssdm name="p_not_2"/></StgValue>
</operation>

<operation id="951" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:72  %brmerge2_2 = or i1 %tmp_1329, %p_not_2

]]></Node>
<StgValue><ssdm name="brmerge2_2"/></StgValue>
</operation>

<operation id="952" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:73  %tmp_349_2 = xor i1 %tmp_1328, true

]]></Node>
<StgValue><ssdm name="tmp_349_2"/></StgValue>
</operation>

<operation id="953" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:74  %overflow_3_2 = and i1 %brmerge2_2, %tmp_349_2

]]></Node>
<StgValue><ssdm name="overflow_3_2"/></StgValue>
</operation>

<operation id="954" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:75  %newsignbit_i_i_i_i80_2 = xor i1 %tmp_1329, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i80_2"/></StgValue>
</operation>

<operation id="955" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:76  %p_not1_2 = icmp ne i16 %tmp_62, -1

]]></Node>
<StgValue><ssdm name="p_not1_2"/></StgValue>
</operation>

<operation id="956" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:77  %brmerge5_2 = or i1 %p_not1_2, %newsignbit_i_i_i_i80_2

]]></Node>
<StgValue><ssdm name="brmerge5_2"/></StgValue>
</operation>

<operation id="957" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:78  %underflow_3_2 = and i1 %brmerge5_2, %tmp_1328

]]></Node>
<StgValue><ssdm name="underflow_3_2"/></StgValue>
</operation>

<operation id="958" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:99  %p_not_3 = icmp ne i16 %tmp_63, 0

]]></Node>
<StgValue><ssdm name="p_not_3"/></StgValue>
</operation>

<operation id="959" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:100  %brmerge2_3 = or i1 %tmp_1331, %p_not_3

]]></Node>
<StgValue><ssdm name="brmerge2_3"/></StgValue>
</operation>

<operation id="960" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:101  %tmp_349_3 = xor i1 %tmp_1330, true

]]></Node>
<StgValue><ssdm name="tmp_349_3"/></StgValue>
</operation>

<operation id="961" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:102  %overflow_3_3 = and i1 %brmerge2_3, %tmp_349_3

]]></Node>
<StgValue><ssdm name="overflow_3_3"/></StgValue>
</operation>

<operation id="962" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:103  %newsignbit_i_i_i_i80_3 = xor i1 %tmp_1331, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i80_3"/></StgValue>
</operation>

<operation id="963" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:104  %p_not1_3 = icmp ne i16 %tmp_63, -1

]]></Node>
<StgValue><ssdm name="p_not1_3"/></StgValue>
</operation>

<operation id="964" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:105  %brmerge5_3 = or i1 %p_not1_3, %newsignbit_i_i_i_i80_3

]]></Node>
<StgValue><ssdm name="brmerge5_3"/></StgValue>
</operation>

<operation id="965" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:106  %underflow_3_3 = and i1 %brmerge5_3, %tmp_1330

]]></Node>
<StgValue><ssdm name="underflow_3_3"/></StgValue>
</operation>

<operation id="966" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:127  %p_not_4 = icmp ne i16 %tmp_64, 0

]]></Node>
<StgValue><ssdm name="p_not_4"/></StgValue>
</operation>

<operation id="967" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:128  %brmerge2_4 = or i1 %tmp_1333, %p_not_4

]]></Node>
<StgValue><ssdm name="brmerge2_4"/></StgValue>
</operation>

<operation id="968" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:129  %tmp_349_4 = xor i1 %tmp_1332, true

]]></Node>
<StgValue><ssdm name="tmp_349_4"/></StgValue>
</operation>

<operation id="969" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:130  %overflow_3_4 = and i1 %brmerge2_4, %tmp_349_4

]]></Node>
<StgValue><ssdm name="overflow_3_4"/></StgValue>
</operation>

<operation id="970" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:131  %newsignbit_i_i_i_i80_4 = xor i1 %tmp_1333, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i80_4"/></StgValue>
</operation>

<operation id="971" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:132  %p_not1_4 = icmp ne i16 %tmp_64, -1

]]></Node>
<StgValue><ssdm name="p_not1_4"/></StgValue>
</operation>

<operation id="972" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:133  %brmerge5_4 = or i1 %p_not1_4, %newsignbit_i_i_i_i80_4

]]></Node>
<StgValue><ssdm name="brmerge5_4"/></StgValue>
</operation>

<operation id="973" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:134  %underflow_3_4 = and i1 %brmerge5_4, %tmp_1332

]]></Node>
<StgValue><ssdm name="underflow_3_4"/></StgValue>
</operation>

<operation id="974" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:155  %p_not_5 = icmp ne i16 %tmp_65, 0

]]></Node>
<StgValue><ssdm name="p_not_5"/></StgValue>
</operation>

<operation id="975" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:156  %brmerge2_5 = or i1 %tmp_1335, %p_not_5

]]></Node>
<StgValue><ssdm name="brmerge2_5"/></StgValue>
</operation>

<operation id="976" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:157  %tmp_349_5 = xor i1 %tmp_1334, true

]]></Node>
<StgValue><ssdm name="tmp_349_5"/></StgValue>
</operation>

<operation id="977" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:158  %overflow_3_5 = and i1 %brmerge2_5, %tmp_349_5

]]></Node>
<StgValue><ssdm name="overflow_3_5"/></StgValue>
</operation>

<operation id="978" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:159  %newsignbit_i_i_i_i80_5 = xor i1 %tmp_1335, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i80_5"/></StgValue>
</operation>

<operation id="979" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:160  %p_not1_5 = icmp ne i16 %tmp_65, -1

]]></Node>
<StgValue><ssdm name="p_not1_5"/></StgValue>
</operation>

<operation id="980" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:161  %brmerge5_5 = or i1 %p_not1_5, %newsignbit_i_i_i_i80_5

]]></Node>
<StgValue><ssdm name="brmerge5_5"/></StgValue>
</operation>

<operation id="981" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:162  %underflow_3_5 = and i1 %brmerge5_5, %tmp_1334

]]></Node>
<StgValue><ssdm name="underflow_3_5"/></StgValue>
</operation>

<operation id="982" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:183  %p_not_6 = icmp ne i16 %tmp_66, 0

]]></Node>
<StgValue><ssdm name="p_not_6"/></StgValue>
</operation>

<operation id="983" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:184  %brmerge2_6 = or i1 %tmp_1337, %p_not_6

]]></Node>
<StgValue><ssdm name="brmerge2_6"/></StgValue>
</operation>

<operation id="984" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:185  %tmp_349_6 = xor i1 %tmp_1336, true

]]></Node>
<StgValue><ssdm name="tmp_349_6"/></StgValue>
</operation>

<operation id="985" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:186  %overflow_3_6 = and i1 %brmerge2_6, %tmp_349_6

]]></Node>
<StgValue><ssdm name="overflow_3_6"/></StgValue>
</operation>

<operation id="986" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:187  %newsignbit_i_i_i_i80_6 = xor i1 %tmp_1337, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i80_6"/></StgValue>
</operation>

<operation id="987" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:188  %p_not1_6 = icmp ne i16 %tmp_66, -1

]]></Node>
<StgValue><ssdm name="p_not1_6"/></StgValue>
</operation>

<operation id="988" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:189  %brmerge5_6 = or i1 %p_not1_6, %newsignbit_i_i_i_i80_6

]]></Node>
<StgValue><ssdm name="brmerge5_6"/></StgValue>
</operation>

<operation id="989" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:190  %underflow_3_6 = and i1 %brmerge5_6, %tmp_1336

]]></Node>
<StgValue><ssdm name="underflow_3_6"/></StgValue>
</operation>

<operation id="990" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:211  %p_not_7 = icmp ne i16 %tmp_67, 0

]]></Node>
<StgValue><ssdm name="p_not_7"/></StgValue>
</operation>

<operation id="991" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:212  %brmerge2_7 = or i1 %tmp_1339, %p_not_7

]]></Node>
<StgValue><ssdm name="brmerge2_7"/></StgValue>
</operation>

<operation id="992" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:213  %tmp_349_7 = xor i1 %tmp_1338, true

]]></Node>
<StgValue><ssdm name="tmp_349_7"/></StgValue>
</operation>

<operation id="993" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:214  %overflow_3_7 = and i1 %brmerge2_7, %tmp_349_7

]]></Node>
<StgValue><ssdm name="overflow_3_7"/></StgValue>
</operation>

<operation id="994" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:215  %newsignbit_i_i_i_i80_7 = xor i1 %tmp_1339, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i80_7"/></StgValue>
</operation>

<operation id="995" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:216  %p_not1_7 = icmp ne i16 %tmp_67, -1

]]></Node>
<StgValue><ssdm name="p_not1_7"/></StgValue>
</operation>

<operation id="996" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:217  %brmerge5_7 = or i1 %p_not1_7, %newsignbit_i_i_i_i80_7

]]></Node>
<StgValue><ssdm name="brmerge5_7"/></StgValue>
</operation>

<operation id="997" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:218  %underflow_3_7 = and i1 %brmerge5_7, %tmp_1338

]]></Node>
<StgValue><ssdm name="underflow_3_7"/></StgValue>
</operation>

<operation id="998" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader1230.preheader_ifconv:232  %rhs_V_9_8 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_8_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9_8"/></StgValue>
</operation>

<operation id="999" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="48" op_0_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:233  %rhs_V_9_8_cast = sext i32 %rhs_V_9_8 to i48

]]></Node>
<StgValue><ssdm name="rhs_V_9_8_cast"/></StgValue>
</operation>

<operation id="1000" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:234  %ret_V_12_8 = add i48 %r_V_15_8, %rhs_V_9_8_cast

]]></Node>
<StgValue><ssdm name="ret_V_12_8"/></StgValue>
</operation>

<operation id="1001" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:235  %tmp_1340 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_8, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_1340"/></StgValue>
</operation>

<operation id="1002" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:236  %p_Val2_58_8 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_8, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_58_8"/></StgValue>
</operation>

<operation id="1003" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:237  %tmp_1341 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1341"/></StgValue>
</operation>

<operation id="1004" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:238  %tmp_68 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_8, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1005" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader1230.preheader_ifconv:260  %rhs_V_9_9 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_9_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9_9"/></StgValue>
</operation>

<operation id="1006" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="48" op_0_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:261  %rhs_V_9_9_cast = sext i32 %rhs_V_9_9 to i48

]]></Node>
<StgValue><ssdm name="rhs_V_9_9_cast"/></StgValue>
</operation>

<operation id="1007" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:262  %ret_V_12_9 = add i48 %r_V_15_9, %rhs_V_9_9_cast

]]></Node>
<StgValue><ssdm name="ret_V_12_9"/></StgValue>
</operation>

<operation id="1008" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:263  %tmp_1342 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_9, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_1342"/></StgValue>
</operation>

<operation id="1009" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:264  %p_Val2_58_9 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_9, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_58_9"/></StgValue>
</operation>

<operation id="1010" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:265  %tmp_1343 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_9, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1343"/></StgValue>
</operation>

<operation id="1011" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:266  %tmp_69 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_9, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1012" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader1230.preheader_ifconv:288  %rhs_V_9_s = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_10_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9_s"/></StgValue>
</operation>

<operation id="1013" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="48" op_0_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:289  %rhs_V_9_cast_1184 = sext i32 %rhs_V_9_s to i48

]]></Node>
<StgValue><ssdm name="rhs_V_9_cast_1184"/></StgValue>
</operation>

<operation id="1014" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:290  %ret_V_12_s = add i48 %r_V_15_s, %rhs_V_9_cast_1184

]]></Node>
<StgValue><ssdm name="ret_V_12_s"/></StgValue>
</operation>

<operation id="1015" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:291  %tmp_1344 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_s, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_1344"/></StgValue>
</operation>

<operation id="1016" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:292  %p_Val2_58_s = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_s, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_58_s"/></StgValue>
</operation>

<operation id="1017" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:293  %tmp_1345 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_s, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1345"/></StgValue>
</operation>

<operation id="1018" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:294  %tmp_70 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_s, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1019" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader1230.preheader_ifconv:316  %rhs_V_9_10 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_11_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9_10"/></StgValue>
</operation>

<operation id="1020" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="48" op_0_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:317  %rhs_V_9_10_cast = sext i32 %rhs_V_9_10 to i48

]]></Node>
<StgValue><ssdm name="rhs_V_9_10_cast"/></StgValue>
</operation>

<operation id="1021" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:318  %ret_V_12_10 = add i48 %r_V_15_10, %rhs_V_9_10_cast

]]></Node>
<StgValue><ssdm name="ret_V_12_10"/></StgValue>
</operation>

<operation id="1022" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:319  %tmp_1346 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_10, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_1346"/></StgValue>
</operation>

<operation id="1023" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:320  %p_Val2_58_10 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_10, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_58_10"/></StgValue>
</operation>

<operation id="1024" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:321  %tmp_1347 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1347"/></StgValue>
</operation>

<operation id="1025" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:322  %tmp_71 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_10, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1026" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader1230.preheader_ifconv:344  %rhs_V_9_11 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_12_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9_11"/></StgValue>
</operation>

<operation id="1027" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="48" op_0_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:345  %rhs_V_9_11_cast = sext i32 %rhs_V_9_11 to i48

]]></Node>
<StgValue><ssdm name="rhs_V_9_11_cast"/></StgValue>
</operation>

<operation id="1028" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:346  %ret_V_12_11 = add i48 %r_V_15_11, %rhs_V_9_11_cast

]]></Node>
<StgValue><ssdm name="ret_V_12_11"/></StgValue>
</operation>

<operation id="1029" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:347  %tmp_1348 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_11, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_1348"/></StgValue>
</operation>

<operation id="1030" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:348  %p_Val2_58_11 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_11, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_58_11"/></StgValue>
</operation>

<operation id="1031" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:349  %tmp_1349 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_11, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1349"/></StgValue>
</operation>

<operation id="1032" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:350  %tmp_72 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_11, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1033" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader1230.preheader_ifconv:372  %rhs_V_9_12 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_13_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9_12"/></StgValue>
</operation>

<operation id="1034" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="48" op_0_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:373  %rhs_V_9_12_cast = sext i32 %rhs_V_9_12 to i48

]]></Node>
<StgValue><ssdm name="rhs_V_9_12_cast"/></StgValue>
</operation>

<operation id="1035" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:374  %ret_V_12_12 = add i48 %r_V_15_12, %rhs_V_9_12_cast

]]></Node>
<StgValue><ssdm name="ret_V_12_12"/></StgValue>
</operation>

<operation id="1036" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:375  %tmp_1350 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_12, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_1350"/></StgValue>
</operation>

<operation id="1037" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:376  %p_Val2_58_12 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_12, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_58_12"/></StgValue>
</operation>

<operation id="1038" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:377  %tmp_1351 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1351"/></StgValue>
</operation>

<operation id="1039" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:378  %tmp_73 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_12, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1040" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader1230.preheader_ifconv:400  %rhs_V_9_13 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_14_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9_13"/></StgValue>
</operation>

<operation id="1041" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="48" op_0_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:401  %rhs_V_9_13_cast = sext i32 %rhs_V_9_13 to i48

]]></Node>
<StgValue><ssdm name="rhs_V_9_13_cast"/></StgValue>
</operation>

<operation id="1042" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:402  %ret_V_12_13 = add i48 %r_V_15_13, %rhs_V_9_13_cast

]]></Node>
<StgValue><ssdm name="ret_V_12_13"/></StgValue>
</operation>

<operation id="1043" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:403  %tmp_1352 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_13, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_1352"/></StgValue>
</operation>

<operation id="1044" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:404  %p_Val2_58_13 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_13, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_58_13"/></StgValue>
</operation>

<operation id="1045" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:405  %tmp_1353 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_13, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1353"/></StgValue>
</operation>

<operation id="1046" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:406  %tmp_74 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_13, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1047" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader1230.preheader_ifconv:428  %rhs_V_9_14 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_15_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9_14"/></StgValue>
</operation>

<operation id="1048" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="48" op_0_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:429  %rhs_V_9_14_cast = sext i32 %rhs_V_9_14 to i48

]]></Node>
<StgValue><ssdm name="rhs_V_9_14_cast"/></StgValue>
</operation>

<operation id="1049" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1230.preheader_ifconv:430  %ret_V_12_14 = add i48 %r_V_15_14, %rhs_V_9_14_cast

]]></Node>
<StgValue><ssdm name="ret_V_12_14"/></StgValue>
</operation>

<operation id="1050" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:431  %tmp_1354 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_14, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_1354"/></StgValue>
</operation>

<operation id="1051" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:432  %p_Val2_58_14 = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %ret_V_12_14, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_58_14"/></StgValue>
</operation>

<operation id="1052" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:433  %tmp_1355 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_12_14, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1355"/></StgValue>
</operation>

<operation id="1053" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1230.preheader_ifconv:434  %tmp_75 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ret_V_12_14, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1054" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:23  %brmerge19 = or i1 %underflow_3, %overflow_3

]]></Node>
<StgValue><ssdm name="brmerge19"/></StgValue>
</operation>

<operation id="1055" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:24  %p_1222_not = xor i1 %underflow_3, true

]]></Node>
<StgValue><ssdm name="p_1222_not"/></StgValue>
</operation>

<operation id="1056" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:25  %brmerge20 = or i1 %overflow_3, %p_1222_not

]]></Node>
<StgValue><ssdm name="brmerge20"/></StgValue>
</operation>

<operation id="1057" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:26  %p_mux = select i1 %brmerge19, i24 8388607, i24 %p_Val2_s_1183

]]></Node>
<StgValue><ssdm name="p_mux"/></StgValue>
</operation>

<operation id="1058" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:27  %p_s = select i1 %underflow_3, i24 -8388608, i24 %p_Val2_s_1183

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="1059" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:28  %accReg_0_V_2 = select i1 %brmerge20, i24 %p_mux, i24 %p_s

]]></Node>
<StgValue><ssdm name="accReg_0_V_2"/></StgValue>
</operation>

<operation id="1060" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:51  %brmerge6_1 = or i1 %underflow_3_1, %overflow_3_1

]]></Node>
<StgValue><ssdm name="brmerge6_1"/></StgValue>
</operation>

<operation id="1061" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:52  %p_1222_not_1 = xor i1 %underflow_3_1, true

]]></Node>
<StgValue><ssdm name="p_1222_not_1"/></StgValue>
</operation>

<operation id="1062" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:53  %brmerge7_1 = or i1 %overflow_3_1, %p_1222_not_1

]]></Node>
<StgValue><ssdm name="brmerge7_1"/></StgValue>
</operation>

<operation id="1063" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:54  %p_mux_1 = select i1 %brmerge6_1, i24 8388607, i24 %p_Val2_58_1

]]></Node>
<StgValue><ssdm name="p_mux_1"/></StgValue>
</operation>

<operation id="1064" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:55  %p_1 = select i1 %underflow_3_1, i24 -8388608, i24 %p_Val2_58_1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="1065" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:56  %accReg_1_V_2 = select i1 %brmerge7_1, i24 %p_mux_1, i24 %p_1

]]></Node>
<StgValue><ssdm name="accReg_1_V_2"/></StgValue>
</operation>

<operation id="1066" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:79  %brmerge6_2 = or i1 %underflow_3_2, %overflow_3_2

]]></Node>
<StgValue><ssdm name="brmerge6_2"/></StgValue>
</operation>

<operation id="1067" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:80  %p_1222_not_2 = xor i1 %underflow_3_2, true

]]></Node>
<StgValue><ssdm name="p_1222_not_2"/></StgValue>
</operation>

<operation id="1068" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:81  %brmerge7_2 = or i1 %overflow_3_2, %p_1222_not_2

]]></Node>
<StgValue><ssdm name="brmerge7_2"/></StgValue>
</operation>

<operation id="1069" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:82  %p_mux_2 = select i1 %brmerge6_2, i24 8388607, i24 %p_Val2_58_2

]]></Node>
<StgValue><ssdm name="p_mux_2"/></StgValue>
</operation>

<operation id="1070" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:83  %p_2 = select i1 %underflow_3_2, i24 -8388608, i24 %p_Val2_58_2

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="1071" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:84  %accReg_2_V_2 = select i1 %brmerge7_2, i24 %p_mux_2, i24 %p_2

]]></Node>
<StgValue><ssdm name="accReg_2_V_2"/></StgValue>
</operation>

<operation id="1072" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:107  %brmerge6_3 = or i1 %underflow_3_3, %overflow_3_3

]]></Node>
<StgValue><ssdm name="brmerge6_3"/></StgValue>
</operation>

<operation id="1073" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:108  %p_1222_not_3 = xor i1 %underflow_3_3, true

]]></Node>
<StgValue><ssdm name="p_1222_not_3"/></StgValue>
</operation>

<operation id="1074" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:109  %brmerge7_3 = or i1 %overflow_3_3, %p_1222_not_3

]]></Node>
<StgValue><ssdm name="brmerge7_3"/></StgValue>
</operation>

<operation id="1075" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:110  %p_mux_3 = select i1 %brmerge6_3, i24 8388607, i24 %p_Val2_58_3

]]></Node>
<StgValue><ssdm name="p_mux_3"/></StgValue>
</operation>

<operation id="1076" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:111  %p_3 = select i1 %underflow_3_3, i24 -8388608, i24 %p_Val2_58_3

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="1077" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:112  %accReg_3_V_2 = select i1 %brmerge7_3, i24 %p_mux_3, i24 %p_3

]]></Node>
<StgValue><ssdm name="accReg_3_V_2"/></StgValue>
</operation>

<operation id="1078" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:135  %brmerge6_4 = or i1 %underflow_3_4, %overflow_3_4

]]></Node>
<StgValue><ssdm name="brmerge6_4"/></StgValue>
</operation>

<operation id="1079" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:136  %p_1222_not_4 = xor i1 %underflow_3_4, true

]]></Node>
<StgValue><ssdm name="p_1222_not_4"/></StgValue>
</operation>

<operation id="1080" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:137  %brmerge7_4 = or i1 %overflow_3_4, %p_1222_not_4

]]></Node>
<StgValue><ssdm name="brmerge7_4"/></StgValue>
</operation>

<operation id="1081" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:138  %p_mux_4 = select i1 %brmerge6_4, i24 8388607, i24 %p_Val2_58_4

]]></Node>
<StgValue><ssdm name="p_mux_4"/></StgValue>
</operation>

<operation id="1082" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:139  %p_4 = select i1 %underflow_3_4, i24 -8388608, i24 %p_Val2_58_4

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="1083" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:140  %accReg_4_V_2 = select i1 %brmerge7_4, i24 %p_mux_4, i24 %p_4

]]></Node>
<StgValue><ssdm name="accReg_4_V_2"/></StgValue>
</operation>

<operation id="1084" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:163  %brmerge6_5 = or i1 %underflow_3_5, %overflow_3_5

]]></Node>
<StgValue><ssdm name="brmerge6_5"/></StgValue>
</operation>

<operation id="1085" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:164  %p_1222_not_5 = xor i1 %underflow_3_5, true

]]></Node>
<StgValue><ssdm name="p_1222_not_5"/></StgValue>
</operation>

<operation id="1086" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:165  %brmerge7_5 = or i1 %overflow_3_5, %p_1222_not_5

]]></Node>
<StgValue><ssdm name="brmerge7_5"/></StgValue>
</operation>

<operation id="1087" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:166  %p_mux_5 = select i1 %brmerge6_5, i24 8388607, i24 %p_Val2_58_5

]]></Node>
<StgValue><ssdm name="p_mux_5"/></StgValue>
</operation>

<operation id="1088" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:167  %p_5 = select i1 %underflow_3_5, i24 -8388608, i24 %p_Val2_58_5

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="1089" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:168  %accReg_5_V_2 = select i1 %brmerge7_5, i24 %p_mux_5, i24 %p_5

]]></Node>
<StgValue><ssdm name="accReg_5_V_2"/></StgValue>
</operation>

<operation id="1090" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:191  %brmerge6_6 = or i1 %underflow_3_6, %overflow_3_6

]]></Node>
<StgValue><ssdm name="brmerge6_6"/></StgValue>
</operation>

<operation id="1091" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:192  %p_1222_not_6 = xor i1 %underflow_3_6, true

]]></Node>
<StgValue><ssdm name="p_1222_not_6"/></StgValue>
</operation>

<operation id="1092" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:193  %brmerge7_6 = or i1 %overflow_3_6, %p_1222_not_6

]]></Node>
<StgValue><ssdm name="brmerge7_6"/></StgValue>
</operation>

<operation id="1093" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:194  %p_mux_6 = select i1 %brmerge6_6, i24 8388607, i24 %p_Val2_58_6

]]></Node>
<StgValue><ssdm name="p_mux_6"/></StgValue>
</operation>

<operation id="1094" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:195  %p_6 = select i1 %underflow_3_6, i24 -8388608, i24 %p_Val2_58_6

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="1095" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:196  %accReg_6_V_2 = select i1 %brmerge7_6, i24 %p_mux_6, i24 %p_6

]]></Node>
<StgValue><ssdm name="accReg_6_V_2"/></StgValue>
</operation>

<operation id="1096" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:219  %brmerge6_7 = or i1 %underflow_3_7, %overflow_3_7

]]></Node>
<StgValue><ssdm name="brmerge6_7"/></StgValue>
</operation>

<operation id="1097" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:220  %p_1222_not_7 = xor i1 %underflow_3_7, true

]]></Node>
<StgValue><ssdm name="p_1222_not_7"/></StgValue>
</operation>

<operation id="1098" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:221  %brmerge7_7 = or i1 %overflow_3_7, %p_1222_not_7

]]></Node>
<StgValue><ssdm name="brmerge7_7"/></StgValue>
</operation>

<operation id="1099" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:222  %p_mux_7 = select i1 %brmerge6_7, i24 8388607, i24 %p_Val2_58_7

]]></Node>
<StgValue><ssdm name="p_mux_7"/></StgValue>
</operation>

<operation id="1100" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:223  %p_7 = select i1 %underflow_3_7, i24 -8388608, i24 %p_Val2_58_7

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="1101" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:224  %accReg_7_V_2 = select i1 %brmerge7_7, i24 %p_mux_7, i24 %p_7

]]></Node>
<StgValue><ssdm name="accReg_7_V_2"/></StgValue>
</operation>

<operation id="1102" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:239  %p_not_8 = icmp ne i16 %tmp_68, 0

]]></Node>
<StgValue><ssdm name="p_not_8"/></StgValue>
</operation>

<operation id="1103" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:240  %brmerge2_8 = or i1 %tmp_1341, %p_not_8

]]></Node>
<StgValue><ssdm name="brmerge2_8"/></StgValue>
</operation>

<operation id="1104" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:241  %tmp_349_8 = xor i1 %tmp_1340, true

]]></Node>
<StgValue><ssdm name="tmp_349_8"/></StgValue>
</operation>

<operation id="1105" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:242  %overflow_3_8 = and i1 %brmerge2_8, %tmp_349_8

]]></Node>
<StgValue><ssdm name="overflow_3_8"/></StgValue>
</operation>

<operation id="1106" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:243  %newsignbit_i_i_i_i80_8 = xor i1 %tmp_1341, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i80_8"/></StgValue>
</operation>

<operation id="1107" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:244  %p_not1_8 = icmp ne i16 %tmp_68, -1

]]></Node>
<StgValue><ssdm name="p_not1_8"/></StgValue>
</operation>

<operation id="1108" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:245  %brmerge5_8 = or i1 %p_not1_8, %newsignbit_i_i_i_i80_8

]]></Node>
<StgValue><ssdm name="brmerge5_8"/></StgValue>
</operation>

<operation id="1109" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:246  %underflow_3_8 = and i1 %brmerge5_8, %tmp_1340

]]></Node>
<StgValue><ssdm name="underflow_3_8"/></StgValue>
</operation>

<operation id="1110" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:267  %p_not_9 = icmp ne i16 %tmp_69, 0

]]></Node>
<StgValue><ssdm name="p_not_9"/></StgValue>
</operation>

<operation id="1111" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:268  %brmerge2_9 = or i1 %tmp_1343, %p_not_9

]]></Node>
<StgValue><ssdm name="brmerge2_9"/></StgValue>
</operation>

<operation id="1112" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:269  %tmp_349_9 = xor i1 %tmp_1342, true

]]></Node>
<StgValue><ssdm name="tmp_349_9"/></StgValue>
</operation>

<operation id="1113" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:270  %overflow_3_9 = and i1 %brmerge2_9, %tmp_349_9

]]></Node>
<StgValue><ssdm name="overflow_3_9"/></StgValue>
</operation>

<operation id="1114" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:271  %newsignbit_i_i_i_i80_9 = xor i1 %tmp_1343, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i80_9"/></StgValue>
</operation>

<operation id="1115" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:272  %p_not1_9 = icmp ne i16 %tmp_69, -1

]]></Node>
<StgValue><ssdm name="p_not1_9"/></StgValue>
</operation>

<operation id="1116" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:273  %brmerge5_9 = or i1 %p_not1_9, %newsignbit_i_i_i_i80_9

]]></Node>
<StgValue><ssdm name="brmerge5_9"/></StgValue>
</operation>

<operation id="1117" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:274  %underflow_3_9 = and i1 %brmerge5_9, %tmp_1342

]]></Node>
<StgValue><ssdm name="underflow_3_9"/></StgValue>
</operation>

<operation id="1118" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:295  %p_not_s = icmp ne i16 %tmp_70, 0

]]></Node>
<StgValue><ssdm name="p_not_s"/></StgValue>
</operation>

<operation id="1119" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:296  %brmerge2_s = or i1 %tmp_1345, %p_not_s

]]></Node>
<StgValue><ssdm name="brmerge2_s"/></StgValue>
</operation>

<operation id="1120" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:297  %tmp_349_s = xor i1 %tmp_1344, true

]]></Node>
<StgValue><ssdm name="tmp_349_s"/></StgValue>
</operation>

<operation id="1121" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:298  %overflow_3_s = and i1 %brmerge2_s, %tmp_349_s

]]></Node>
<StgValue><ssdm name="overflow_3_s"/></StgValue>
</operation>

<operation id="1122" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:299  %newsignbit_i_i_i_i80 = xor i1 %tmp_1345, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i80"/></StgValue>
</operation>

<operation id="1123" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:300  %p_not1_s = icmp ne i16 %tmp_70, -1

]]></Node>
<StgValue><ssdm name="p_not1_s"/></StgValue>
</operation>

<operation id="1124" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:301  %brmerge5_s = or i1 %p_not1_s, %newsignbit_i_i_i_i80

]]></Node>
<StgValue><ssdm name="brmerge5_s"/></StgValue>
</operation>

<operation id="1125" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:302  %underflow_3_s = and i1 %brmerge5_s, %tmp_1344

]]></Node>
<StgValue><ssdm name="underflow_3_s"/></StgValue>
</operation>

<operation id="1126" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:323  %p_not_10 = icmp ne i16 %tmp_71, 0

]]></Node>
<StgValue><ssdm name="p_not_10"/></StgValue>
</operation>

<operation id="1127" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:324  %brmerge2_10 = or i1 %tmp_1347, %p_not_10

]]></Node>
<StgValue><ssdm name="brmerge2_10"/></StgValue>
</operation>

<operation id="1128" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:325  %tmp_349_10 = xor i1 %tmp_1346, true

]]></Node>
<StgValue><ssdm name="tmp_349_10"/></StgValue>
</operation>

<operation id="1129" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:326  %overflow_3_10 = and i1 %brmerge2_10, %tmp_349_10

]]></Node>
<StgValue><ssdm name="overflow_3_10"/></StgValue>
</operation>

<operation id="1130" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:327  %newsignbit_i_i_i_i80_10 = xor i1 %tmp_1347, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i80_10"/></StgValue>
</operation>

<operation id="1131" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:328  %p_not1_10 = icmp ne i16 %tmp_71, -1

]]></Node>
<StgValue><ssdm name="p_not1_10"/></StgValue>
</operation>

<operation id="1132" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:329  %brmerge5_10 = or i1 %p_not1_10, %newsignbit_i_i_i_i80_10

]]></Node>
<StgValue><ssdm name="brmerge5_10"/></StgValue>
</operation>

<operation id="1133" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:330  %underflow_3_10 = and i1 %brmerge5_10, %tmp_1346

]]></Node>
<StgValue><ssdm name="underflow_3_10"/></StgValue>
</operation>

<operation id="1134" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:351  %p_not_11 = icmp ne i16 %tmp_72, 0

]]></Node>
<StgValue><ssdm name="p_not_11"/></StgValue>
</operation>

<operation id="1135" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:352  %brmerge2_11 = or i1 %tmp_1349, %p_not_11

]]></Node>
<StgValue><ssdm name="brmerge2_11"/></StgValue>
</operation>

<operation id="1136" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:353  %tmp_349_11 = xor i1 %tmp_1348, true

]]></Node>
<StgValue><ssdm name="tmp_349_11"/></StgValue>
</operation>

<operation id="1137" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:354  %overflow_3_11 = and i1 %brmerge2_11, %tmp_349_11

]]></Node>
<StgValue><ssdm name="overflow_3_11"/></StgValue>
</operation>

<operation id="1138" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:355  %newsignbit_i_i_i_i80_11 = xor i1 %tmp_1349, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i80_11"/></StgValue>
</operation>

<operation id="1139" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:356  %p_not1_11 = icmp ne i16 %tmp_72, -1

]]></Node>
<StgValue><ssdm name="p_not1_11"/></StgValue>
</operation>

<operation id="1140" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:357  %brmerge5_11 = or i1 %p_not1_11, %newsignbit_i_i_i_i80_11

]]></Node>
<StgValue><ssdm name="brmerge5_11"/></StgValue>
</operation>

<operation id="1141" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:358  %underflow_3_11 = and i1 %brmerge5_11, %tmp_1348

]]></Node>
<StgValue><ssdm name="underflow_3_11"/></StgValue>
</operation>

<operation id="1142" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:379  %p_not_12 = icmp ne i16 %tmp_73, 0

]]></Node>
<StgValue><ssdm name="p_not_12"/></StgValue>
</operation>

<operation id="1143" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:380  %brmerge2_12 = or i1 %tmp_1351, %p_not_12

]]></Node>
<StgValue><ssdm name="brmerge2_12"/></StgValue>
</operation>

<operation id="1144" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:381  %tmp_349_12 = xor i1 %tmp_1350, true

]]></Node>
<StgValue><ssdm name="tmp_349_12"/></StgValue>
</operation>

<operation id="1145" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:382  %overflow_3_12 = and i1 %brmerge2_12, %tmp_349_12

]]></Node>
<StgValue><ssdm name="overflow_3_12"/></StgValue>
</operation>

<operation id="1146" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:383  %newsignbit_i_i_i_i80_12 = xor i1 %tmp_1351, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i80_12"/></StgValue>
</operation>

<operation id="1147" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:384  %p_not1_12 = icmp ne i16 %tmp_73, -1

]]></Node>
<StgValue><ssdm name="p_not1_12"/></StgValue>
</operation>

<operation id="1148" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:385  %brmerge5_12 = or i1 %p_not1_12, %newsignbit_i_i_i_i80_12

]]></Node>
<StgValue><ssdm name="brmerge5_12"/></StgValue>
</operation>

<operation id="1149" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:386  %underflow_3_12 = and i1 %brmerge5_12, %tmp_1350

]]></Node>
<StgValue><ssdm name="underflow_3_12"/></StgValue>
</operation>

<operation id="1150" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:407  %p_not_13 = icmp ne i16 %tmp_74, 0

]]></Node>
<StgValue><ssdm name="p_not_13"/></StgValue>
</operation>

<operation id="1151" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:408  %brmerge2_13 = or i1 %tmp_1353, %p_not_13

]]></Node>
<StgValue><ssdm name="brmerge2_13"/></StgValue>
</operation>

<operation id="1152" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:409  %tmp_349_13 = xor i1 %tmp_1352, true

]]></Node>
<StgValue><ssdm name="tmp_349_13"/></StgValue>
</operation>

<operation id="1153" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:410  %overflow_3_13 = and i1 %brmerge2_13, %tmp_349_13

]]></Node>
<StgValue><ssdm name="overflow_3_13"/></StgValue>
</operation>

<operation id="1154" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:411  %newsignbit_i_i_i_i80_13 = xor i1 %tmp_1353, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i80_13"/></StgValue>
</operation>

<operation id="1155" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:412  %p_not1_13 = icmp ne i16 %tmp_74, -1

]]></Node>
<StgValue><ssdm name="p_not1_13"/></StgValue>
</operation>

<operation id="1156" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:413  %brmerge5_13 = or i1 %p_not1_13, %newsignbit_i_i_i_i80_13

]]></Node>
<StgValue><ssdm name="brmerge5_13"/></StgValue>
</operation>

<operation id="1157" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:414  %underflow_3_13 = and i1 %brmerge5_13, %tmp_1352

]]></Node>
<StgValue><ssdm name="underflow_3_13"/></StgValue>
</operation>

<operation id="1158" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:435  %p_not_14 = icmp ne i16 %tmp_75, 0

]]></Node>
<StgValue><ssdm name="p_not_14"/></StgValue>
</operation>

<operation id="1159" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:436  %brmerge2_14 = or i1 %tmp_1355, %p_not_14

]]></Node>
<StgValue><ssdm name="brmerge2_14"/></StgValue>
</operation>

<operation id="1160" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:437  %tmp_349_14 = xor i1 %tmp_1354, true

]]></Node>
<StgValue><ssdm name="tmp_349_14"/></StgValue>
</operation>

<operation id="1161" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:438  %overflow_3_14 = and i1 %brmerge2_14, %tmp_349_14

]]></Node>
<StgValue><ssdm name="overflow_3_14"/></StgValue>
</operation>

<operation id="1162" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:439  %newsignbit_i_i_i_i80_14 = xor i1 %tmp_1355, true

]]></Node>
<StgValue><ssdm name="newsignbit_i_i_i_i80_14"/></StgValue>
</operation>

<operation id="1163" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:440  %p_not1_14 = icmp ne i16 %tmp_75, -1

]]></Node>
<StgValue><ssdm name="p_not1_14"/></StgValue>
</operation>

<operation id="1164" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:441  %brmerge5_14 = or i1 %p_not1_14, %newsignbit_i_i_i_i80_14

]]></Node>
<StgValue><ssdm name="brmerge5_14"/></StgValue>
</operation>

<operation id="1165" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:442  %underflow_3_14 = and i1 %brmerge5_14, %tmp_1354

]]></Node>
<StgValue><ssdm name="underflow_3_14"/></StgValue>
</operation>

<operation id="1166" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:449  %tmp_134 = icmp sgt i24 %accReg_0_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1167" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:450  %tmp_356_0_1 = icmp sgt i24 %accReg_1_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_356_0_1"/></StgValue>
</operation>

<operation id="1168" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:451  %tmp_356_0_2 = icmp sgt i24 %accReg_2_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_356_0_2"/></StgValue>
</operation>

<operation id="1169" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:452  %tmp_356_0_3 = icmp sgt i24 %accReg_3_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_356_0_3"/></StgValue>
</operation>

<operation id="1170" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:453  %tmp_356_0_4 = icmp sgt i24 %accReg_4_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_356_0_4"/></StgValue>
</operation>

<operation id="1171" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:454  %tmp_356_0_5 = icmp sgt i24 %accReg_5_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_356_0_5"/></StgValue>
</operation>

<operation id="1172" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:455  %tmp_356_0_6 = icmp sgt i24 %accReg_6_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_356_0_6"/></StgValue>
</operation>

<operation id="1173" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:456  %tmp_356_0_7 = icmp sgt i24 %accReg_7_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_356_0_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1174" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:247  %brmerge6_8 = or i1 %underflow_3_8, %overflow_3_8

]]></Node>
<StgValue><ssdm name="brmerge6_8"/></StgValue>
</operation>

<operation id="1175" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:248  %p_1222_not_8 = xor i1 %underflow_3_8, true

]]></Node>
<StgValue><ssdm name="p_1222_not_8"/></StgValue>
</operation>

<operation id="1176" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:249  %brmerge7_8 = or i1 %overflow_3_8, %p_1222_not_8

]]></Node>
<StgValue><ssdm name="brmerge7_8"/></StgValue>
</operation>

<operation id="1177" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:250  %p_mux_8 = select i1 %brmerge6_8, i24 8388607, i24 %p_Val2_58_8

]]></Node>
<StgValue><ssdm name="p_mux_8"/></StgValue>
</operation>

<operation id="1178" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:251  %p_8 = select i1 %underflow_3_8, i24 -8388608, i24 %p_Val2_58_8

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="1179" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:252  %accReg_8_V_2 = select i1 %brmerge7_8, i24 %p_mux_8, i24 %p_8

]]></Node>
<StgValue><ssdm name="accReg_8_V_2"/></StgValue>
</operation>

<operation id="1180" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:275  %brmerge6_9 = or i1 %underflow_3_9, %overflow_3_9

]]></Node>
<StgValue><ssdm name="brmerge6_9"/></StgValue>
</operation>

<operation id="1181" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:276  %p_1222_not_9 = xor i1 %underflow_3_9, true

]]></Node>
<StgValue><ssdm name="p_1222_not_9"/></StgValue>
</operation>

<operation id="1182" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:277  %brmerge7_9 = or i1 %overflow_3_9, %p_1222_not_9

]]></Node>
<StgValue><ssdm name="brmerge7_9"/></StgValue>
</operation>

<operation id="1183" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:278  %p_mux_9 = select i1 %brmerge6_9, i24 8388607, i24 %p_Val2_58_9

]]></Node>
<StgValue><ssdm name="p_mux_9"/></StgValue>
</operation>

<operation id="1184" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:279  %p_9 = select i1 %underflow_3_9, i24 -8388608, i24 %p_Val2_58_9

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="1185" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:280  %accReg_9_V_2 = select i1 %brmerge7_9, i24 %p_mux_9, i24 %p_9

]]></Node>
<StgValue><ssdm name="accReg_9_V_2"/></StgValue>
</operation>

<operation id="1186" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:303  %brmerge6_s = or i1 %underflow_3_s, %overflow_3_s

]]></Node>
<StgValue><ssdm name="brmerge6_s"/></StgValue>
</operation>

<operation id="1187" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:304  %p_1222_not_s = xor i1 %underflow_3_s, true

]]></Node>
<StgValue><ssdm name="p_1222_not_s"/></StgValue>
</operation>

<operation id="1188" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:305  %brmerge7_s = or i1 %overflow_3_s, %p_1222_not_s

]]></Node>
<StgValue><ssdm name="brmerge7_s"/></StgValue>
</operation>

<operation id="1189" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:306  %p_mux_s = select i1 %brmerge6_s, i24 8388607, i24 %p_Val2_58_s

]]></Node>
<StgValue><ssdm name="p_mux_s"/></StgValue>
</operation>

<operation id="1190" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:307  %p_s_1185 = select i1 %underflow_3_s, i24 -8388608, i24 %p_Val2_58_s

]]></Node>
<StgValue><ssdm name="p_s_1185"/></StgValue>
</operation>

<operation id="1191" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:308  %accReg_10_V_2 = select i1 %brmerge7_s, i24 %p_mux_s, i24 %p_s_1185

]]></Node>
<StgValue><ssdm name="accReg_10_V_2"/></StgValue>
</operation>

<operation id="1192" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:331  %brmerge6_10 = or i1 %underflow_3_10, %overflow_3_10

]]></Node>
<StgValue><ssdm name="brmerge6_10"/></StgValue>
</operation>

<operation id="1193" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:332  %p_1222_not_10 = xor i1 %underflow_3_10, true

]]></Node>
<StgValue><ssdm name="p_1222_not_10"/></StgValue>
</operation>

<operation id="1194" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:333  %brmerge7_10 = or i1 %overflow_3_10, %p_1222_not_10

]]></Node>
<StgValue><ssdm name="brmerge7_10"/></StgValue>
</operation>

<operation id="1195" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:334  %p_mux_10 = select i1 %brmerge6_10, i24 8388607, i24 %p_Val2_58_10

]]></Node>
<StgValue><ssdm name="p_mux_10"/></StgValue>
</operation>

<operation id="1196" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:335  %p_10 = select i1 %underflow_3_10, i24 -8388608, i24 %p_Val2_58_10

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="1197" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:336  %accReg_11_V_2 = select i1 %brmerge7_10, i24 %p_mux_10, i24 %p_10

]]></Node>
<StgValue><ssdm name="accReg_11_V_2"/></StgValue>
</operation>

<operation id="1198" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:359  %brmerge6_11 = or i1 %underflow_3_11, %overflow_3_11

]]></Node>
<StgValue><ssdm name="brmerge6_11"/></StgValue>
</operation>

<operation id="1199" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:360  %p_1222_not_11 = xor i1 %underflow_3_11, true

]]></Node>
<StgValue><ssdm name="p_1222_not_11"/></StgValue>
</operation>

<operation id="1200" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:361  %brmerge7_11 = or i1 %overflow_3_11, %p_1222_not_11

]]></Node>
<StgValue><ssdm name="brmerge7_11"/></StgValue>
</operation>

<operation id="1201" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:362  %p_mux_11 = select i1 %brmerge6_11, i24 8388607, i24 %p_Val2_58_11

]]></Node>
<StgValue><ssdm name="p_mux_11"/></StgValue>
</operation>

<operation id="1202" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:363  %p_11 = select i1 %underflow_3_11, i24 -8388608, i24 %p_Val2_58_11

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="1203" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:364  %accReg_12_V_2 = select i1 %brmerge7_11, i24 %p_mux_11, i24 %p_11

]]></Node>
<StgValue><ssdm name="accReg_12_V_2"/></StgValue>
</operation>

<operation id="1204" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:387  %brmerge6_12 = or i1 %underflow_3_12, %overflow_3_12

]]></Node>
<StgValue><ssdm name="brmerge6_12"/></StgValue>
</operation>

<operation id="1205" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:388  %p_1222_not_12 = xor i1 %underflow_3_12, true

]]></Node>
<StgValue><ssdm name="p_1222_not_12"/></StgValue>
</operation>

<operation id="1206" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:389  %brmerge7_12 = or i1 %overflow_3_12, %p_1222_not_12

]]></Node>
<StgValue><ssdm name="brmerge7_12"/></StgValue>
</operation>

<operation id="1207" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:390  %p_mux_12 = select i1 %brmerge6_12, i24 8388607, i24 %p_Val2_58_12

]]></Node>
<StgValue><ssdm name="p_mux_12"/></StgValue>
</operation>

<operation id="1208" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:391  %p_12 = select i1 %underflow_3_12, i24 -8388608, i24 %p_Val2_58_12

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="1209" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:392  %accReg_13_V_2 = select i1 %brmerge7_12, i24 %p_mux_12, i24 %p_12

]]></Node>
<StgValue><ssdm name="accReg_13_V_2"/></StgValue>
</operation>

<operation id="1210" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:415  %brmerge6_13 = or i1 %underflow_3_13, %overflow_3_13

]]></Node>
<StgValue><ssdm name="brmerge6_13"/></StgValue>
</operation>

<operation id="1211" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:416  %p_1222_not_13 = xor i1 %underflow_3_13, true

]]></Node>
<StgValue><ssdm name="p_1222_not_13"/></StgValue>
</operation>

<operation id="1212" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:417  %brmerge7_13 = or i1 %overflow_3_13, %p_1222_not_13

]]></Node>
<StgValue><ssdm name="brmerge7_13"/></StgValue>
</operation>

<operation id="1213" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:418  %p_mux_13 = select i1 %brmerge6_13, i24 8388607, i24 %p_Val2_58_13

]]></Node>
<StgValue><ssdm name="p_mux_13"/></StgValue>
</operation>

<operation id="1214" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:419  %p_13 = select i1 %underflow_3_13, i24 -8388608, i24 %p_Val2_58_13

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="1215" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:420  %accReg_14_V_2 = select i1 %brmerge7_13, i24 %p_mux_13, i24 %p_13

]]></Node>
<StgValue><ssdm name="accReg_14_V_2"/></StgValue>
</operation>

<operation id="1216" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:443  %brmerge6_14 = or i1 %underflow_3_14, %overflow_3_14

]]></Node>
<StgValue><ssdm name="brmerge6_14"/></StgValue>
</operation>

<operation id="1217" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:444  %p_1222_not_14 = xor i1 %underflow_3_14, true

]]></Node>
<StgValue><ssdm name="p_1222_not_14"/></StgValue>
</operation>

<operation id="1218" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:445  %brmerge7_14 = or i1 %overflow_3_14, %p_1222_not_14

]]></Node>
<StgValue><ssdm name="brmerge7_14"/></StgValue>
</operation>

<operation id="1219" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:446  %p_mux_14 = select i1 %brmerge6_14, i24 8388607, i24 %p_Val2_58_14

]]></Node>
<StgValue><ssdm name="p_mux_14"/></StgValue>
</operation>

<operation id="1220" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:447  %p_14 = select i1 %underflow_3_14, i24 -8388608, i24 %p_Val2_58_14

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="1221" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:448  %accReg_15_V_2 = select i1 %brmerge7_14, i24 %p_mux_14, i24 %p_14

]]></Node>
<StgValue><ssdm name="accReg_15_V_2"/></StgValue>
</operation>

<operation id="1222" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:457  %tmp_356_0_8 = icmp sgt i24 %accReg_8_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_356_0_8"/></StgValue>
</operation>

<operation id="1223" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:458  %tmp_356_0_9 = icmp sgt i24 %accReg_9_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_356_0_9"/></StgValue>
</operation>

<operation id="1224" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:459  %tmp_356_0_s = icmp sgt i24 %accReg_10_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_356_0_s"/></StgValue>
</operation>

<operation id="1225" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:460  %tmp_356_0_10 = icmp sgt i24 %accReg_11_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_356_0_10"/></StgValue>
</operation>

<operation id="1226" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:461  %tmp_356_0_11 = icmp sgt i24 %accReg_12_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_356_0_11"/></StgValue>
</operation>

<operation id="1227" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:462  %tmp_356_0_12 = icmp sgt i24 %accReg_13_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_356_0_12"/></StgValue>
</operation>

<operation id="1228" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:463  %tmp_356_0_13 = icmp sgt i24 %accReg_14_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_356_0_13"/></StgValue>
</operation>

<operation id="1229" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1230.preheader_ifconv:464  %tmp_356_0_14 = icmp sgt i24 %accReg_15_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_356_0_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
.preheader1230.preheader_ifconv:465  %tmp_V = call i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_356_0_14, i1 %tmp_356_0_13, i1 %tmp_356_0_12, i1 %tmp_356_0_11, i1 %tmp_356_0_10, i1 %tmp_356_0_s, i1 %tmp_356_0_9, i1 %tmp_356_0_8, i1 %tmp_356_0_7, i1 %tmp_356_0_6, i1 %tmp_356_0_5, i1 %tmp_356_0_4, i1 %tmp_356_0_3, i1 %tmp_356_0_2, i1 %tmp_356_0_1, i1 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="1231" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:466  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1232" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader1230.preheader_ifconv:467  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="0">
<![CDATA[
.preheader1230.preheader_ifconv:489  br label %._crit_edge1237

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
