ARM GAS  /tmp/ccUrIPhW.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"first_step.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Src/Zeugma_c/first_step.c"
  18              		.section	.text.step_counter_control,"ax",%progbits
  19              		.align	1
  20              		.global	step_counter_control
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	step_counter_control:
  26              	.LFB66:
   1:Src/Zeugma_c/first_step.c **** 
   2:Src/Zeugma_c/first_step.c **** #include <tim.h>
   3:Src/Zeugma_c/first_step.c **** #include <main.h>
   4:Src/Zeugma_c/first_step.c **** #include "first_step.h"
   5:Src/Zeugma_c/first_step.c **** 
   6:Src/Zeugma_c/first_step.c **** uint8_t commutation_step = 0;
   7:Src/Zeugma_c/first_step.c **** uint8_t step_counter = 0;
   8:Src/Zeugma_c/first_step.c **** 
   9:Src/Zeugma_c/first_step.c **** uint8_t newflag = 0;
  10:Src/Zeugma_c/first_step.c **** 
  11:Src/Zeugma_c/first_step.c **** void first_step(bool _a, bool _b, bool _c)
  12:Src/Zeugma_c/first_step.c **** { // KALKIS
  13:Src/Zeugma_c/first_step.c **** 
  14:Src/Zeugma_c/first_step.c ****   previousTime2 = HAL_GetTick();
  15:Src/Zeugma_c/first_step.c **** 
  16:Src/Zeugma_c/first_step.c ****   find_commutation_step(_a, _b, _c);
  17:Src/Zeugma_c/first_step.c **** 
  18:Src/Zeugma_c/first_step.c ****   while (1)
  19:Src/Zeugma_c/first_step.c ****   {
  20:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 1)
  21:Src/Zeugma_c/first_step.c ****     {
  22:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
  23:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
  24:Src/Zeugma_c/first_step.c ****       TIM1->CCER = 0x00C5;
  25:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, min_pwm_limit);
  26:Src/Zeugma_c/first_step.c ****       commutation_step = 2;
  27:Src/Zeugma_c/first_step.c ****       step_counter++;
  28:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
  29:Src/Zeugma_c/first_step.c ****         break;
  30:Src/Zeugma_c/first_step.c ****     }
  31:Src/Zeugma_c/first_step.c **** 
  32:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 2)
ARM GAS  /tmp/ccUrIPhW.s 			page 2


  33:Src/Zeugma_c/first_step.c ****     {
  34:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
  35:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
  36:Src/Zeugma_c/first_step.c ****       TIM1->CCER = 0x0C05;
  37:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, min_pwm_limit);
  38:Src/Zeugma_c/first_step.c ****       commutation_step = 3;
  39:Src/Zeugma_c/first_step.c ****       step_counter++;
  40:Src/Zeugma_c/first_step.c ****       HAL_Delay(firstStepDelay);
  41:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
  42:Src/Zeugma_c/first_step.c ****         break;
  43:Src/Zeugma_c/first_step.c ****     }
  44:Src/Zeugma_c/first_step.c **** 
  45:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 3)
  46:Src/Zeugma_c/first_step.c ****     {
  47:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
  48:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
  49:Src/Zeugma_c/first_step.c ****       TIM1->CCER = 0x0C50;
  50:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, min_pwm_limit);
  51:Src/Zeugma_c/first_step.c ****       commutation_step = 4;
  52:Src/Zeugma_c/first_step.c ****       step_counter++;
  53:Src/Zeugma_c/first_step.c ****       HAL_Delay(firstStepDelay);
  54:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
  55:Src/Zeugma_c/first_step.c ****         break;
  56:Src/Zeugma_c/first_step.c ****     }
  57:Src/Zeugma_c/first_step.c **** 
  58:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 4)
  59:Src/Zeugma_c/first_step.c ****     {
  60:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
  61:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
  62:Src/Zeugma_c/first_step.c ****       TIM1->CCER = 0x005C;
  63:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, min_pwm_limit);
  64:Src/Zeugma_c/first_step.c ****       commutation_step = 5;
  65:Src/Zeugma_c/first_step.c ****       step_counter++;
  66:Src/Zeugma_c/first_step.c ****       HAL_Delay(firstStepDelay);
  67:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
  68:Src/Zeugma_c/first_step.c ****         break;
  69:Src/Zeugma_c/first_step.c ****     }
  70:Src/Zeugma_c/first_step.c **** 
  71:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 5)
  72:Src/Zeugma_c/first_step.c ****     {
  73:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
  74:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
  75:Src/Zeugma_c/first_step.c ****       TIM1->CCER = 0x050C;
  76:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, min_pwm_limit);
  77:Src/Zeugma_c/first_step.c ****       commutation_step = 6;
  78:Src/Zeugma_c/first_step.c ****       step_counter++;
  79:Src/Zeugma_c/first_step.c ****       HAL_Delay(firstStepDelay);
  80:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
  81:Src/Zeugma_c/first_step.c ****         break;
  82:Src/Zeugma_c/first_step.c ****     }
  83:Src/Zeugma_c/first_step.c **** 
  84:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 6)
  85:Src/Zeugma_c/first_step.c ****     {
  86:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
  87:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
  88:Src/Zeugma_c/first_step.c ****       TIM1->CCER = 0x05C0;
  89:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, min_pwm_limit);
ARM GAS  /tmp/ccUrIPhW.s 			page 3


  90:Src/Zeugma_c/first_step.c ****       commutation_step = 1;
  91:Src/Zeugma_c/first_step.c ****       step_counter++;
  92:Src/Zeugma_c/first_step.c ****       HAL_Delay(firstStepDelay);
  93:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
  94:Src/Zeugma_c/first_step.c ****         break;
  95:Src/Zeugma_c/first_step.c ****     }
  96:Src/Zeugma_c/first_step.c **** 
  97:Src/Zeugma_c/first_step.c ****     else
  98:Src/Zeugma_c/first_step.c ****       break;
  99:Src/Zeugma_c/first_step.c ****   }
 100:Src/Zeugma_c/first_step.c **** 
 101:Src/Zeugma_c/first_step.c ****   HAL_Delay(firstStepDelay);
 102:Src/Zeugma_c/first_step.c ****   if (first_step_flag)
 103:Src/Zeugma_c/first_step.c ****   {
 104:Src/Zeugma_c/first_step.c ****     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 105:Src/Zeugma_c/first_step.c ****     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 106:Src/Zeugma_c/first_step.c ****     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 107:Src/Zeugma_c/first_step.c ****     TIM1->CCER = 0x0000;
 108:Src/Zeugma_c/first_step.c ****   }
 109:Src/Zeugma_c/first_step.c **** }
 110:Src/Zeugma_c/first_step.c **** 
 111:Src/Zeugma_c/first_step.c **** int step_counter_control()
 112:Src/Zeugma_c/first_step.c **** {
  27              		.loc 1 112 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 113:Src/Zeugma_c/first_step.c ****   if (step_counter == 6)
  32              		.loc 1 113 3 view .LVU1
  33              		.loc 1 113 20 is_stmt 0 view .LVU2
  34 0000 054B     		ldr	r3, .L5
  35 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  36              		.loc 1 113 6 view .LVU3
  37 0004 062B     		cmp	r3, #6
  38 0006 01D0     		beq	.L4
 114:Src/Zeugma_c/first_step.c ****   {
 115:Src/Zeugma_c/first_step.c ****     step_counter = 0;
 116:Src/Zeugma_c/first_step.c ****     return 1;
 117:Src/Zeugma_c/first_step.c ****   }
 118:Src/Zeugma_c/first_step.c ****   else
 119:Src/Zeugma_c/first_step.c ****     return 0;
  39              		.loc 1 119 12 view .LVU4
  40 0008 0020     		movs	r0, #0
 120:Src/Zeugma_c/first_step.c **** }
  41              		.loc 1 120 1 view .LVU5
  42 000a 7047     		bx	lr
  43              	.L4:
 115:Src/Zeugma_c/first_step.c ****     return 1;
  44              		.loc 1 115 5 is_stmt 1 view .LVU6
 115:Src/Zeugma_c/first_step.c ****     return 1;
  45              		.loc 1 115 18 is_stmt 0 view .LVU7
  46 000c 024B     		ldr	r3, .L5
  47 000e 0022     		movs	r2, #0
  48 0010 1A70     		strb	r2, [r3]
 116:Src/Zeugma_c/first_step.c ****   }
  49              		.loc 1 116 5 is_stmt 1 view .LVU8
ARM GAS  /tmp/ccUrIPhW.s 			page 4


 116:Src/Zeugma_c/first_step.c ****   }
  50              		.loc 1 116 12 is_stmt 0 view .LVU9
  51 0012 0120     		movs	r0, #1
  52 0014 7047     		bx	lr
  53              	.L6:
  54 0016 00BF     		.align	2
  55              	.L5:
  56 0018 00000000 		.word	step_counter
  57              		.cfi_endproc
  58              	.LFE66:
  60              		.section	.text.find_commutation_step,"ax",%progbits
  61              		.align	1
  62              		.global	find_commutation_step
  63              		.syntax unified
  64              		.thumb
  65              		.thumb_func
  67              	find_commutation_step:
  68              	.LVL0:
  69              	.LFB67:
 121:Src/Zeugma_c/first_step.c **** 
 122:Src/Zeugma_c/first_step.c **** void find_commutation_step(bool _a, bool _b, bool _c)
 123:Src/Zeugma_c/first_step.c **** {
  70              		.loc 1 123 1 is_stmt 1 view -0
  71              		.cfi_startproc
  72              		@ args = 0, pretend = 0, frame = 0
  73              		@ frame_needed = 0, uses_anonymous_args = 0
  74              		@ link register save eliminated.
 124:Src/Zeugma_c/first_step.c ****   if (_a && !_b && _c)
  75              		.loc 1 124 3 view .LVU11
  76              		.loc 1 124 6 is_stmt 0 view .LVU12
  77 0000 0346     		mov	r3, r0
  78 0002 58B1     		cbz	r0, .L8
  79              		.loc 1 124 10 discriminator 1 view .LVU13
  80 0004 21B9     		cbnz	r1, .L9
  81              		.loc 1 124 17 discriminator 2 view .LVU14
  82 0006 1AB1     		cbz	r2, .L9
 125:Src/Zeugma_c/first_step.c ****     commutation_step = 4; // 4
  83              		.loc 1 125 5 is_stmt 1 view .LVU15
  84              		.loc 1 125 22 is_stmt 0 view .LVU16
  85 0008 114B     		ldr	r3, .L14
  86 000a 0422     		movs	r2, #4
  87              	.LVL1:
  88              		.loc 1 125 22 view .LVU17
  89 000c 1A70     		strb	r2, [r3]
  90 000e 7047     		bx	lr
  91              	.LVL2:
  92              	.L9:
 126:Src/Zeugma_c/first_step.c ****   else if (_a && !_b && !_c)
  93              		.loc 1 126 8 is_stmt 1 view .LVU18
  94              		.loc 1 126 15 is_stmt 0 discriminator 1 view .LVU19
  95 0010 21B9     		cbnz	r1, .L8
  96              		.loc 1 126 22 discriminator 2 view .LVU20
  97 0012 1AB9     		cbnz	r2, .L8
 127:Src/Zeugma_c/first_step.c ****     commutation_step = 5; // 5
  98              		.loc 1 127 5 is_stmt 1 view .LVU21
  99              		.loc 1 127 22 is_stmt 0 view .LVU22
 100 0014 0E4B     		ldr	r3, .L14
ARM GAS  /tmp/ccUrIPhW.s 			page 5


 101 0016 0522     		movs	r2, #5
 102              	.LVL3:
 103              		.loc 1 127 22 view .LVU23
 104 0018 1A70     		strb	r2, [r3]
 105 001a 7047     		bx	lr
 106              	.LVL4:
 107              	.L8:
 128:Src/Zeugma_c/first_step.c ****   else if (_a && _b && !_c)
 108              		.loc 1 128 8 is_stmt 1 view .LVU24
 109              		.loc 1 128 11 is_stmt 0 view .LVU25
 110 001c 2BB1     		cbz	r3, .L11
 111              		.loc 1 128 15 discriminator 1 view .LVU26
 112 001e B1B1     		cbz	r1, .L7
 113              		.loc 1 128 21 discriminator 2 view .LVU27
 114 0020 AAB9     		cbnz	r2, .L7
 129:Src/Zeugma_c/first_step.c ****     commutation_step = 6; // 6
 115              		.loc 1 129 5 is_stmt 1 view .LVU28
 116              		.loc 1 129 22 is_stmt 0 view .LVU29
 117 0022 0B4B     		ldr	r3, .L14
 118 0024 0622     		movs	r2, #6
 119              	.LVL5:
 120              		.loc 1 129 22 view .LVU30
 121 0026 1A70     		strb	r2, [r3]
 122 0028 7047     		bx	lr
 123              	.LVL6:
 124              	.L11:
 130:Src/Zeugma_c/first_step.c ****   else if (!_a && _b && !_c)
 125              		.loc 1 130 8 is_stmt 1 view .LVU31
 126              		.loc 1 130 16 is_stmt 0 discriminator 1 view .LVU32
 127 002a 21B1     		cbz	r1, .L12
 128              		.loc 1 130 22 discriminator 2 view .LVU33
 129 002c 1AB9     		cbnz	r2, .L12
 131:Src/Zeugma_c/first_step.c ****     commutation_step = 1; // 1
 130              		.loc 1 131 5 is_stmt 1 view .LVU34
 131              		.loc 1 131 22 is_stmt 0 view .LVU35
 132 002e 084B     		ldr	r3, .L14
 133 0030 0122     		movs	r2, #1
 134              	.LVL7:
 135              		.loc 1 131 22 view .LVU36
 136 0032 1A70     		strb	r2, [r3]
 137 0034 7047     		bx	lr
 138              	.LVL8:
 139              	.L12:
 132:Src/Zeugma_c/first_step.c ****   else if (!_a && _b && _c)
 140              		.loc 1 132 8 is_stmt 1 view .LVU37
 141              		.loc 1 132 11 is_stmt 0 view .LVU38
 142 0036 53B9     		cbnz	r3, .L7
 143              		.loc 1 132 16 discriminator 1 view .LVU39
 144 0038 21B1     		cbz	r1, .L13
 145              		.loc 1 132 22 discriminator 2 view .LVU40
 146 003a 1AB1     		cbz	r2, .L13
 133:Src/Zeugma_c/first_step.c ****     commutation_step = 2; // 2
 147              		.loc 1 133 5 is_stmt 1 view .LVU41
 148              		.loc 1 133 22 is_stmt 0 view .LVU42
 149 003c 044B     		ldr	r3, .L14
 150 003e 0222     		movs	r2, #2
 151              	.LVL9:
ARM GAS  /tmp/ccUrIPhW.s 			page 6


 152              		.loc 1 133 22 view .LVU43
 153 0040 1A70     		strb	r2, [r3]
 154 0042 7047     		bx	lr
 155              	.LVL10:
 156              	.L13:
 134:Src/Zeugma_c/first_step.c ****   else if (!_a && !_b && _c)
 157              		.loc 1 134 8 is_stmt 1 view .LVU44
 158              		.loc 1 134 16 is_stmt 0 discriminator 1 view .LVU45
 159 0044 19B9     		cbnz	r1, .L7
 160              		.loc 1 134 23 discriminator 2 view .LVU46
 161 0046 12B1     		cbz	r2, .L7
 135:Src/Zeugma_c/first_step.c ****     commutation_step = 3; // 3
 162              		.loc 1 135 5 is_stmt 1 view .LVU47
 163              		.loc 1 135 22 is_stmt 0 view .LVU48
 164 0048 014B     		ldr	r3, .L14
 165 004a 0322     		movs	r2, #3
 166              	.LVL11:
 167              		.loc 1 135 22 view .LVU49
 168 004c 1A70     		strb	r2, [r3]
 169              	.L7:
 136:Src/Zeugma_c/first_step.c **** }...
 170              		.loc 1 136 1 view .LVU50
 171 004e 7047     		bx	lr
 172              	.L15:
 173              		.align	2
 174              	.L14:
 175 0050 00000000 		.word	commutation_step
 176              		.cfi_endproc
 177              	.LFE67:
 179              		.section	.text.first_step,"ax",%progbits
 180              		.align	1
 181              		.global	first_step
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 186              	first_step:
 187              	.LVL12:
 188              	.LFB65:
  12:Src/Zeugma_c/first_step.c **** { // KALKIS
 189              		.loc 1 12 1 is_stmt 1 view -0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 0
 192              		@ frame_needed = 0, uses_anonymous_args = 0
  12:Src/Zeugma_c/first_step.c **** { // KALKIS
 193              		.loc 1 12 1 is_stmt 0 view .LVU52
 194 0000 70B5     		push	{r4, r5, r6, lr}
 195              		.cfi_def_cfa_offset 16
 196              		.cfi_offset 4, -16
 197              		.cfi_offset 5, -12
 198              		.cfi_offset 6, -8
 199              		.cfi_offset 14, -4
 200 0002 0446     		mov	r4, r0
 201 0004 0D46     		mov	r5, r1
 202 0006 1646     		mov	r6, r2
  14:Src/Zeugma_c/first_step.c ****   previousTime2 = HAL_GetTick();
 203              		.loc 1 14 3 is_stmt 1 view .LVU53
  14:Src/Zeugma_c/first_step.c ****   previousTime2 = HAL_GetTick();
ARM GAS  /tmp/ccUrIPhW.s 			page 7


 204              		.loc 1 14 19 is_stmt 0 view .LVU54
 205 0008 FFF7FEFF 		bl	HAL_GetTick
 206              	.LVL13:
  14:Src/Zeugma_c/first_step.c ****   previousTime2 = HAL_GetTick();
 207              		.loc 1 14 17 discriminator 1 view .LVU55
 208 000c 764B     		ldr	r3, .L30
 209 000e 1860     		str	r0, [r3]
  16:Src/Zeugma_c/first_step.c ****   find_commutation_step(_a, _b, _c);
 210              		.loc 1 16 3 is_stmt 1 view .LVU56
 211 0010 3246     		mov	r2, r6
 212 0012 2946     		mov	r1, r5
 213 0014 2046     		mov	r0, r4
 214 0016 FFF7FEFF 		bl	find_commutation_step
 215              	.LVL14:
 216 001a A2E0     		b	.L23
 217              	.L26:
  22:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 218              		.loc 1 22 7 view .LVU57
 219 001c 734B     		ldr	r3, .L30+4
 220 001e 1B68     		ldr	r3, [r3]
 221 0020 0022     		movs	r2, #0
 222 0022 DA63     		str	r2, [r3, #60]
  23:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 223              		.loc 1 23 7 view .LVU58
 224 0024 9A63     		str	r2, [r3, #56]
  24:Src/Zeugma_c/first_step.c ****       TIM1->CCER = 0x00C5;
 225              		.loc 1 24 7 view .LVU59
  24:Src/Zeugma_c/first_step.c ****       TIM1->CCER = 0x00C5;
 226              		.loc 1 24 18 is_stmt 0 view .LVU60
 227 0026 724A     		ldr	r2, .L30+8
 228 0028 C521     		movs	r1, #197
 229 002a 1162     		str	r1, [r2, #32]
  25:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, min_pwm_limit);
 230              		.loc 1 25 7 is_stmt 1 view .LVU61
 231 002c 714A     		ldr	r2, .L30+12
 232 002e 1288     		ldrh	r2, [r2]
 233 0030 5A63     		str	r2, [r3, #52]
  26:Src/Zeugma_c/first_step.c ****       commutation_step = 2;
 234              		.loc 1 26 7 view .LVU62
  26:Src/Zeugma_c/first_step.c ****       commutation_step = 2;
 235              		.loc 1 26 24 is_stmt 0 view .LVU63
 236 0032 714B     		ldr	r3, .L30+16
 237 0034 0222     		movs	r2, #2
 238 0036 1A70     		strb	r2, [r3]
  27:Src/Zeugma_c/first_step.c ****       step_counter++;
 239              		.loc 1 27 7 is_stmt 1 view .LVU64
  27:Src/Zeugma_c/first_step.c ****       step_counter++;
 240              		.loc 1 27 19 is_stmt 0 view .LVU65
 241 0038 704A     		ldr	r2, .L30+20
 242 003a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 243 003c 0133     		adds	r3, r3, #1
 244 003e 1370     		strb	r3, [r2]
  28:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
 245              		.loc 1 28 7 is_stmt 1 view .LVU66
  28:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
 246              		.loc 1 28 11 is_stmt 0 view .LVU67
 247 0040 FFF7FEFF 		bl	step_counter_control
ARM GAS  /tmp/ccUrIPhW.s 			page 8


 248              	.LVL15:
  28:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
 249              		.loc 1 28 10 discriminator 1 view .LVU68
 250 0044 0028     		cmp	r0, #0
 251 0046 00F09480 		beq	.L17
 252              	.L18:
 101:Src/Zeugma_c/first_step.c ****   HAL_Delay(firstStepDelay);
 253              		.loc 1 101 3 is_stmt 1 view .LVU69
 254 004a 6D4B     		ldr	r3, .L30+24
 255 004c 1888     		ldrh	r0, [r3]
 256 004e 80B2     		uxth	r0, r0
 257 0050 FFF7FEFF 		bl	HAL_Delay
 258              	.LVL16:
 102:Src/Zeugma_c/first_step.c ****   if (first_step_flag)
 259              		.loc 1 102 3 view .LVU70
 102:Src/Zeugma_c/first_step.c ****   if (first_step_flag)
 260              		.loc 1 102 7 is_stmt 0 view .LVU71
 261 0054 6B4B     		ldr	r3, .L30+28
 262 0056 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 102:Src/Zeugma_c/first_step.c ****   if (first_step_flag)
 263              		.loc 1 102 6 view .LVU72
 264 0058 3BB1     		cbz	r3, .L16
 104:Src/Zeugma_c/first_step.c ****     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 265              		.loc 1 104 5 is_stmt 1 view .LVU73
 266 005a 644B     		ldr	r3, .L30+4
 267 005c 1A68     		ldr	r2, [r3]
 268 005e 0023     		movs	r3, #0
 269 0060 5363     		str	r3, [r2, #52]
 105:Src/Zeugma_c/first_step.c ****     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 270              		.loc 1 105 5 view .LVU74
 271 0062 9363     		str	r3, [r2, #56]
 106:Src/Zeugma_c/first_step.c ****     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 272              		.loc 1 106 5 view .LVU75
 273 0064 D363     		str	r3, [r2, #60]
 107:Src/Zeugma_c/first_step.c ****     TIM1->CCER = 0x0000;
 274              		.loc 1 107 5 view .LVU76
 107:Src/Zeugma_c/first_step.c ****     TIM1->CCER = 0x0000;
 275              		.loc 1 107 16 is_stmt 0 view .LVU77
 276 0066 624A     		ldr	r2, .L30+8
 277 0068 1362     		str	r3, [r2, #32]
 278              	.L16:
 109:Src/Zeugma_c/first_step.c **** }
 279              		.loc 1 109 1 view .LVU78
 280 006a 70BD     		pop	{r4, r5, r6, pc}
 281              	.LVL17:
 282              	.L27:
  34:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 283              		.loc 1 34 7 is_stmt 1 view .LVU79
 284 006c 5F4B     		ldr	r3, .L30+4
 285 006e 1B68     		ldr	r3, [r3]
 286 0070 0022     		movs	r2, #0
 287 0072 DA63     		str	r2, [r3, #60]
  35:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 288              		.loc 1 35 7 view .LVU80
 289 0074 9A63     		str	r2, [r3, #56]
  36:Src/Zeugma_c/first_step.c ****       TIM1->CCER = 0x0C05;
 290              		.loc 1 36 7 view .LVU81
ARM GAS  /tmp/ccUrIPhW.s 			page 9


  36:Src/Zeugma_c/first_step.c ****       TIM1->CCER = 0x0C05;
 291              		.loc 1 36 18 is_stmt 0 view .LVU82
 292 0076 5E4A     		ldr	r2, .L30+8
 293 0078 40F60541 		movw	r1, #3077
 294 007c 1162     		str	r1, [r2, #32]
  37:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, min_pwm_limit);
 295              		.loc 1 37 7 is_stmt 1 view .LVU83
 296 007e 5D4A     		ldr	r2, .L30+12
 297 0080 1288     		ldrh	r2, [r2]
 298 0082 5A63     		str	r2, [r3, #52]
  38:Src/Zeugma_c/first_step.c ****       commutation_step = 3;
 299              		.loc 1 38 7 view .LVU84
  38:Src/Zeugma_c/first_step.c ****       commutation_step = 3;
 300              		.loc 1 38 24 is_stmt 0 view .LVU85
 301 0084 5C4B     		ldr	r3, .L30+16
 302 0086 0322     		movs	r2, #3
 303 0088 1A70     		strb	r2, [r3]
  39:Src/Zeugma_c/first_step.c ****       step_counter++;
 304              		.loc 1 39 7 is_stmt 1 view .LVU86
  39:Src/Zeugma_c/first_step.c ****       step_counter++;
 305              		.loc 1 39 19 is_stmt 0 view .LVU87
 306 008a 5C4A     		ldr	r2, .L30+20
 307 008c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 308 008e 0133     		adds	r3, r3, #1
 309 0090 1370     		strb	r3, [r2]
  40:Src/Zeugma_c/first_step.c ****       HAL_Delay(firstStepDelay);
 310              		.loc 1 40 7 is_stmt 1 view .LVU88
 311 0092 5B4B     		ldr	r3, .L30+24
 312 0094 1888     		ldrh	r0, [r3]
 313 0096 80B2     		uxth	r0, r0
 314 0098 FFF7FEFF 		bl	HAL_Delay
 315              	.LVL18:
  41:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
 316              		.loc 1 41 7 view .LVU89
  41:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
 317              		.loc 1 41 11 is_stmt 0 view .LVU90
 318 009c FFF7FEFF 		bl	step_counter_control
 319              	.LVL19:
  41:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
 320              		.loc 1 41 10 discriminator 1 view .LVU91
 321 00a0 0028     		cmp	r0, #0
 322 00a2 6ED0     		beq	.L19
 323 00a4 D1E7     		b	.L18
 324              	.L28:
  47:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 325              		.loc 1 47 7 is_stmt 1 view .LVU92
 326 00a6 514B     		ldr	r3, .L30+4
 327 00a8 1B68     		ldr	r3, [r3]
 328 00aa 0022     		movs	r2, #0
 329 00ac 5A63     		str	r2, [r3, #52]
  48:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 330              		.loc 1 48 7 view .LVU93
 331 00ae DA63     		str	r2, [r3, #60]
  49:Src/Zeugma_c/first_step.c ****       TIM1->CCER = 0x0C50;
 332              		.loc 1 49 7 view .LVU94
  49:Src/Zeugma_c/first_step.c ****       TIM1->CCER = 0x0C50;
 333              		.loc 1 49 18 is_stmt 0 view .LVU95
ARM GAS  /tmp/ccUrIPhW.s 			page 10


 334 00b0 4F4A     		ldr	r2, .L30+8
 335 00b2 4FF44561 		mov	r1, #3152
 336 00b6 1162     		str	r1, [r2, #32]
  50:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, min_pwm_limit);
 337              		.loc 1 50 7 is_stmt 1 view .LVU96
 338 00b8 4E4A     		ldr	r2, .L30+12
 339 00ba 1288     		ldrh	r2, [r2]
 340 00bc 9A63     		str	r2, [r3, #56]
  51:Src/Zeugma_c/first_step.c ****       commutation_step = 4;
 341              		.loc 1 51 7 view .LVU97
  51:Src/Zeugma_c/first_step.c ****       commutation_step = 4;
 342              		.loc 1 51 24 is_stmt 0 view .LVU98
 343 00be 4E4B     		ldr	r3, .L30+16
 344 00c0 0422     		movs	r2, #4
 345 00c2 1A70     		strb	r2, [r3]
  52:Src/Zeugma_c/first_step.c ****       step_counter++;
 346              		.loc 1 52 7 is_stmt 1 view .LVU99
  52:Src/Zeugma_c/first_step.c ****       step_counter++;
 347              		.loc 1 52 19 is_stmt 0 view .LVU100
 348 00c4 4D4A     		ldr	r2, .L30+20
 349 00c6 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 350 00c8 0133     		adds	r3, r3, #1
 351 00ca 1370     		strb	r3, [r2]
  53:Src/Zeugma_c/first_step.c ****       HAL_Delay(firstStepDelay);
 352              		.loc 1 53 7 is_stmt 1 view .LVU101
 353 00cc 4C4B     		ldr	r3, .L30+24
 354 00ce 1888     		ldrh	r0, [r3]
 355 00d0 80B2     		uxth	r0, r0
 356 00d2 FFF7FEFF 		bl	HAL_Delay
 357              	.LVL20:
  54:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
 358              		.loc 1 54 7 view .LVU102
  54:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
 359              		.loc 1 54 11 is_stmt 0 view .LVU103
 360 00d6 FFF7FEFF 		bl	step_counter_control
 361              	.LVL21:
  54:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
 362              		.loc 1 54 10 discriminator 1 view .LVU104
 363 00da 0028     		cmp	r0, #0
 364 00dc 58D0     		beq	.L20
 365 00de B4E7     		b	.L18
 366              	.L29:
  60:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 367              		.loc 1 60 7 is_stmt 1 view .LVU105
 368 00e0 424B     		ldr	r3, .L30+4
 369 00e2 1B68     		ldr	r3, [r3]
 370 00e4 0022     		movs	r2, #0
 371 00e6 5A63     		str	r2, [r3, #52]
  61:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 372              		.loc 1 61 7 view .LVU106
 373 00e8 DA63     		str	r2, [r3, #60]
  62:Src/Zeugma_c/first_step.c ****       TIM1->CCER = 0x005C;
 374              		.loc 1 62 7 view .LVU107
  62:Src/Zeugma_c/first_step.c ****       TIM1->CCER = 0x005C;
 375              		.loc 1 62 18 is_stmt 0 view .LVU108
 376 00ea 414A     		ldr	r2, .L30+8
 377 00ec 5C21     		movs	r1, #92
ARM GAS  /tmp/ccUrIPhW.s 			page 11


 378 00ee 1162     		str	r1, [r2, #32]
  63:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, min_pwm_limit);
 379              		.loc 1 63 7 is_stmt 1 view .LVU109
 380 00f0 404A     		ldr	r2, .L30+12
 381 00f2 1288     		ldrh	r2, [r2]
 382 00f4 9A63     		str	r2, [r3, #56]
  64:Src/Zeugma_c/first_step.c ****       commutation_step = 5;
 383              		.loc 1 64 7 view .LVU110
  64:Src/Zeugma_c/first_step.c ****       commutation_step = 5;
 384              		.loc 1 64 24 is_stmt 0 view .LVU111
 385 00f6 404B     		ldr	r3, .L30+16
 386 00f8 0522     		movs	r2, #5
 387 00fa 1A70     		strb	r2, [r3]
  65:Src/Zeugma_c/first_step.c ****       step_counter++;
 388              		.loc 1 65 7 is_stmt 1 view .LVU112
  65:Src/Zeugma_c/first_step.c ****       step_counter++;
 389              		.loc 1 65 19 is_stmt 0 view .LVU113
 390 00fc 3F4A     		ldr	r2, .L30+20
 391 00fe 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 392 0100 0133     		adds	r3, r3, #1
 393 0102 1370     		strb	r3, [r2]
  66:Src/Zeugma_c/first_step.c ****       HAL_Delay(firstStepDelay);
 394              		.loc 1 66 7 is_stmt 1 view .LVU114
 395 0104 3E4B     		ldr	r3, .L30+24
 396 0106 1888     		ldrh	r0, [r3]
 397 0108 80B2     		uxth	r0, r0
 398 010a FFF7FEFF 		bl	HAL_Delay
 399              	.LVL22:
  67:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
 400              		.loc 1 67 7 view .LVU115
  67:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
 401              		.loc 1 67 11 is_stmt 0 view .LVU116
 402 010e FFF7FEFF 		bl	step_counter_control
 403              	.LVL23:
  67:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
 404              		.loc 1 67 10 discriminator 1 view .LVU117
 405 0112 0028     		cmp	r0, #0
 406 0114 43D0     		beq	.L21
 407 0116 98E7     		b	.L18
 408              	.L22:
  84:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 6)
 409              		.loc 1 84 5 is_stmt 1 view .LVU118
  84:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 6)
 410              		.loc 1 84 9 is_stmt 0 view .LVU119
 411 0118 3A4B     		ldr	r3, .L30+28
 412 011a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  84:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 6)
 413              		.loc 1 84 8 view .LVU120
 414 011c 002B     		cmp	r3, #0
 415 011e 94D0     		beq	.L18
  84:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 6)
 416              		.loc 1 84 45 discriminator 1 view .LVU121
 417 0120 354B     		ldr	r3, .L30+16
 418 0122 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  84:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 6)
 419              		.loc 1 84 25 discriminator 1 view .LVU122
 420 0124 062B     		cmp	r3, #6
ARM GAS  /tmp/ccUrIPhW.s 			page 12


 421 0126 90D1     		bne	.L18
  86:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 422              		.loc 1 86 7 is_stmt 1 view .LVU123
 423 0128 304B     		ldr	r3, .L30+4
 424 012a 1B68     		ldr	r3, [r3]
 425 012c 0022     		movs	r2, #0
 426 012e 5A63     		str	r2, [r3, #52]
  87:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 427              		.loc 1 87 7 view .LVU124
 428 0130 9A63     		str	r2, [r3, #56]
  88:Src/Zeugma_c/first_step.c ****       TIM1->CCER = 0x05C0;
 429              		.loc 1 88 7 view .LVU125
  88:Src/Zeugma_c/first_step.c ****       TIM1->CCER = 0x05C0;
 430              		.loc 1 88 18 is_stmt 0 view .LVU126
 431 0132 2F4A     		ldr	r2, .L30+8
 432 0134 4FF4B861 		mov	r1, #1472
 433 0138 1162     		str	r1, [r2, #32]
  89:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, min_pwm_limit);
 434              		.loc 1 89 7 is_stmt 1 view .LVU127
 435 013a 2E4A     		ldr	r2, .L30+12
 436 013c 1288     		ldrh	r2, [r2]
 437 013e DA63     		str	r2, [r3, #60]
  90:Src/Zeugma_c/first_step.c ****       commutation_step = 1;
 438              		.loc 1 90 7 view .LVU128
  90:Src/Zeugma_c/first_step.c ****       commutation_step = 1;
 439              		.loc 1 90 24 is_stmt 0 view .LVU129
 440 0140 2D4B     		ldr	r3, .L30+16
 441 0142 0122     		movs	r2, #1
 442 0144 1A70     		strb	r2, [r3]
  91:Src/Zeugma_c/first_step.c ****       step_counter++;
 443              		.loc 1 91 7 is_stmt 1 view .LVU130
  91:Src/Zeugma_c/first_step.c ****       step_counter++;
 444              		.loc 1 91 19 is_stmt 0 view .LVU131
 445 0146 2D4A     		ldr	r2, .L30+20
 446 0148 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 447 014a 0133     		adds	r3, r3, #1
 448 014c 1370     		strb	r3, [r2]
  92:Src/Zeugma_c/first_step.c ****       HAL_Delay(firstStepDelay);
 449              		.loc 1 92 7 is_stmt 1 view .LVU132
 450 014e 2C4B     		ldr	r3, .L30+24
 451 0150 1888     		ldrh	r0, [r3]
 452 0152 80B2     		uxth	r0, r0
 453 0154 FFF7FEFF 		bl	HAL_Delay
 454              	.LVL24:
  93:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
 455              		.loc 1 93 7 view .LVU133
  93:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
 456              		.loc 1 93 11 is_stmt 0 view .LVU134
 457 0158 FFF7FEFF 		bl	step_counter_control
 458              	.LVL25:
  93:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
 459              		.loc 1 93 10 discriminator 1 view .LVU135
 460 015c 0028     		cmp	r0, #0
 461 015e 7FF474AF 		bne	.L18
 462              	.L23:
  18:Src/Zeugma_c/first_step.c ****   while (1)
 463              		.loc 1 18 3 is_stmt 1 view .LVU136
ARM GAS  /tmp/ccUrIPhW.s 			page 13


  20:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 1)
 464              		.loc 1 20 5 view .LVU137
  20:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 1)
 465              		.loc 1 20 9 is_stmt 0 view .LVU138
 466 0162 284B     		ldr	r3, .L30+28
 467 0164 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  20:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 1)
 468              		.loc 1 20 8 view .LVU139
 469 0166 23B1     		cbz	r3, .L17
  20:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 1)
 470              		.loc 1 20 45 discriminator 1 view .LVU140
 471 0168 234B     		ldr	r3, .L30+16
 472 016a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  20:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 1)
 473              		.loc 1 20 25 discriminator 1 view .LVU141
 474 016c 012B     		cmp	r3, #1
 475 016e 3FF455AF 		beq	.L26
 476              	.L17:
  32:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 2)
 477              		.loc 1 32 5 is_stmt 1 view .LVU142
  32:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 2)
 478              		.loc 1 32 9 is_stmt 0 view .LVU143
 479 0172 244B     		ldr	r3, .L30+28
 480 0174 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  32:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 2)
 481              		.loc 1 32 8 view .LVU144
 482 0176 23B1     		cbz	r3, .L19
  32:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 2)
 483              		.loc 1 32 45 discriminator 1 view .LVU145
 484 0178 1F4B     		ldr	r3, .L30+16
 485 017a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  32:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 2)
 486              		.loc 1 32 25 discriminator 1 view .LVU146
 487 017c 022B     		cmp	r3, #2
 488 017e 3FF475AF 		beq	.L27
 489              	.L19:
  45:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 3)
 490              		.loc 1 45 5 is_stmt 1 view .LVU147
  45:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 3)
 491              		.loc 1 45 9 is_stmt 0 view .LVU148
 492 0182 204B     		ldr	r3, .L30+28
 493 0184 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  45:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 3)
 494              		.loc 1 45 8 view .LVU149
 495 0186 1BB1     		cbz	r3, .L20
  45:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 3)
 496              		.loc 1 45 45 discriminator 1 view .LVU150
 497 0188 1B4B     		ldr	r3, .L30+16
 498 018a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  45:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 3)
 499              		.loc 1 45 25 discriminator 1 view .LVU151
 500 018c 032B     		cmp	r3, #3
 501 018e 8AD0     		beq	.L28
 502              	.L20:
  58:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 4)
 503              		.loc 1 58 5 is_stmt 1 view .LVU152
  58:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 4)
ARM GAS  /tmp/ccUrIPhW.s 			page 14


 504              		.loc 1 58 9 is_stmt 0 view .LVU153
 505 0190 1C4B     		ldr	r3, .L30+28
 506 0192 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  58:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 4)
 507              		.loc 1 58 8 view .LVU154
 508 0194 1BB1     		cbz	r3, .L21
  58:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 4)
 509              		.loc 1 58 45 discriminator 1 view .LVU155
 510 0196 184B     		ldr	r3, .L30+16
 511 0198 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  58:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 4)
 512              		.loc 1 58 25 discriminator 1 view .LVU156
 513 019a 042B     		cmp	r3, #4
 514 019c A0D0     		beq	.L29
 515              	.L21:
  71:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 5)
 516              		.loc 1 71 5 is_stmt 1 view .LVU157
  71:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 5)
 517              		.loc 1 71 9 is_stmt 0 view .LVU158
 518 019e 194B     		ldr	r3, .L30+28
 519 01a0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  71:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 5)
 520              		.loc 1 71 8 view .LVU159
 521 01a2 002B     		cmp	r3, #0
 522 01a4 B8D0     		beq	.L22
  71:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 5)
 523              		.loc 1 71 45 discriminator 1 view .LVU160
 524 01a6 144B     		ldr	r3, .L30+16
 525 01a8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  71:Src/Zeugma_c/first_step.c ****     if (first_step_flag && commutation_step == 5)
 526              		.loc 1 71 25 discriminator 1 view .LVU161
 527 01aa 052B     		cmp	r3, #5
 528 01ac B4D1     		bne	.L22
  73:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 529              		.loc 1 73 7 is_stmt 1 view .LVU162
 530 01ae 0F4B     		ldr	r3, .L30+4
 531 01b0 1B68     		ldr	r3, [r3]
 532 01b2 0022     		movs	r2, #0
 533 01b4 5A63     		str	r2, [r3, #52]
  74:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 534              		.loc 1 74 7 view .LVU163
 535 01b6 9A63     		str	r2, [r3, #56]
  75:Src/Zeugma_c/first_step.c ****       TIM1->CCER = 0x050C;
 536              		.loc 1 75 7 view .LVU164
  75:Src/Zeugma_c/first_step.c ****       TIM1->CCER = 0x050C;
 537              		.loc 1 75 18 is_stmt 0 view .LVU165
 538 01b8 0D4A     		ldr	r2, .L30+8
 539 01ba 40F20C51 		movw	r1, #1292
 540 01be 1162     		str	r1, [r2, #32]
  76:Src/Zeugma_c/first_step.c ****       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, min_pwm_limit);
 541              		.loc 1 76 7 is_stmt 1 view .LVU166
 542 01c0 0C4A     		ldr	r2, .L30+12
 543 01c2 1288     		ldrh	r2, [r2]
 544 01c4 DA63     		str	r2, [r3, #60]
  77:Src/Zeugma_c/first_step.c ****       commutation_step = 6;
 545              		.loc 1 77 7 view .LVU167
  77:Src/Zeugma_c/first_step.c ****       commutation_step = 6;
ARM GAS  /tmp/ccUrIPhW.s 			page 15


 546              		.loc 1 77 24 is_stmt 0 view .LVU168
 547 01c6 0C4B     		ldr	r3, .L30+16
 548 01c8 0622     		movs	r2, #6
 549 01ca 1A70     		strb	r2, [r3]
  78:Src/Zeugma_c/first_step.c ****       step_counter++;
 550              		.loc 1 78 7 is_stmt 1 view .LVU169
  78:Src/Zeugma_c/first_step.c ****       step_counter++;
 551              		.loc 1 78 19 is_stmt 0 view .LVU170
 552 01cc 0B4A     		ldr	r2, .L30+20
 553 01ce 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 554 01d0 0133     		adds	r3, r3, #1
 555 01d2 1370     		strb	r3, [r2]
  79:Src/Zeugma_c/first_step.c ****       HAL_Delay(firstStepDelay);
 556              		.loc 1 79 7 is_stmt 1 view .LVU171
 557 01d4 0A4B     		ldr	r3, .L30+24
 558 01d6 1888     		ldrh	r0, [r3]
 559 01d8 80B2     		uxth	r0, r0
 560 01da FFF7FEFF 		bl	HAL_Delay
 561              	.LVL26:
  80:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
 562              		.loc 1 80 7 view .LVU172
  80:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
 563              		.loc 1 80 11 is_stmt 0 view .LVU173
 564 01de FFF7FEFF 		bl	step_counter_control
 565              	.LVL27:
  80:Src/Zeugma_c/first_step.c ****       if (step_counter_control())
 566              		.loc 1 80 10 discriminator 1 view .LVU174
 567 01e2 0028     		cmp	r0, #0
 568 01e4 98D0     		beq	.L22
 569 01e6 30E7     		b	.L18
 570              	.L31:
 571              		.align	2
 572              	.L30:
 573 01e8 00000000 		.word	previousTime2
 574 01ec 00000000 		.word	htim1
 575 01f0 002C0140 		.word	1073818624
 576 01f4 00000000 		.word	min_pwm_limit
 577 01f8 00000000 		.word	commutation_step
 578 01fc 00000000 		.word	step_counter
 579 0200 00000000 		.word	firstStepDelay
 580 0204 00000000 		.word	first_step_flag
 581              		.cfi_endproc
 582              	.LFE65:
 584              		.global	newflag
 585              		.section	.bss.newflag,"aw",%nobits
 588              	newflag:
 589 0000 00       		.space	1
 590              		.global	step_counter
 591              		.section	.bss.step_counter,"aw",%nobits
 594              	step_counter:
 595 0000 00       		.space	1
 596              		.global	commutation_step
 597              		.section	.bss.commutation_step,"aw",%nobits
 600              	commutation_step:
 601 0000 00       		.space	1
 602              		.text
 603              	.Letext0:
ARM GAS  /tmp/ccUrIPhW.s 			page 16


 604              		.file 2 "/usr/lib/gcc/arm-none-eabi/13.3.1/include/stdint.h"
 605              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 606              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 607              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 608              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 609              		.file 7 "Inc/main.h"
 610              		.file 8 "Inc/tim.h"
 611              		.file 9 "Inc/Zeugma_h/first_step.h"
 612              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /tmp/ccUrIPhW.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 first_step.c
     /tmp/ccUrIPhW.s:19     .text.step_counter_control:00000000 $t
     /tmp/ccUrIPhW.s:25     .text.step_counter_control:00000000 step_counter_control
     /tmp/ccUrIPhW.s:56     .text.step_counter_control:00000018 $d
     /tmp/ccUrIPhW.s:594    .bss.step_counter:00000000 step_counter
     /tmp/ccUrIPhW.s:61     .text.find_commutation_step:00000000 $t
     /tmp/ccUrIPhW.s:67     .text.find_commutation_step:00000000 find_commutation_step
     /tmp/ccUrIPhW.s:175    .text.find_commutation_step:00000050 $d
     /tmp/ccUrIPhW.s:600    .bss.commutation_step:00000000 commutation_step
     /tmp/ccUrIPhW.s:180    .text.first_step:00000000 $t
     /tmp/ccUrIPhW.s:186    .text.first_step:00000000 first_step
     /tmp/ccUrIPhW.s:573    .text.first_step:000001e8 $d
     /tmp/ccUrIPhW.s:588    .bss.newflag:00000000 newflag
     /tmp/ccUrIPhW.s:589    .bss.newflag:00000000 $d
     /tmp/ccUrIPhW.s:595    .bss.step_counter:00000000 $d
     /tmp/ccUrIPhW.s:601    .bss.commutation_step:00000000 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_Delay
previousTime2
htim1
min_pwm_limit
firstStepDelay
first_step_flag
