

================================================================
== Vivado HLS Report for 'matrixMul_matrixMul_TRN_10_wrapper'
================================================================
* Date:           Sun Dec 10 22:51:05 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        matmul
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: wB_read [1/1] 0.00ns
:1  %wB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %wB)

ST_1: c_block0_read [1/1] 0.00ns
:2  %c_block0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c_block0)

ST_1: blockDim_z_read [1/1] 0.00ns
:3  %blockDim_z_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %blockDim_z)

ST_1: blockDim_y_read [1/1] 0.00ns
:4  %blockDim_y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %blockDim_y)

ST_1: blockDim_x_read [1/1] 0.00ns
:5  %blockDim_x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %blockDim_x)

ST_1: stg_8 [2/2] 0.00ns
:6  call fastcc void @matrixMul_matrixMul_TRN_10(i32 %blockDim_x_read, i32 %blockDim_y_read, i32 %blockDim_z_read, float* %C, [256 x float]* %Csub_block_block0, i32 %c_block0_read, i32 %wB_read)


 <State 2>: 0.00ns
ST_2: stg_9 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(float* %C, [7 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 10240, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4) nounwind

ST_2: stg_10 [1/2] 0.00ns
:6  call fastcc void @matrixMul_matrixMul_TRN_10(i32 %blockDim_x_read, i32 %blockDim_y_read, i32 %blockDim_z_read, float* %C, [256 x float]* %Csub_block_block0, i32 %c_block0_read, i32 %wB_read)

ST_2: stg_11 [1/1] 0.00ns
:7  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ blockDim_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ blockDim_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ blockDim_z]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ Csub_block_block0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c_block0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wB_read         (read         ) [ 001]
c_block0_read   (read         ) [ 001]
blockDim_z_read (read         ) [ 001]
blockDim_y_read (read         ) [ 001]
blockDim_x_read (read         ) [ 001]
stg_9           (specinterface) [ 000]
stg_10          (call         ) [ 000]
stg_11          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="blockDim_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockDim_x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="blockDim_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockDim_y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="blockDim_z">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockDim_z"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Csub_block_block0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Csub_block_block0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c_block0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_block0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="wB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixMul_matrixMul_TRN_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="wB_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wB_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="c_block0_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_block0_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="blockDim_z_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="blockDim_z_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="blockDim_y_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="blockDim_y_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="blockDim_x_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="blockDim_x_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_matrixMul_matrixMul_TRN_10_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="0" index="3" bw="32" slack="0"/>
<pin id="63" dir="0" index="4" bw="32" slack="0"/>
<pin id="64" dir="0" index="5" bw="32" slack="0"/>
<pin id="65" dir="0" index="6" bw="32" slack="0"/>
<pin id="66" dir="0" index="7" bw="32" slack="0"/>
<pin id="67" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_8/1 "/>
</bind>
</comp>

<comp id="76" class="1005" name="wB_read_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wB_read "/>
</bind>
</comp>

<comp id="81" class="1005" name="c_block0_read_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="1"/>
<pin id="83" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_block0_read "/>
</bind>
</comp>

<comp id="86" class="1005" name="blockDim_z_read_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="1"/>
<pin id="88" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="blockDim_z_read "/>
</bind>
</comp>

<comp id="91" class="1005" name="blockDim_y_read_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="blockDim_y_read "/>
</bind>
</comp>

<comp id="96" class="1005" name="blockDim_x_read_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="blockDim_x_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="14" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="12" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="14" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="10" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="14" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="52" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="46" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="40" pin="2"/><net_sink comp="58" pin=3"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="58" pin=4"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="58" pin=5"/></net>

<net id="74"><net_src comp="34" pin="2"/><net_sink comp="58" pin=6"/></net>

<net id="75"><net_src comp="28" pin="2"/><net_sink comp="58" pin=7"/></net>

<net id="79"><net_src comp="28" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="58" pin=7"/></net>

<net id="84"><net_src comp="34" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="58" pin=6"/></net>

<net id="89"><net_src comp="40" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="58" pin=3"/></net>

<net id="94"><net_src comp="46" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="99"><net_src comp="52" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="58" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {1 2 }
 - Input state : 
	Port: matrixMul_matrixMul_TRN_10_wrapper : blockDim_x | {1 }
	Port: matrixMul_matrixMul_TRN_10_wrapper : blockDim_y | {1 }
	Port: matrixMul_matrixMul_TRN_10_wrapper : blockDim_z | {1 }
	Port: matrixMul_matrixMul_TRN_10_wrapper : Csub_block_block0 | {1 2 }
	Port: matrixMul_matrixMul_TRN_10_wrapper : c_block0 | {1 }
	Port: matrixMul_matrixMul_TRN_10_wrapper : wB | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|   call   | grp_matrixMul_matrixMul_TRN_10_fu_58 |  4.713  |   499   |   254   |
|----------|--------------------------------------|---------|---------|---------|
|          |          wB_read_read_fu_28          |    0    |    0    |    0    |
|          |       c_block0_read_read_fu_34       |    0    |    0    |    0    |
|   read   |      blockDim_z_read_read_fu_40      |    0    |    0    |    0    |
|          |      blockDim_y_read_read_fu_46      |    0    |    0    |    0    |
|          |      blockDim_x_read_read_fu_52      |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |  4.713  |   499   |   254   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|blockDim_x_read_reg_96|   32   |
|blockDim_y_read_reg_91|   32   |
|blockDim_z_read_reg_86|   32   |
| c_block0_read_reg_81 |   32   |
|    wB_read_reg_76    |   32   |
+----------------------+--------+
|         Total        |   160  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------|
| grp_matrixMul_matrixMul_TRN_10_fu_58 |  p1  |   2  |  32  |   64   ||    32   |
| grp_matrixMul_matrixMul_TRN_10_fu_58 |  p2  |   2  |  32  |   64   ||    32   |
| grp_matrixMul_matrixMul_TRN_10_fu_58 |  p3  |   2  |  32  |   64   ||    32   |
| grp_matrixMul_matrixMul_TRN_10_fu_58 |  p6  |   2  |  32  |   64   ||    32   |
| grp_matrixMul_matrixMul_TRN_10_fu_58 |  p7  |   2  |  32  |   64   ||    32   |
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Total                |      |      |      |   320  ||  7.855  ||   160   |
|--------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |   499  |   254  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   160  |
|  Register |    -   |   160  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   659  |   414  |
+-----------+--------+--------+--------+
