<profile>

<section name = "Vitis HLS Report for 'read_inputs'" level="0">
<item name = "Date">Fri Jan  9 19:34:45 2026
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">hls_pfb</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045-ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.078 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1026, 1026, 10.260 us, 10.260 us, 1026, 1026, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- read_loop">1024, 1024, 2, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 28, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 117, -</column>
<column name="Register">-, -, 142, -, -</column>
<specialColumn name="Available">1090, 900, 437200, 218600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_8_fu_129_p2">+, 0, 0, 11, 11, 1</column>
<column name="ap_condition_159">and, 0, 0, 1, 1, 1</column>
<column name="icmp_ln12_fu_123_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 1, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 1, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_7">9, 2, 11, 22</column>
<column name="din_data_i0_TDATA_blk_n">9, 2, 1, 2</column>
<column name="din_data_i1_TDATA_blk_n">9, 2, 1, 2</column>
<column name="din_data_i2_TDATA_blk_n">9, 2, 1, 2</column>
<column name="din_data_i3_TDATA_blk_n">9, 2, 1, 2</column>
<column name="din_data_q0_TDATA_blk_n">9, 2, 1, 2</column>
<column name="din_data_q1_TDATA_blk_n">9, 2, 1, 2</column>
<column name="din_data_q2_TDATA_blk_n">9, 2, 1, 2</column>
<column name="din_data_q3_TDATA_blk_n">9, 2, 1, 2</column>
<column name="i_fu_56">9, 2, 11, 22</column>
<column name="stream_read_to_compute_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_56">11, 0, 11, 0</column>
<column name="pack_i_1_reg_173">16, 0, 16, 0</column>
<column name="pack_i_2_reg_183">16, 0, 16, 0</column>
<column name="pack_i_3_reg_193">16, 0, 16, 0</column>
<column name="pack_i_reg_163">16, 0, 16, 0</column>
<column name="pack_q_1_reg_178">16, 0, 16, 0</column>
<column name="pack_q_2_reg_188">16, 0, 16, 0</column>
<column name="pack_q_3_reg_198">16, 0, 16, 0</column>
<column name="pack_q_reg_168">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, read_inputs, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, read_inputs, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, read_inputs, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, read_inputs, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, read_inputs, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, read_inputs, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, read_inputs, return value</column>
<column name="din_data_i0_TVALID">in, 1, axis, din_data_i0, pointer</column>
<column name="din_data_i0_TDATA">in, 16, axis, din_data_i0, pointer</column>
<column name="din_data_i0_TREADY">out, 1, axis, din_data_i0, pointer</column>
<column name="din_data_q0_TVALID">in, 1, axis, din_data_q0, pointer</column>
<column name="din_data_q0_TDATA">in, 16, axis, din_data_q0, pointer</column>
<column name="din_data_q0_TREADY">out, 1, axis, din_data_q0, pointer</column>
<column name="din_data_i1_TVALID">in, 1, axis, din_data_i1, pointer</column>
<column name="din_data_i1_TDATA">in, 16, axis, din_data_i1, pointer</column>
<column name="din_data_i1_TREADY">out, 1, axis, din_data_i1, pointer</column>
<column name="din_data_q1_TVALID">in, 1, axis, din_data_q1, pointer</column>
<column name="din_data_q1_TDATA">in, 16, axis, din_data_q1, pointer</column>
<column name="din_data_q1_TREADY">out, 1, axis, din_data_q1, pointer</column>
<column name="din_data_i2_TVALID">in, 1, axis, din_data_i2, pointer</column>
<column name="din_data_i2_TDATA">in, 16, axis, din_data_i2, pointer</column>
<column name="din_data_i2_TREADY">out, 1, axis, din_data_i2, pointer</column>
<column name="din_data_q2_TVALID">in, 1, axis, din_data_q2, pointer</column>
<column name="din_data_q2_TDATA">in, 16, axis, din_data_q2, pointer</column>
<column name="din_data_q2_TREADY">out, 1, axis, din_data_q2, pointer</column>
<column name="din_data_i3_TVALID">in, 1, axis, din_data_i3, pointer</column>
<column name="din_data_i3_TDATA">in, 16, axis, din_data_i3, pointer</column>
<column name="din_data_i3_TREADY">out, 1, axis, din_data_i3, pointer</column>
<column name="din_data_q3_TVALID">in, 1, axis, din_data_q3, pointer</column>
<column name="din_data_q3_TDATA">in, 16, axis, din_data_q3, pointer</column>
<column name="din_data_q3_TREADY">out, 1, axis, din_data_q3, pointer</column>
<column name="stream_read_to_compute_din">out, 128, ap_fifo, stream_read_to_compute, pointer</column>
<column name="stream_read_to_compute_num_data_valid">in, 13, ap_fifo, stream_read_to_compute, pointer</column>
<column name="stream_read_to_compute_fifo_cap">in, 13, ap_fifo, stream_read_to_compute, pointer</column>
<column name="stream_read_to_compute_full_n">in, 1, ap_fifo, stream_read_to_compute, pointer</column>
<column name="stream_read_to_compute_write">out, 1, ap_fifo, stream_read_to_compute, pointer</column>
</table>
</item>
</section>
</profile>
