Sin_Rom.v,verilog,xil_defaultlib,../../../../oscilloscope.srcs/sources_1/ip/Driver_DAC_0/src/Sin_Rom/sim/Sin_Rom.v,
Square_Rom.v,verilog,xil_defaultlib,../../../../oscilloscope.srcs/sources_1/ip/Driver_DAC_0/src/Square_Rom/sim/Square_Rom.v,
Triangle_Rom.v,verilog,xil_defaultlib,../../../../oscilloscope.srcs/sources_1/ip/Driver_DAC_0/src/Triangle_Rom/sim/Triangle_Rom.v,
Clk_Division.v,verilog,xil_defaultlib,../../../../oscilloscope.srcs/sources_1/ip/Driver_DAC_0/sim/Clk_Division.v,
DDS_Addr_Generator.v,verilog,xil_defaultlib,../../../../oscilloscope.srcs/sources_1/ip/Driver_DAC_0/sim/DDS_Addr_Generator.v,
Driver_DAC.v,verilog,xil_defaultlib,../../../../oscilloscope.srcs/sources_1/ip/Driver_DAC_0/sim/Driver_DAC.v,
Driver_DAC_0.v,verilog,xil_defaultlib,../../../../oscilloscope.srcs/sources_1/ip/Driver_DAC_0/sim/Driver_DAC_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
