

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Thu Aug  8 11:41:43 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        Matrix_Multiplication
* Solution:       Smaller_Clk_Period (Vivado IP Flow Target)
* Product family: spartan7
* Target device:  xc7s75-fgga676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  3.308 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       24|       24|  79.380 ns|  79.380 ns|   25|   25|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       22|       22|        14|          3|          1|     4|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 3, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.30>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS_files/matrixmul.cpp:56]   --->   Operation 17 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS_files/matrixmul.cpp:54]   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%spectopmodule_ln48 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS_files/matrixmul.cpp:48]   --->   Operation 20 'spectopmodule' 'spectopmodule_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %indvar_flatten"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln54 = store i2 0, i2 %i" [HLS_files/matrixmul.cpp:54]   --->   Operation 28 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln56 = store i2 0, i2 %j" [HLS_files/matrixmul.cpp:56]   --->   Operation 29 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln54 = br void %Product" [HLS_files/matrixmul.cpp:54]   --->   Operation 30 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i3 %indvar_flatten" [HLS_files/matrixmul.cpp:54]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.72ns)   --->   "%icmp_ln54 = icmp_eq  i3 %indvar_flatten_load, i3 4" [HLS_files/matrixmul.cpp:54]   --->   Operation 32 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.72ns)   --->   "%add_ln54_1 = add i3 %indvar_flatten_load, i3 1" [HLS_files/matrixmul.cpp:54]   --->   Operation 33 'add' 'add_ln54_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc29, void %for.end31" [HLS_files/matrixmul.cpp:54]   --->   Operation 34 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [HLS_files/matrixmul.cpp:56]   --->   Operation 35 'load' 'j_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [HLS_files/matrixmul.cpp:54]   --->   Operation 36 'load' 'i_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.61ns)   --->   "%add_ln54 = add i2 %i_load, i2 1" [HLS_files/matrixmul.cpp:54]   --->   Operation 37 'add' 'add_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.61ns)   --->   "%icmp_ln56 = icmp_eq  i2 %j_load, i2 2" [HLS_files/matrixmul.cpp:56]   --->   Operation 38 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.97>
ST_2 : Operation 39 [1/1] (0.99ns)   --->   "%select_ln54 = select i1 %icmp_ln56, i2 0, i2 %j_load" [HLS_files/matrixmul.cpp:54]   --->   Operation 39 'select' 'select_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.99ns)   --->   "%select_ln54_1 = select i1 %icmp_ln56, i2 %add_ln54, i2 %i_load" [HLS_files/matrixmul.cpp:54]   --->   Operation 40 'select' 'select_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns)   --->   "%xor_ln60 = xor i2 %select_ln54, i2 2" [HLS_files/matrixmul.cpp:60]   --->   Operation 41 'xor' 'xor_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln54 = store i3 %add_ln54_1, i3 %indvar_flatten" [HLS_files/matrixmul.cpp:54]   --->   Operation 42 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 1.88>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln60 = shl i2 %select_ln54_1, i2 1" [HLS_files/matrixmul.cpp:60]   --->   Operation 43 'shl' 'shl_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i2 %shl_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 44 'zext' 'zext_ln60_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln60_4" [HLS_files/matrixmul.cpp:60]   --->   Operation 45 'getelementptr' 'a_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln60 = or i2 %shl_ln60, i2 1" [HLS_files/matrixmul.cpp:60]   --->   Operation 46 'or' 'or_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i2 %or_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 47 'zext' 'zext_ln60_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i8 %a, i64 0, i64 %zext_ln60_5" [HLS_files/matrixmul.cpp:60]   --->   Operation 48 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 49 [4/4] (1.88ns)   --->   "%a_load = load i2 %a_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 49 'load' 'a_load' <Predicate = (!icmp_ln54)> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 50 [4/4] (1.88ns)   --->   "%a_load_1 = load i2 %a_addr_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 50 'load' 'a_load_1' <Predicate = (!icmp_ln54)> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i2 %select_ln54" [HLS_files/matrixmul.cpp:56]   --->   Operation 51 'zext' 'zext_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln56" [HLS_files/matrixmul.cpp:60]   --->   Operation 52 'getelementptr' 'b_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i2 %xor_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 53 'zext' 'zext_ln60_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 %zext_ln60_6" [HLS_files/matrixmul.cpp:60]   --->   Operation 54 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.61ns)   --->   "%add_ln60_1 = add i2 %shl_ln60, i2 %select_ln54" [HLS_files/matrixmul.cpp:60]   --->   Operation 55 'add' 'add_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [4/4] (1.88ns)   --->   "%b_load = load i2 %b_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 56 'load' 'b_load' <Predicate = (!icmp_ln54)> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 57 [4/4] (1.88ns)   --->   "%b_load_1 = load i2 %b_addr_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 57 'load' 'b_load_1' <Predicate = (!icmp_ln54)> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 58 [1/1] (1.61ns)   --->   "%add_ln56 = add i2 %select_ln54, i2 1" [HLS_files/matrixmul.cpp:56]   --->   Operation 58 'add' 'add_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln54 = store i2 %select_ln54_1, i2 %i" [HLS_files/matrixmul.cpp:54]   --->   Operation 59 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 60 [3/4] (1.88ns)   --->   "%a_load = load i2 %a_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 60 'load' 'a_load' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 61 [3/4] (1.88ns)   --->   "%a_load_1 = load i2 %a_addr_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 61 'load' 'a_load_1' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 62 [3/4] (1.88ns)   --->   "%b_load = load i2 %b_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 62 'load' 'b_load' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 63 [3/4] (1.88ns)   --->   "%b_load_1 = load i2 %b_addr_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 63 'load' 'b_load_1' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln56 = store i2 %add_ln56, i2 %j" [HLS_files/matrixmul.cpp:56]   --->   Operation 64 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 1.88>
ST_5 : Operation 65 [2/4] (1.88ns)   --->   "%a_load = load i2 %a_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 65 'load' 'a_load' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_5 : Operation 66 [2/4] (1.88ns)   --->   "%a_load_1 = load i2 %a_addr_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 66 'load' 'a_load_1' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_5 : Operation 67 [2/4] (1.88ns)   --->   "%b_load = load i2 %b_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 67 'load' 'b_load' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_5 : Operation 68 [2/4] (1.88ns)   --->   "%b_load_1 = load i2 %b_addr_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 68 'load' 'b_load_1' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 1.88>
ST_6 : Operation 69 [1/4] (1.88ns)   --->   "%a_load = load i2 %a_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 69 'load' 'a_load' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_6 : Operation 70 [1/4] (1.88ns)   --->   "%a_load_1 = load i2 %a_addr_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 70 'load' 'a_load_1' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_6 : Operation 71 [1/4] (1.88ns)   --->   "%b_load = load i2 %b_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 71 'load' 'b_load' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_6 : Operation 72 [1/4] (1.88ns)   --->   "%b_load_1 = load i2 %b_addr_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 72 'load' 'b_load_1' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 1.56>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i8 %a_load_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 73 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i8 %b_load_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 74 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [4/4] (1.56ns)   --->   "%mul_ln60_1 = mul i16 %zext_ln60_3, i16 %zext_ln60_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 75 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.56>
ST_8 : Operation 76 [3/4] (1.56ns)   --->   "%mul_ln60_1 = mul i16 %zext_ln60_3, i16 %zext_ln60_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 76 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.56>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i8 %a_load" [HLS_files/matrixmul.cpp:60]   --->   Operation 77 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i8 %b_load" [HLS_files/matrixmul.cpp:60]   --->   Operation 78 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [3/3] (1.45ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i16 %zext_ln60_2, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 79 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 80 [2/4] (1.56ns)   --->   "%mul_ln60_1 = mul i16 %zext_ln60_3, i16 %zext_ln60_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 80 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.56>
ST_10 : Operation 81 [2/3] (1.45ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i16 %zext_ln60_2, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 81 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 82 [1/4] (1.56ns)   --->   "%mul_ln60_1 = mul i16 %zext_ln60_3, i16 %zext_ln60_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 82 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.10>
ST_11 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i16 %zext_ln60_2, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 83 'mul' 'mul_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 84 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60_1, i16 %mul_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 84 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [HLS_files/matrixmul.cpp:65]   --->   Operation 94 'ret' 'ret_ln65' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.10>
ST_12 : Operation 85 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60_1, i16 %mul_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 85 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.88>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i2 %add_ln60_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 86 'zext' 'zext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln60_7" [HLS_files/matrixmul.cpp:60]   --->   Operation 87 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [2/2] (1.88ns)   --->   "%store_ln60 = store i16 %add_ln60, i2 %res_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 88 'store' 'store_ln60' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 14 <SV = 13> <Delay = 1.88>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 90 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS_files/matrixmul.cpp:56]   --->   Operation 91 'specpipeline' 'specpipeline_ln56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/2] (1.88ns)   --->   "%store_ln60 = store i16 %add_ln60, i2 %res_addr" [HLS_files/matrixmul.cpp:60]   --->   Operation 92 'store' 'store_ln60' <Predicate = true> <Delay = 1.88> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 3> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln56 = br void %Product" [HLS_files/matrixmul.cpp:56]   --->   Operation 93 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.000ns, clock uncertainty: 0.810ns.

 <State 1>: 3.308ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [14]  (1.581 ns)
	'load' operation 3 bit ('indvar_flatten_load', HLS_files/matrixmul.cpp:54) on local variable 'indvar_flatten' [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln54', HLS_files/matrixmul.cpp:54) [20]  (1.727 ns)

 <State 2>: 1.971ns
The critical path consists of the following:
	'select' operation 2 bit ('select_ln54', HLS_files/matrixmul.cpp:54) [30]  (0.993 ns)
	'xor' operation 2 bit ('xor_ln60', HLS_files/matrixmul.cpp:60) [44]  (0.978 ns)

 <State 3>: 1.884ns
The critical path consists of the following:
	'shl' operation 2 bit ('shl_ln60', HLS_files/matrixmul.cpp:60) [32]  (0.000 ns)
	'getelementptr' operation 2 bit ('a_addr', HLS_files/matrixmul.cpp:60) [34]  (0.000 ns)
	'load' operation 8 bit ('a_load', HLS_files/matrixmul.cpp:60) on array 'a' [38]  (1.884 ns)

 <State 4>: 1.884ns
The critical path consists of the following:
	'load' operation 8 bit ('a_load', HLS_files/matrixmul.cpp:60) on array 'a' [38]  (1.884 ns)

 <State 5>: 1.884ns
The critical path consists of the following:
	'load' operation 8 bit ('a_load', HLS_files/matrixmul.cpp:60) on array 'a' [38]  (1.884 ns)

 <State 6>: 1.884ns
The critical path consists of the following:
	'load' operation 8 bit ('a_load', HLS_files/matrixmul.cpp:60) on array 'a' [38]  (1.884 ns)

 <State 7>: 1.563ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln60_1', HLS_files/matrixmul.cpp:60) [56]  (1.563 ns)

 <State 8>: 1.563ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln60_1', HLS_files/matrixmul.cpp:60) [56]  (1.563 ns)

 <State 9>: 1.563ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln60_1', HLS_files/matrixmul.cpp:60) [56]  (1.563 ns)

 <State 10>: 1.563ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln60_1', HLS_files/matrixmul.cpp:60) [56]  (1.563 ns)

 <State 11>: 2.100ns
The critical path consists of the following:
	'mul' operation 16 bit of DSP[57] ('mul_ln60', HLS_files/matrixmul.cpp:60) [53]  (0.000 ns)
	'add' operation 16 bit of DSP[57] ('add_ln60', HLS_files/matrixmul.cpp:60) [57]  (2.100 ns)

 <State 12>: 2.100ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[57] ('add_ln60', HLS_files/matrixmul.cpp:60) [57]  (2.100 ns)

 <State 13>: 1.884ns
The critical path consists of the following:
	'getelementptr' operation 2 bit ('res_addr', HLS_files/matrixmul.cpp:60) [49]  (0.000 ns)
	'store' operation 0 bit ('store_ln60', HLS_files/matrixmul.cpp:60) of variable 'add_ln60', HLS_files/matrixmul.cpp:60 on array 'res' [58]  (1.884 ns)

 <State 14>: 1.884ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln60', HLS_files/matrixmul.cpp:60) of variable 'add_ln60', HLS_files/matrixmul.cpp:60 on array 'res' [58]  (1.884 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
