ARM GAS  C:\Users\PRESID~1\AppData\Local\Temp\ccP90Ale.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"os_memory_mmu_setup.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.align	1
  16              		.p2align 2,,3
  17              		.global	OS_MmuSetup
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	OS_MmuSetup:
  24              	.LFB0:
  25              		.file 1 "E:\\NeuOrga\\Programmieren\\c_cpp\\github_os\\input\\src\\os_base\\os_memory_mmu_setup.c"
   1:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #include "os_firstinc.h"
   2:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #include "os_memory_mmu_setup.h"
   3:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** /*
   4:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** RQ: the MMU might be configured for every task, because every task has own ACL / access rights!!
   5:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** for documentation of the MPU please read:
   6:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    ST  AN4838
   7:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    Application note
   8:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    Managing memory protection unit (MPU) in STM32 MCUs
   9:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** */
  10:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_RNR  ((volatile uint32*)0xE000ED98)
  11:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_RBAR ((volatile uint32*)0xE000ED9C)
  12:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_RASR ((volatile uint32*)0xE000EDA0)
  13:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  14:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_ASR_NON_CACHABLE                    0x00080000
  15:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_ASR_STRONGLY_ORDERED                0x00000000
  16:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  17:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_ASR_ACCESS_PRIV_NOACCESS_UNPRIV_NOACCESS 0x00000000
  18:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_ASR_ACCESS_PRIV_RO_UNPRIV_RO        0x07000000
  19:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_ASR_ACCESS_PRIV_RW_UNPRIV_RW        0x03000000
  20:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_ASR_ACCESS_PRIV_RW_UNPRIV_NOACCESS  0x01000000
  21:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  22:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_ASR_REGION_SIZE_FLASH        0x20000000
  23:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_ASR_REGION_SIZE_RAM          0x20000000
  24:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_ASR_REGION_SIZE_PERIPHERIE   0x20000000
  25:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_ASR_REGION_SIZE_STACK_COOKIE 0x00000010
  26:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** #define MPU_ASR_REGION_ENABLE            0x00000001
  27:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  28:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** void OS_MmuSetup(void)
  29:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** {
  26              		.loc 1 29 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\PRESID~1\AppData\Local\Temp\ccP90Ale.s 			page 2


  30              		@ link register save eliminated.
  30:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    #if(CFG_PROCESSOR == cMCU_CORTEX_M4)
  31:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* assign every task a mmu region + the scheduler an own region */
  32:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* the mmu needs to be reconfigured before and after every task switch, because the tasks might 
  33:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****       hardware register access shall be only possible in supervisor / kernel mode via system call..
  34:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* the MPU is implementation depended in STM32F4 MCU..., the eval board does have a MPU with 8 r
  35:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  36:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* FLASH: Start Addr: 0x08000000, Length: 1024K */
  37:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  38:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* RAM:   Start Addr: 0x20000000, Length: 112kB *//* + 64kB CCM, 16 kB SysRAM */
  39:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  40:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* peripherie Start Addr: 0x40000000, Length: 0xFFFFFFFF - 0x40000000 + 1 *//* + 64kB CCM, 16 kB
  41:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  42:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* interrupts are still disabled at this point of startup, no 2nd disable required... */
  43:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* region 0 FLASH */
  44:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RNR  = 0;
  31              		.loc 1 44 0
  32 0000 1349     		ldr	r1, .L4
  45:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RBAR = 0x08000000;/* FLASH Start */
  33              		.loc 1 45 0
  34 0002 144A     		ldr	r2, .L4+4
  46:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RASR = MPU_ASR_NON_CACHABLE | MPU_ASR_ACCESS_PRIV_RO_UNPRIV_RO | MPU_ASR_REGION_SIZE_FLASH 
  35              		.loc 1 46 0
  36 0004 144B     		ldr	r3, .L4+8
  37 0006 1548     		ldr	r0, .L4+12
  29:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    #if(CFG_PROCESSOR == cMCU_CORTEX_M4)
  38              		.loc 1 29 0
  39 0008 F0B4     		push	{r4, r5, r6, r7}
  40              		.cfi_def_cfa_offset 16
  41              		.cfi_offset 4, -16
  42              		.cfi_offset 5, -12
  43              		.cfi_offset 6, -8
  44              		.cfi_offset 7, -4
  44:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RBAR = 0x08000000;/* FLASH Start */
  45              		.loc 1 44 0
  46 000a 0027     		movs	r7, #0
  47 000c 0F60     		str	r7, [r1]
  45:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RASR = MPU_ASR_NON_CACHABLE | MPU_ASR_ACCESS_PRIV_RO_UNPRIV_RO | MPU_ASR_REGION_SIZE_FLASH 
  48              		.loc 1 45 0
  49 000e 4FF00067 		mov	r7, #134217728
  50 0012 1760     		str	r7, [r2]
  51              		.loc 1 46 0
  52 0014 1860     		str	r0, [r3]
  47:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  48:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* region 1 RAM */
  49:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RNR  = 1;
  53              		.loc 1 49 0
  54 0016 0120     		movs	r0, #1
  55 0018 0860     		str	r0, [r1]
  50:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RBAR = 0x20000000;/* RAM Start */
  51:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RASR = MPU_ASR_NON_CACHABLE | MPU_ASR_ACCESS_PRIV_RW_UNPRIV_RW | MPU_ASR_REGION_SIZE_RAM | 
  56              		.loc 1 51 0
  57 001a 114E     		ldr	r6, .L4+16
  52:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  53:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* region 2 Peripherie */
  54:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RNR  = 2;
  55:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RBAR = 0x40000000;/* Peripherie Start */
ARM GAS  C:\Users\PRESID~1\AppData\Local\Temp\ccP90Ale.s 			page 3


  56:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RASR = MPU_ASR_STRONGLY_ORDERED | MPU_ASR_ACCESS_PRIV_RW_UNPRIV_NOACCESS | MPU_ASR_REGION_S
  58              		.loc 1 56 0
  59 001c 114C     		ldr	r4, .L4+20
  57:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* region 3 Peripherie 2 */
  58:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RNR  = 3;
  59:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RBAR = 0xE0000000;/* Peripherie Start */
  60:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RASR = MPU_ASR_STRONGLY_ORDERED | MPU_ASR_ACCESS_PRIV_RW_UNPRIV_NOACCESS | MPU_ASR_REGION_S
  61:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* region 4 StackCookie */
  62:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RNR  = 4;
  63:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RBAR = 0x20000000;/* Cookie Start */
  64:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RASR = MPU_ASR_NON_CACHABLE | MPU_ASR_ACCESS_PRIV_NOACCESS_UNPRIV_NOACCESS | MPU_ASR_REGION
  60              		.loc 1 64 0
  61 001e 124D     		ldr	r5, .L4+24
  50:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RASR = MPU_ASR_NON_CACHABLE | MPU_ASR_ACCESS_PRIV_RW_UNPRIV_RW | MPU_ASR_REGION_SIZE_RAM | 
  62              		.loc 1 50 0
  63 0020 4FF00050 		mov	r0, #536870912
  64 0024 1060     		str	r0, [r2]
  51:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** 
  65              		.loc 1 51 0
  66 0026 1E60     		str	r6, [r3]
  54:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RBAR = 0x40000000;/* Peripherie Start */
  67              		.loc 1 54 0
  68 0028 0226     		movs	r6, #2
  69 002a 0E60     		str	r6, [r1]
  55:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RASR = MPU_ASR_STRONGLY_ORDERED | MPU_ASR_ACCESS_PRIV_RW_UNPRIV_NOACCESS | MPU_ASR_REGION_S
  70              		.loc 1 55 0
  71 002c 4FF08046 		mov	r6, #1073741824
  72 0030 1660     		str	r6, [r2]
  58:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RBAR = 0xE0000000;/* Peripherie Start */
  73              		.loc 1 58 0
  74 0032 0326     		movs	r6, #3
  56:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* region 3 Peripherie 2 */
  75              		.loc 1 56 0
  76 0034 1C60     		str	r4, [r3]
  58:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RBAR = 0xE0000000;/* Peripherie Start */
  77              		.loc 1 58 0
  78 0036 0E60     		str	r6, [r1]
  59:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RASR = MPU_ASR_STRONGLY_ORDERED | MPU_ASR_ACCESS_PRIV_RW_UNPRIV_NOACCESS | MPU_ASR_REGION_S
  79              		.loc 1 59 0
  80 0038 4FF06046 		mov	r6, #-536870912
  81 003c 1660     		str	r6, [r2]
  62:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RBAR = 0x20000000;/* Cookie Start */
  82              		.loc 1 62 0
  83 003e 0426     		movs	r6, #4
  60:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* region 4 StackCookie */
  84              		.loc 1 60 0
  85 0040 1C60     		str	r4, [r3]
  62:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RBAR = 0x20000000;/* Cookie Start */
  86              		.loc 1 62 0
  87 0042 0E60     		str	r6, [r1]
  63:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    *MPU_RASR = MPU_ASR_NON_CACHABLE | MPU_ASR_ACCESS_PRIV_NOACCESS_UNPRIV_NOACCESS | MPU_ASR_REGION
  88              		.loc 1 63 0
  89 0044 1060     		str	r0, [r2]
  90              		.loc 1 64 0
  91 0046 1D60     		str	r5, [r3]
  65:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* region 5 */
  66:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* region 6 */
ARM GAS  C:\Users\PRESID~1\AppData\Local\Temp\ccP90Ale.s 			page 4


  67:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* region 7 */
  68:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    #endif
  69:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    /* now activate the MPU */
  70:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c ****    LLF_MPU_ENABLE();
  71:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** }
  92              		.loc 1 71 0
  93 0048 F0BC     		pop	{r4, r5, r6, r7}
  94              		.cfi_restore 7
  95              		.cfi_restore 6
  96              		.cfi_restore 5
  97              		.cfi_restore 4
  98              		.cfi_def_cfa_offset 0
  70:E:\NeuOrga\Programmieren\c_cpp\github_os\input\src\os_base\os_memory_mmu_setup.c **** }
  99              		.loc 1 70 0
 100 004a FFF7FEBF 		b	LLF_MPU_ENABLE
 101              	.LVL0:
 102              	.L5:
 103 004e 00BF     		.align	2
 104              	.L4:
 105 0050 98ED00E0 		.word	-536810088
 106 0054 9CED00E0 		.word	-536810084
 107 0058 A0ED00E0 		.word	-536810080
 108 005c 01000827 		.word	654835713
 109 0060 01000823 		.word	587726849
 110 0064 01000021 		.word	553648129
 111 0068 11000800 		.word	524305
 112              		.cfi_endproc
 113              	.LFE0:
 115              	.Letext0:
 116              		.file 2 "e:\\neuorga\\programmieren\\c_cpp\\github_os\\input\\src\\os_base\\os_base_types.h"
 117              		.file 3 "e:\\neuorga\\programmieren\\c_cpp\\github_os\\input\\src\\os_base\\os_common.h"
 118              		.file 4 "e:\\neuorga\\programmieren\\c_cpp\\github_os\\input\\src\\os_drivers\\lld_core.h"
 119              		.file 5 "e:\\neuorga\\programmieren\\c_cpp\\github_os\\input\\src\\os_base\\os_task_common.h"
 120              		.file 6 "e:\\neuorga\\programmieren\\c_cpp\\github_os\\input\\src\\os_base\\os_ram.h"
 121              		.file 7 "e:\\neuorga\\programmieren\\c_cpp\\github_os\\input\\src\\os_base\\os_ram_stack.h"
 122              		.file 8 "e:\\neuorga\\programmieren\\c_cpp\\github_os\\input\\src\\os_drivers\\lld_global.h"
ARM GAS  C:\Users\PRESID~1\AppData\Local\Temp\ccP90Ale.s 			page 5


DEFINED SYMBOLS
                            *ABS*:00000000 os_memory_mmu_setup.c
C:\Users\PRESID~1\AppData\Local\Temp\ccP90Ale.s:15     .text:00000000 $t
C:\Users\PRESID~1\AppData\Local\Temp\ccP90Ale.s:23     .text:00000000 OS_MmuSetup
C:\Users\PRESID~1\AppData\Local\Temp\ccP90Ale.s:105    .text:00000050 $d
                           .group:00000000 wm4.0.d67ddeb5d3f434a0386bf4e126239e16
                           .group:00000000 wm4.os_base_types.h.2.f3c0267f175f5cbacca6b71710665a02
                           .group:00000000 wm4.os_common.h.2.7d3083dfb0b17ee9cbe20f6fe4481cd9
                           .group:00000000 wm4.os_task_config.h.2.a73335dbec9f276504b3b94e79d1d898
                           .group:00000000 wm4.os_task_common.h.97.d031f1e6a25f19c1fb076c4a4d7927a1
                           .group:00000000 wm4.os_stack.h.2.0b496ee49cecbb9eb97fc92684c656a4
                           .group:00000000 wm4.os_heap.h.2.89074aae455d2462b5952479e3530dd1
                           .group:00000000 wm4.os_main.h.2.1f66ae3841c27bd36097fa1d2e1fe6a7

UNDEFINED SYMBOLS
LLF_MPU_ENABLE
