#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002342550edb0 .scope module, "test_bench" "test_bench" 2 1;
 .timescale 0 0;
v00000234255ce440_0 .var "clock", 0 0;
S_00000234254c1770 .scope module, "boot" "start" 2 4, 3 1 0, S_000002342550edb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
P_000002342556c160 .param/l "A_in" 0 3 8, +C4<00000000000000000000000000001010>;
P_000002342556c198 .param/l "A_out" 0 3 9, +C4<00000000000000000000000000001110>;
P_000002342556c1d0 .param/l "B_in" 0 3 8, +C4<00000000000000000000000000001011>;
P_000002342556c208 .param/l "B_out" 0 3 9, +C4<00000000000000000000000000001111>;
P_000002342556c240 .param/l "C_in" 0 3 8, +C4<00000000000000000000000000001100>;
P_000002342556c278 .param/l "C_out" 0 3 9, +C4<00000000000000000000000000010000>;
P_000002342556c2b0 .param/l "D_in" 0 3 8, +C4<00000000000000000000000000001101>;
P_000002342556c2e8 .param/l "D_out" 0 3 9, +C4<00000000000000000000000000010001>;
P_000002342556c320 .param/l "IR_in" 0 3 9, +C4<00000000000000000000000000010100>;
P_000002342556c358 .param/l "IR_out" 0 3 9, +C4<00000000000000000000000000010101>;
P_000002342556c390 .param/l "MAR_in" 0 3 9, +C4<00000000000000000000000000010010>;
P_000002342556c3c8 .param/l "MBR_out" 0 3 9, +C4<00000000000000000000000000010011>;
P_000002342556c400 .param/l "N" 0 3 4, +C4<00000000000000000000000000000111>;
P_000002342556c438 .param/l "SZ" 0 3 4, +C4<00000000000000000000000000011100>;
P_000002342556c470 .param/l "WMFC" 0 3 7, +C4<00000000000000000000000000001000>;
P_000002342556c4a8 .param/l "add" 0 3 6, +C4<00000000000000000000000000000000>;
P_000002342556c4e0 .param/l "andd" 0 3 6, +C4<00000000000000000000000000000100>;
P_000002342556c518 .param/l "comp" 0 3 6, +C4<00000000000000000000000000000001>;
P_000002342556c550 .param/l "dec_addr_out" 0 3 9, +C4<00000000000000000000000000011000>;
P_000002342556c588 .param/l "dec_data_out" 0 3 9, +C4<00000000000000000000000000010111>;
P_000002342556c5c0 .param/l "endd" 0 3 9, +C4<000000000000000000000000000011011>;
P_000002342556c5f8 .param/l "increment" 0 3 7, +C4<00000000000000000000000000000111>;
P_000002342556c630 .param/l "orr" 0 3 6, +C4<00000000000000000000000000000101>;
P_000002342556c668 .param/l "pN" 0 3 4, +C4<00000000000000000000000010000000>;
P_000002342556c6a0 .param/l "pc_out" 0 3 7, +C4<00000000000000000000000000000110>;
P_000002342556c6d8 .param/l "rnw" 0 3 7, +C4<00000000000000000000000000001001>;
P_000002342556c710 .param/l "select_decoder" 0 3 9, +C4<00000000000000000000000000010110>;
P_000002342556c748 .param/l "sub" 0 3 6, +C4<00000000000000000000000000000010>;
P_000002342556c780 .param/l "sz" 0 3 4, +C4<00000000000000000000000000010110>;
P_000002342556c7b8 .param/l "xorr" 0 3 6, +C4<00000000000000000000000000000011>;
P_000002342556c7f0 .param/l "z_out" 0 3 9, +C4<00000000000000000000000000011001>;
v00000234255ce940_0 .net "CLK", 0 0, v00000234255ce440_0;  1 drivers
v00000234255ce580_0 .net "CS_bus", 27 0, L_0000023425619390;  1 drivers
v00000234255cdd60_0 .net "MFC", 0 0, v00000234255be670_0;  1 drivers
RS_000002342556c898 .resolv tri, L_00000234255ce800, L_0000023425619f70, L_0000023425618710, L_0000023425617e50, L_0000023425618f30, L_00000234256192f0, L_000002342561a150, L_0000023425619c50, L_000002342561aab0, L_000002342561add0, L_000002342561e2c0;
v00000234255ce300_0 .net8 "bus", 7 0, RS_000002342556c898;  11 drivers
v00000234255ced00_0 .net "clk", 0 0, L_00000234256194d0;  1 drivers
o0000023425570318 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000234255ce3a0_0 .net "ins", 7 0, o0000023425570318;  0 drivers
v00000234255ce4e0_0 .net "out_A", 7 0, L_0000023425503b50;  1 drivers
v00000234255ce760_0 .net "out_IR", 7 0, L_00000234255038b0;  1 drivers
v00000234255ce620_0 .net "out_MAR", 7 0, L_0000023425503fb0;  1 drivers
v00000234255ce6c0_0 .net "out_ram", 7 0, L_0000023425503ae0;  1 drivers
L_00000234255cdae0 .part L_0000023425619390, 7, 1;
L_00000234255ce8a0 .part L_0000023425619390, 6, 1;
L_0000023425618670 .part L_0000023425619390, 18, 1;
L_00000234256191b0 .part L_0000023425619390, 19, 1;
L_0000023425618ad0 .part L_0000023425619390, 20, 1;
L_0000023425619750 .part L_0000023425619390, 21, 1;
L_0000023425618c10 .part L_0000023425619390, 8, 1;
L_0000023425618cb0 .part L_0000023425619390, 9, 1;
L_0000023425619bb0 .part L_0000023425619390, 10, 1;
L_0000023425619250 .part L_0000023425619390, 14, 1;
L_00000234256197f0 .part L_0000023425619390, 11, 1;
L_0000023425619890 .part L_0000023425619390, 15, 1;
L_00000234256199d0 .part L_0000023425619390, 12, 1;
L_0000023425619b10 .part L_0000023425619390, 16, 1;
L_000002342561b550 .part L_0000023425619390, 13, 1;
L_000002342561a290 .part L_0000023425619390, 17, 1;
S_00000234254c1900 .scope module, "A" "register_2" 3 26, 4 1 0, S_00000234254c1770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
    .port_info 5 /OUTPUT 8 "value";
L_0000023425503b50 .functor BUFZ 8, v0000023425550610_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000234255516f0_0 .net "CLK", 0 0, L_00000234256194d0;  alias, 1 drivers
o000002342556c868 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000023425550750_0 name=_ivl_0
v0000023425550250_0 .net8 "ibus", 7 0, RS_000002342556c898;  alias, 11 drivers
v00000234255504d0_0 .net8 "obus", 7 0, RS_000002342556c898;  alias, 11 drivers
v0000023425551290_0 .net "r_in", 0 0, L_0000023425619bb0;  1 drivers
v0000023425550c50_0 .net "r_out", 0 0, L_0000023425619250;  1 drivers
v0000023425550610_0 .var "val_out", 7 0;
v0000023425550ed0_0 .net "value", 7 0, L_0000023425503b50;  alias, 1 drivers
E_0000023425541710 .event posedge, v00000234255516f0_0;
L_0000023425618f30 .functor MUXZ 8, o000002342556c868, v0000023425550610_0, L_0000023425619250, C4<>;
S_00000234254c1a90 .scope module, "B" "register" 3 27, 5 1 0, S_00000234254c1770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
v0000023425550f70_0 .net "CLK", 0 0, L_00000234256194d0;  alias, 1 drivers
o000002342556caa8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000234255510b0_0 name=_ivl_0
v00000234255518d0_0 .net8 "ibus", 7 0, RS_000002342556c898;  alias, 11 drivers
v0000023425551d30_0 .net8 "obus", 7 0, RS_000002342556c898;  alias, 11 drivers
v0000023425500560_0 .net "r_in", 0 0, L_00000234256197f0;  1 drivers
v00000234254fe760_0 .net "r_out", 0 0, L_0000023425619890;  1 drivers
v00000234254feee0_0 .var "val_out", 7 0;
L_00000234256192f0 .functor MUXZ 8, o000002342556caa8, v00000234254feee0_0, L_0000023425619890, C4<>;
S_00000234254b2160 .scope module, "C" "register" 3 28, 5 1 0, S_00000234254c1770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
v00000234254ff160_0 .net "CLK", 0 0, L_00000234256194d0;  alias, 1 drivers
o000002342556cc58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000234254fff20_0 name=_ivl_0
v00000234255002e0_0 .net8 "ibus", 7 0, RS_000002342556c898;  alias, 11 drivers
v00000234254fe8a0_0 .net8 "obus", 7 0, RS_000002342556c898;  alias, 11 drivers
v00000234254ff340_0 .net "r_in", 0 0, L_00000234256199d0;  1 drivers
v00000234254ff7a0_0 .net "r_out", 0 0, L_0000023425619b10;  1 drivers
v00000234254ff840_0 .var "val_out", 7 0;
L_000002342561a150 .functor MUXZ 8, o000002342556cc58, v00000234254ff840_0, L_0000023425619b10, C4<>;
S_00000234254b22f0 .scope module, "D" "register" 3 29, 5 1 0, S_00000234254c1770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
v00000234254ff980_0 .net "CLK", 0 0, L_00000234256194d0;  alias, 1 drivers
o000002342556ce08 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000234254d8a90_0 name=_ivl_0
v00000234254d9030_0 .net8 "ibus", 7 0, RS_000002342556c898;  alias, 11 drivers
v00000234254d8310_0 .net8 "obus", 7 0, RS_000002342556c898;  alias, 11 drivers
v00000234254734d0_0 .net "r_in", 0 0, L_000002342561b550;  1 drivers
v0000023425473890_0 .net "r_out", 0 0, L_000002342561a290;  1 drivers
v00000234255bcaf0_0 .var "val_out", 7 0;
L_0000023425619c50 .functor MUXZ 8, o000002342556ce08, v00000234255bcaf0_0, L_000002342561a290, C4<>;
S_00000234254b2480 .scope module, "IR" "register_2" 3 23, 4 1 0, S_00000234254c1770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
    .port_info 5 /OUTPUT 8 "value";
L_00000234255038b0 .functor BUFZ 8, v00000234255bd4f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000234255be530_0 .net "CLK", 0 0, L_00000234256194d0;  alias, 1 drivers
o000002342556cfb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000234255bcff0_0 name=_ivl_0
v00000234255be710_0 .net8 "ibus", 7 0, RS_000002342556c898;  alias, 11 drivers
v00000234255bcf50_0 .net8 "obus", 7 0, RS_000002342556c898;  alias, 11 drivers
v00000234255bd130_0 .net "r_in", 0 0, L_0000023425618ad0;  1 drivers
v00000234255bcc30_0 .net "r_out", 0 0, L_0000023425619750;  1 drivers
v00000234255bd4f0_0 .var "val_out", 7 0;
v00000234255be7b0_0 .net "value", 7 0, L_00000234255038b0;  alias, 1 drivers
L_0000023425617e50 .functor MUXZ 8, o000002342556cfb8, v00000234255bd4f0_0, L_0000023425619750, C4<>;
S_0000023425469b80 .scope module, "MAR" "register_2" 3 21, 4 1 0, S_00000234254c1770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
    .port_info 5 /OUTPUT 8 "value";
L_0000023425503fb0 .functor BUFZ 8, v00000234255bd590_0, C4<00000000>, C4<00000000>, C4<00000000>;
o000002342556d1c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_000002342561e2c0 .functor BUFT 8, o000002342556d1c8, C4<00000000>, C4<00000000>, C4<00000000>;
v00000234255bd6d0_0 .net "CLK", 0 0, L_00000234256194d0;  alias, 1 drivers
; Elide local net with no drivers, v00000234255bd9f0_0 name=_ivl_0
v00000234255bdef0_0 .net8 "ibus", 7 0, RS_000002342556c898;  alias, 11 drivers
v00000234255bda90_0 .net8 "obus", 7 0, RS_000002342556c898;  alias, 11 drivers
v00000234255be350_0 .net "r_in", 0 0, L_0000023425618670;  1 drivers
L_00000234255cfc58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000234255bcd70_0 .net "r_out", 0 0, L_00000234255cfc58;  1 drivers
v00000234255bd590_0 .var "val_out", 7 0;
v00000234255bc910_0 .net "value", 7 0, L_0000023425503fb0;  alias, 1 drivers
S_0000023425469d10 .scope module, "MBR" "register" 3 22, 5 1 0, S_00000234254c1770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
v00000234255bca50_0 .net "CLK", 0 0, L_00000234256194d0;  alias, 1 drivers
o000002342556d3d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000234255bcb90_0 name=_ivl_0
v00000234255bd090_0 .net "ibus", 7 0, L_0000023425503ae0;  alias, 1 drivers
v00000234255bc9b0_0 .net8 "obus", 7 0, RS_000002342556c898;  alias, 11 drivers
L_00000234255cfca0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000234255bce10_0 .net "r_in", 0 0, L_00000234255cfca0;  1 drivers
v00000234255bd770_0 .net "r_out", 0 0, L_00000234256191b0;  1 drivers
v00000234255bccd0_0 .var "val_out", 7 0;
L_0000023425618710 .functor MUXZ 8, o000002342556d3d8, v00000234255bccd0_0, L_00000234256191b0, C4<>;
S_0000023425469ea0 .scope module, "RAM" "ram" 3 24, 6 1 0, S_00000234254c1770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "MAR";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "bus";
    .port_info 4 /INPUT 1 "rnw";
    .port_info 5 /OUTPUT 8 "MBR";
    .port_info 6 /OUTPUT 1 "MFC";
L_0000023425503ae0 .functor BUFZ 8, v00000234255bd1d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000234255bddb0_0 .net "CLK", 0 0, L_00000234256194d0;  alias, 1 drivers
v00000234255bdc70_0 .net "MAR", 7 0, L_0000023425503fb0;  alias, 1 drivers
v00000234255bceb0_0 .net "MBR", 7 0, L_0000023425503ae0;  alias, 1 drivers
v00000234255bdb30_0 .net "MFC", 0 0, v00000234255be670_0;  alias, 1 drivers
v00000234255bdf90_0 .net8 "bus", 7 0, RS_000002342556c898;  alias, 11 drivers
v00000234255bd1d0_0 .var "data_out", 7 0;
v00000234255be030_0 .net "enable", 0 0, L_0000023425618c10;  1 drivers
v00000234255be0d0 .array "memo", 0 255, 7 0;
v00000234255bd270_0 .net "rnw", 0 0, L_0000023425618cb0;  1 drivers
v00000234255be670_0 .var "tmp", 0 0;
E_00000234255413d0 .event negedge, v00000234255be030_0;
E_0000023425541390 .event posedge, v00000234255be030_0;
S_000002342545bc70 .scope module, "alu" "ALU" 3 31, 7 1 0, S_00000234254c1770;
 .timescale 0 0;
    .port_info 0 /INPUT 28 "CS_bus";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "acc";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
P_00000234254c51b0 .param/l "SZ" 0 7 1, +C4<00000000000000000000000000011100>;
P_00000234254c51e8 .param/l "add" 0 7 8, +C4<00000000000000000000000000000000>;
P_00000234254c5220 .param/l "andd" 0 7 8, +C4<00000000000000000000000000000100>;
P_00000234254c5258 .param/l "auxiliary_carry" 0 7 9, +C4<00000000000000000000000000000100>;
P_00000234254c5290 .param/l "carry" 0 7 9, +C4<00000000000000000000000000000000>;
P_00000234254c52c8 .param/l "comp" 0 7 8, +C4<00000000000000000000000000000001>;
P_00000234254c5300 .param/l "flag_out" 0 7 8, +C4<00000000000000000000000000011010>;
P_00000234254c5338 .param/l "orr" 0 7 8, +C4<00000000000000000000000000000101>;
P_00000234254c5370 .param/l "parity" 0 7 9, +C4<00000000000000000000000000000010>;
P_00000234254c53a8 .param/l "sign" 0 7 9, +C4<00000000000000000000000000000111>;
P_00000234254c53e0 .param/l "sub" 0 7 8, +C4<00000000000000000000000000000010>;
P_00000234254c5418 .param/l "xorr" 0 7 8, +C4<00000000000000000000000000000011>;
P_00000234254c5450 .param/l "z_out" 0 7 8, +C4<00000000000000000000000000011001>;
P_00000234254c5488 .param/l "zero" 0 7 9, +C4<00000000000000000000000000000110>;
L_0000023425504100 .functor XOR 8, L_0000023425503b50, RS_000002342556c898, C4<00000000>, C4<00000000>;
L_00000234255043a0 .functor AND 8, L_0000023425503b50, RS_000002342556c898, C4<11111111>, C4<11111111>;
L_0000023425504410 .functor OR 8, L_0000023425503b50, RS_000002342556c898, C4<00000000>, C4<00000000>;
L_00000234254ad310 .functor XOR 1, L_000002342561b870, L_000002342561ac90, C4<0>, C4<0>;
L_00000234254ad8c0 .functor XOR 1, L_00000234254ad310, L_000002342561b690, C4<0>, C4<0>;
L_000002342561dca0 .functor XOR 1, L_00000234254ad8c0, L_000002342561b050, C4<0>, C4<0>;
L_000002342561e330 .functor XOR 1, L_000002342561dca0, L_000002342561af10, C4<0>, C4<0>;
L_000002342561da70 .functor XOR 1, L_000002342561e330, L_000002342561b190, C4<0>, C4<0>;
L_000002342561dd10 .functor XOR 1, L_000002342561da70, L_000002342561b230, C4<0>, C4<0>;
L_000002342561ddf0 .functor XOR 1, L_000002342561dd10, L_000002342561b2d0, C4<0>, C4<0>;
L_000002342561e870 .functor OR 1, L_000002342561b370, L_000002342561a470, C4<0>, C4<0>;
L_000002342561e720 .functor XOR 1, L_000002342561b4b0, L_000002342561a510, C4<0>, C4<0>;
L_000002342561dae0 .functor XOR 1, L_000002342561b410, L_000002342561e720, C4<0>, C4<0>;
L_000002342561e250 .functor XOR 1, L_0000023425625d70, L_0000023425626630, C4<0>, C4<0>;
L_000002342561dd80 .functor XOR 1, L_0000023425625cd0, L_0000023425625ff0, C4<0>, C4<0>;
L_000002342561db50 .functor NOT 1, L_000002342561dd80, C4<0>, C4<0>, C4<0>;
L_000002342561e410 .functor AND 1, L_000002342561e250, L_000002342561db50, C4<1>, C4<1>;
L_000002342561e8e0 .functor XOR 1, L_0000023425626090, L_0000023425625730, C4<0>, C4<0>;
L_000002342561e1e0 .functor XOR 1, L_00000234256263b0, L_0000023425625f50, C4<0>, C4<0>;
L_000002342561e4f0 .functor AND 1, L_000002342561e8e0, L_000002342561e1e0, C4<1>, C4<1>;
L_000002342561de60 .functor OR 1, L_0000023425625230, L_0000023425625af0, C4<0>, C4<0>;
L_000002342561e6b0 .functor OR 1, L_000002342561de60, L_0000023425626270, C4<0>, C4<0>;
L_000002342561dbc0 .functor OR 1, L_000002342561e6b0, L_0000023425626810, C4<0>, C4<0>;
L_000002342561dc30 .functor OR 1, L_000002342561dbc0, L_00000234256257d0, C4<0>, C4<0>;
v00000234255be3f0_0 .net "CLK", 0 0, L_00000234256194d0;  alias, 1 drivers
v00000234255be490_0 .net "CS_bus", 27 0, L_0000023425619390;  alias, 1 drivers
v00000234255c0720_0 .net *"_ivl_10", 7 0, L_000002342561a830;  1 drivers
v00000234255bff00_0 .net *"_ivl_103", 0 0, L_000002342561b370;  1 drivers
v00000234255bece0_0 .net *"_ivl_105", 0 0, L_000002342561a470;  1 drivers
v00000234255c07c0_0 .net *"_ivl_106", 0 0, L_000002342561e870;  1 drivers
v00000234255bf140_0 .net *"_ivl_109", 0 0, L_000002342561b410;  1 drivers
v00000234255bfbe0_0 .net *"_ivl_111", 0 0, L_000002342561b4b0;  1 drivers
v00000234255be9c0_0 .net *"_ivl_113", 0 0, L_000002342561a510;  1 drivers
v00000234255bf320_0 .net *"_ivl_114", 0 0, L_000002342561e720;  1 drivers
v00000234255bf8c0_0 .net *"_ivl_116", 0 0, L_000002342561dae0;  1 drivers
L_00000234255cff28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000234255bee20_0 .net/2u *"_ivl_118", 0 0, L_00000234255cff28;  1 drivers
v00000234255bf0a0_0 .net *"_ivl_120", 0 0, L_000002342561a5b0;  1 drivers
v00000234255be920_0 .net *"_ivl_126", 0 0, L_00000234255ce080;  1 drivers
v00000234255c04a0_0 .net *"_ivl_128", 0 0, L_0000023425625d70;  1 drivers
v00000234255c0540_0 .net *"_ivl_13", 0 0, L_000002342561b0f0;  1 drivers
v00000234255bfc80_0 .net *"_ivl_130", 0 0, L_0000023425626630;  1 drivers
v00000234255bfd20_0 .net *"_ivl_131", 0 0, L_000002342561e250;  1 drivers
v00000234255bfdc0_0 .net *"_ivl_134", 0 0, L_0000023425625cd0;  1 drivers
v00000234255bf500_0 .net *"_ivl_136", 0 0, L_0000023425625ff0;  1 drivers
v00000234255c0180_0 .net *"_ivl_137", 0 0, L_000002342561dd80;  1 drivers
v00000234255bf820_0 .net *"_ivl_139", 0 0, L_000002342561db50;  1 drivers
v00000234255c0220_0 .net *"_ivl_14", 7 0, L_0000023425504100;  1 drivers
v00000234255c0040_0 .net *"_ivl_141", 0 0, L_000002342561e410;  1 drivers
v00000234255bfb40_0 .net *"_ivl_144", 0 0, L_0000023425625e10;  1 drivers
v00000234255bea60_0 .net *"_ivl_146", 0 0, L_0000023425626090;  1 drivers
v00000234255bf960_0 .net *"_ivl_148", 0 0, L_0000023425625730;  1 drivers
v00000234255bf780_0 .net *"_ivl_149", 0 0, L_000002342561e8e0;  1 drivers
v00000234255beb00_0 .net *"_ivl_152", 0 0, L_00000234256263b0;  1 drivers
v00000234255bfa00_0 .net *"_ivl_154", 0 0, L_0000023425625f50;  1 drivers
v00000234255c02c0_0 .net *"_ivl_155", 0 0, L_000002342561e1e0;  1 drivers
v00000234255bfe60_0 .net *"_ivl_157", 0 0, L_000002342561e4f0;  1 drivers
L_00000234255cff70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000234255bf3c0_0 .net/2u *"_ivl_159", 0 0, L_00000234255cff70;  1 drivers
v00000234255bf1e0_0 .net *"_ivl_161", 0 0, L_0000023425625eb0;  1 drivers
v00000234255bef60_0 .net *"_ivl_163", 0 0, L_0000023425626130;  1 drivers
v00000234255beba0_0 .net *"_ivl_166", 0 0, L_0000023425625230;  1 drivers
v00000234255bffa0_0 .net *"_ivl_168", 0 0, L_0000023425625af0;  1 drivers
v00000234255c0680_0 .net *"_ivl_169", 0 0, L_000002342561de60;  1 drivers
v00000234255bf280_0 .net *"_ivl_17", 0 0, L_000002342561b5f0;  1 drivers
v00000234255c00e0_0 .net *"_ivl_172", 0 0, L_0000023425626270;  1 drivers
v00000234255c0360_0 .net *"_ivl_173", 0 0, L_000002342561e6b0;  1 drivers
v00000234255c0400_0 .net *"_ivl_176", 0 0, L_0000023425626810;  1 drivers
v00000234255c05e0_0 .net *"_ivl_177", 0 0, L_000002342561dbc0;  1 drivers
v00000234255bfaa0_0 .net *"_ivl_18", 7 0, L_00000234255043a0;  1 drivers
v00000234255bec40_0 .net *"_ivl_180", 0 0, L_00000234256257d0;  1 drivers
v00000234255bed80_0 .net *"_ivl_21", 0 0, L_000002342561aa10;  1 drivers
v00000234255bf460_0 .net *"_ivl_22", 7 0, L_0000023425504410;  1 drivers
v00000234255beec0_0 .net *"_ivl_24", 7 0, L_000002342561b730;  1 drivers
v00000234255bf000_0 .net *"_ivl_26", 7 0, L_000002342561ad30;  1 drivers
v00000234255bf5a0_0 .net *"_ivl_28", 7 0, L_000002342561ae70;  1 drivers
v00000234255bf640_0 .net *"_ivl_30", 7 0, L_000002342561b7d0;  1 drivers
L_00000234255cfce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000234255bf6e0_0 .net/2u *"_ivl_36", 0 0, L_00000234255cfce8;  1 drivers
L_00000234255cfd30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000234255c2190_0 .net/2u *"_ivl_40", 0 0, L_00000234255cfd30;  1 drivers
L_00000234255cfd78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000234255c0c50_0 .net/2u *"_ivl_44", 0 0, L_00000234255cfd78;  1 drivers
L_00000234255cfdc0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000234255c0cf0_0 .net/2u *"_ivl_48", 7 0, L_00000234255cfdc0;  1 drivers
v00000234255c25f0_0 .net *"_ivl_5", 0 0, L_000002342561a790;  1 drivers
v00000234255c2370_0 .net *"_ivl_50", 0 0, L_000002342561afb0;  1 drivers
L_00000234255cfe08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000234255c2550_0 .net/2u *"_ivl_52", 0 0, L_00000234255cfe08;  1 drivers
L_00000234255cfe50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000234255c2690_0 .net/2u *"_ivl_54", 0 0, L_00000234255cfe50;  1 drivers
v00000234255c2730_0 .net *"_ivl_56", 0 0, L_000002342561abf0;  1 drivers
v00000234255c2410_0 .net *"_ivl_6", 7 0, L_000002342561a6f0;  1 drivers
v00000234255c1970_0 .net *"_ivl_61", 0 0, L_000002342561b870;  1 drivers
v00000234255c09d0_0 .net *"_ivl_63", 0 0, L_000002342561ac90;  1 drivers
v00000234255c11f0_0 .net *"_ivl_64", 0 0, L_00000234254ad310;  1 drivers
v00000234255c1c90_0 .net *"_ivl_67", 0 0, L_000002342561b690;  1 drivers
v00000234255c1bf0_0 .net *"_ivl_68", 0 0, L_00000234254ad8c0;  1 drivers
v00000234255c1f10_0 .net *"_ivl_71", 0 0, L_000002342561b050;  1 drivers
v00000234255c18d0_0 .net *"_ivl_72", 0 0, L_000002342561dca0;  1 drivers
v00000234255c0f70_0 .net *"_ivl_75", 0 0, L_000002342561af10;  1 drivers
v00000234255c27d0_0 .net *"_ivl_76", 0 0, L_000002342561e330;  1 drivers
v00000234255c1dd0_0 .net *"_ivl_79", 0 0, L_000002342561b190;  1 drivers
v00000234255c1d30_0 .net *"_ivl_80", 0 0, L_000002342561da70;  1 drivers
v00000234255c0bb0_0 .net *"_ivl_83", 0 0, L_000002342561b230;  1 drivers
v00000234255c13d0_0 .net *"_ivl_84", 0 0, L_000002342561dd10;  1 drivers
v00000234255c0930_0 .net *"_ivl_87", 0 0, L_000002342561b2d0;  1 drivers
v00000234255c1290_0 .net *"_ivl_88", 0 0, L_000002342561ddf0;  1 drivers
v00000234255c1e70_0 .net *"_ivl_9", 0 0, L_000002342561a970;  1 drivers
L_00000234255cfe98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000234255c0b10_0 .net/2u *"_ivl_90", 0 0, L_00000234255cfe98;  1 drivers
L_00000234255cfee0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000234255c0d90_0 .net/2u *"_ivl_92", 0 0, L_00000234255cfee0;  1 drivers
v00000234255c15b0_0 .net *"_ivl_94", 0 0, L_000002342561a330;  1 drivers
v00000234255c0a70_0 .net *"_ivl_99", 0 0, L_000002342561a3d0;  1 drivers
v00000234255c1790_0 .net "acc", 7 0, L_0000023425503b50;  alias, 1 drivers
v00000234255c2230_0 .net "enable", 0 0, L_000002342561dc30;  1 drivers
v00000234255c0e30_0 .net "f_val", 7 0, L_000002342561a650;  1 drivers
v00000234255c24b0_0 .net8 "ibus", 7 0, RS_000002342556c898;  alias, 11 drivers
v00000234255c0ed0_0 .net8 "obus", 7 0, RS_000002342556c898;  alias, 11 drivers
v00000234255c1510_0 .net "z_val", 7 0, L_000002342561a1f0;  1 drivers
L_000002342561a8d0 .part L_0000023425619390, 25, 1;
L_000002342561ab50 .part L_0000023425619390, 26, 1;
L_000002342561a790 .part L_0000023425619390, 0, 1;
L_000002342561a6f0 .arith/sum 8, L_0000023425503b50, RS_000002342556c898;
L_000002342561a970 .part L_0000023425619390, 2, 1;
L_000002342561a830 .arith/sub 8, L_0000023425503b50, RS_000002342556c898;
L_000002342561b0f0 .part L_0000023425619390, 3, 1;
L_000002342561b5f0 .part L_0000023425619390, 4, 1;
L_000002342561aa10 .part L_0000023425619390, 5, 1;
L_000002342561b730 .functor MUXZ 8, L_0000023425503b50, L_0000023425504410, L_000002342561aa10, C4<>;
L_000002342561ad30 .functor MUXZ 8, L_000002342561b730, L_00000234255043a0, L_000002342561b5f0, C4<>;
L_000002342561ae70 .functor MUXZ 8, L_000002342561ad30, L_0000023425504100, L_000002342561b0f0, C4<>;
L_000002342561b7d0 .functor MUXZ 8, L_000002342561ae70, L_000002342561a830, L_000002342561a970, C4<>;
L_000002342561a1f0 .functor MUXZ 8, L_000002342561b7d0, L_000002342561a6f0, L_000002342561a790, C4<>;
L_000002342561afb0 .cmp/ne 8, L_000002342561a1f0, L_00000234255cfdc0;
L_000002342561abf0 .functor MUXZ 1, L_00000234255cfe50, L_00000234255cfe08, L_000002342561afb0, C4<>;
L_000002342561b870 .part L_000002342561a1f0, 0, 1;
L_000002342561ac90 .part L_000002342561a1f0, 1, 1;
L_000002342561b690 .part L_000002342561a1f0, 2, 1;
L_000002342561b050 .part L_000002342561a1f0, 3, 1;
L_000002342561af10 .part L_000002342561a1f0, 4, 1;
L_000002342561b190 .part L_000002342561a1f0, 5, 1;
L_000002342561b230 .part L_000002342561a1f0, 6, 1;
L_000002342561b2d0 .part L_000002342561a1f0, 7, 1;
L_000002342561a330 .functor MUXZ 1, L_00000234255cfee0, L_00000234255cfe98, L_000002342561ddf0, C4<>;
L_000002342561a3d0 .part L_000002342561a1f0, 7, 1;
L_000002342561b370 .part L_0000023425619390, 0, 1;
L_000002342561a470 .part L_0000023425619390, 2, 1;
L_000002342561b410 .part L_000002342561a1f0, 4, 1;
L_000002342561b4b0 .part L_0000023425503b50, 4, 1;
L_000002342561a510 .part RS_000002342556c898, 4, 1;
L_000002342561a5b0 .functor MUXZ 1, L_00000234255cff28, L_000002342561dae0, L_000002342561e870, C4<>;
LS_000002342561a650_0_0 .concat8 [ 1 1 1 1], L_0000023425626130, L_00000234255cfce8, L_000002342561a330, L_00000234255cfd30;
LS_000002342561a650_0_4 .concat8 [ 1 1 1 1], L_000002342561a5b0, L_00000234255cfd78, L_000002342561abf0, L_000002342561a3d0;
L_000002342561a650 .concat8 [ 4 4 0 0], LS_000002342561a650_0_0, LS_000002342561a650_0_4;
L_00000234255ce080 .part L_0000023425619390, 0, 1;
L_0000023425625d70 .part L_000002342561a1f0, 7, 1;
L_0000023425626630 .part L_0000023425503b50, 7, 1;
L_0000023425625cd0 .part L_0000023425503b50, 7, 1;
L_0000023425625ff0 .part RS_000002342556c898, 7, 1;
L_0000023425625e10 .part L_0000023425619390, 2, 1;
L_0000023425626090 .part L_000002342561a1f0, 7, 1;
L_0000023425625730 .part L_0000023425503b50, 7, 1;
L_00000234256263b0 .part L_0000023425503b50, 7, 1;
L_0000023425625f50 .part RS_000002342556c898, 7, 1;
L_0000023425625eb0 .functor MUXZ 1, L_00000234255cff70, L_000002342561e4f0, L_0000023425625e10, C4<>;
L_0000023425626130 .functor MUXZ 1, L_0000023425625eb0, L_000002342561e410, L_00000234255ce080, C4<>;
L_0000023425625230 .part L_0000023425619390, 0, 1;
L_0000023425625af0 .part L_0000023425619390, 2, 1;
L_0000023425626270 .part L_0000023425619390, 3, 1;
L_0000023425626810 .part L_0000023425619390, 5, 1;
L_00000234256257d0 .part L_0000023425619390, 4, 1;
S_000002342545be00 .scope module, "Z" "register" 7 15, 5 1 0, S_000002342545bc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
v00000234255bd630_0 .net "CLK", 0 0, L_00000234256194d0;  alias, 1 drivers
o000002342556d7f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000234255bd310_0 name=_ivl_0
v00000234255bd3b0_0 .net "ibus", 7 0, L_000002342561a1f0;  alias, 1 drivers
v00000234255be170_0 .net8 "obus", 7 0, RS_000002342556c898;  alias, 11 drivers
v00000234255bd810_0 .net "r_in", 0 0, L_000002342561dc30;  alias, 1 drivers
v00000234255bd8b0_0 .net "r_out", 0 0, L_000002342561a8d0;  1 drivers
v00000234255bd450_0 .var "val_out", 7 0;
L_000002342561aab0 .functor MUXZ 8, o000002342556d7f8, v00000234255bd450_0, L_000002342561a8d0, C4<>;
S_000002342545bf90 .scope module, "flag" "register" 7 16, 5 1 0, S_000002342545bc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
v00000234255bd950_0 .net "CLK", 0 0, L_00000234256194d0;  alias, 1 drivers
o000002342556d9d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000234255bdbd0_0 name=_ivl_0
v00000234255be210_0 .net "ibus", 7 0, L_000002342561a650;  alias, 1 drivers
v00000234255bdd10_0 .net8 "obus", 7 0, RS_000002342556c898;  alias, 11 drivers
v00000234255be2b0_0 .net "r_in", 0 0, L_000002342561dc30;  alias, 1 drivers
v00000234255be5d0_0 .net "r_out", 0 0, L_000002342561ab50;  1 drivers
v00000234255bde50_0 .var "val_out", 7 0;
L_000002342561add0 .functor MUXZ 8, o000002342556d9d8, v00000234255bde50_0, L_000002342561ab50, C4<>;
S_000002342545a330 .scope module, "control_unit" "cu" 3 20, 8 1 0, S_00000234254c1770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "MFC";
    .port_info 2 /INPUT 8 "ins";
    .port_info 3 /INPUT 8 "out_IR";
    .port_info 4 /OUTPUT 8 "bus";
    .port_info 5 /OUTPUT 28 "CS_bus";
    .port_info 6 /OUTPUT 1 "CLK_out";
P_00000234255c28f0 .param/l "A_in" 0 8 12, +C4<00000000000000000000000000001010>;
P_00000234255c2928 .param/l "A_out" 0 8 13, +C4<00000000000000000000000000001110>;
P_00000234255c2960 .param/l "B_in" 0 8 12, +C4<00000000000000000000000000001011>;
P_00000234255c2998 .param/l "B_out" 0 8 13, +C4<00000000000000000000000000001111>;
P_00000234255c29d0 .param/l "C_in" 0 8 12, +C4<00000000000000000000000000001100>;
P_00000234255c2a08 .param/l "C_out" 0 8 13, +C4<00000000000000000000000000010000>;
P_00000234255c2a40 .param/l "D_in" 0 8 12, +C4<00000000000000000000000000001101>;
P_00000234255c2a78 .param/l "D_out" 0 8 13, +C4<00000000000000000000000000010001>;
P_00000234255c2ab0 .param/l "IR_in" 0 8 13, +C4<00000000000000000000000000010100>;
P_00000234255c2ae8 .param/l "IR_out" 0 8 13, +C4<00000000000000000000000000010101>;
P_00000234255c2b20 .param/l "MAR_in" 0 8 13, +C4<00000000000000000000000000010010>;
P_00000234255c2b58 .param/l "MBR_out" 0 8 13, +C4<00000000000000000000000000010011>;
P_00000234255c2b90 .param/l "N" 0 8 1, +C4<00000000000000000000000000000111>;
P_00000234255c2bc8 .param/l "SZ" 0 8 1, +C4<00000000000000000000000000011100>;
P_00000234255c2c00 .param/l "WMFC" 0 8 11, +C4<00000000000000000000000000001000>;
P_00000234255c2c38 .param/l "add" 0 8 10, +C4<00000000000000000000000000000000>;
P_00000234255c2c70 .param/l "andd" 0 8 10, +C4<00000000000000000000000000000100>;
P_00000234255c2ca8 .param/l "comp" 0 8 10, +C4<00000000000000000000000000000001>;
P_00000234255c2ce0 .param/l "dec_addr_out" 0 8 13, +C4<00000000000000000000000000011000>;
P_00000234255c2d18 .param/l "dec_data_out" 0 8 13, +C4<00000000000000000000000000010111>;
P_00000234255c2d50 .param/l "endd" 0 8 13, +C4<000000000000000000000000000011011>;
P_00000234255c2d88 .param/l "flag_out" 0 8 13, +C4<00000000000000000000000000011010>;
P_00000234255c2dc0 .param/l "increment" 0 8 11, +C4<00000000000000000000000000000111>;
P_00000234255c2df8 .param/l "orr" 0 8 10, +C4<00000000000000000000000000000101>;
P_00000234255c2e30 .param/l "pc_out" 0 8 11, +C4<00000000000000000000000000000110>;
P_00000234255c2e68 .param/l "rnw" 0 8 11, +C4<00000000000000000000000000001001>;
P_00000234255c2ea0 .param/l "select_decoder" 0 8 13, +C4<00000000000000000000000000010110>;
P_00000234255c2ed8 .param/l "sub" 0 8 10, +C4<00000000000000000000000000000010>;
P_00000234255c2f10 .param/l "sz" 0 8 1, +C4<00000000000000000000000000010110>;
P_00000234255c2f48 .param/l "xorr" 0 8 10, +C4<00000000000000000000000000000011>;
P_00000234255c2f80 .param/l "z_out" 0 8 13, +C4<00000000000000000000000000011001>;
L_0000023425503d80 .functor AND 1, v00000234255be670_0, v00000234255ce440_0, C4<1>, C4<1>;
v00000234255cd040_0 .net "CLK", 0 0, v00000234255ce440_0;  alias, 1 drivers
v00000234255cbc40_0 .net "CLK_out", 0 0, L_00000234256194d0;  alias, 1 drivers
v00000234255cd7c0_0 .net "CS_bus", 27 0, L_0000023425619390;  alias, 1 drivers
v00000234255cbd80_0 .net "MFC", 0 0, v00000234255be670_0;  alias, 1 drivers
v00000234255cc320_0 .net *"_ivl_10", 0 0, L_0000023425503d80;  1 drivers
v00000234255cca00_0 .net *"_ivl_9", 0 0, L_00000234256185d0;  1 drivers
v00000234255cd180_0 .net8 "bus", 7 0, RS_000002342556c898;  alias, 11 drivers
v00000234255cd400_0 .net "ins", 7 0, o0000023425570318;  alias, 0 drivers
v00000234255cd4a0_0 .net "out_CAR", 6 0, v00000234255c10b0_0;  1 drivers
v00000234255cb6a0_0 .net "out_CBR", 21 0, v00000234255c1150_0;  1 drivers
v00000234255cb100_0 .net "out_IR", 7 0, L_00000234255038b0;  alias, 1 drivers
v00000234255cc500_0 .net "out_NAG", 6 0, L_0000023425618e90;  1 drivers
v00000234255cb380_0 .var "out_clk", 0 0;
v00000234255cc640_0 .net "out_dec", 6 0, L_00000234255ceb20;  1 drivers
v00000234255cc6e0_0 .net "out_store", 21 0, L_0000023425567c10;  1 drivers
v00000234255cb420_0 .net "rd", 1 0, L_00000234255cd900;  1 drivers
v00000234255cc780_0 .net "rs", 1 0, L_00000234255cee40;  1 drivers
L_0000023425618530 .part L_0000023425619390, 23, 1;
L_0000023425619930 .part L_0000023425619390, 24, 1;
L_0000023425619e30 .part L_0000023425619390, 27, 1;
L_0000023425619cf0 .part L_0000023425619390, 22, 1;
L_00000234256185d0 .part L_0000023425619390, 8, 1;
L_00000234256194d0 .functor MUXZ 1, v00000234255ce440_0, L_0000023425503d80, L_00000234256185d0, C4<>;
S_00000234254a7510 .scope module, "car" "CAR" 8 23, 9 1 0, S_000002342545a330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 7 "val_in";
    .port_info 2 /OUTPUT 7 "addr";
P_0000023425541850 .param/l "N" 0 9 1, +C4<00000000000000000000000000000111>;
v00000234255c1650_0 .net "CLK", 0 0, L_00000234256194d0;  alias, 1 drivers
v00000234255c22d0_0 .net "addr", 6 0, v00000234255c10b0_0;  alias, 1 drivers
v00000234255c1010_0 .net "val_in", 6 0, L_0000023425618e90;  alias, 1 drivers
v00000234255c10b0_0 .var "val_out", 6 0;
S_00000234254a76a0 .scope module, "cbr" "CBR" 8 25, 10 1 0, S_000002342545a330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 22 "val_in";
    .port_info 2 /OUTPUT 22 "val_out";
P_0000023425541d50 .param/l "sz" 0 10 1, +C4<00000000000000000000000000010110>;
v00000234255c16f0_0 .net "CLK", 0 0, L_00000234256194d0;  alias, 1 drivers
v00000234255c1150_0 .var "val", 21 0;
v00000234255c1330_0 .net "val_in", 21 0, L_0000023425567c10;  alias, 1 drivers
v00000234255c2050_0 .net "val_out", 21 0, v00000234255c1150_0;  alias, 1 drivers
E_0000023425541fd0 .event negedge, v00000234255516f0_0;
S_00000234254a7830 .scope module, "csd" "control_signal_decoder" 8 26, 11 1 0, S_000002342545a330;
 .timescale 0 0;
    .port_info 0 /INPUT 22 "val_in";
    .port_info 1 /INPUT 2 "rs";
    .port_info 2 /INPUT 2 "rd";
    .port_info 3 /OUTPUT 28 "val_out";
P_000002342547ecf0 .param/l "A_in" 0 11 7, +C4<00000000000000000000000000001010>;
P_000002342547ed28 .param/l "A_out" 0 11 8, +C4<00000000000000000000000000001110>;
P_000002342547ed60 .param/l "B_in" 0 11 7, +C4<00000000000000000000000000001011>;
P_000002342547ed98 .param/l "B_out" 0 11 8, +C4<00000000000000000000000000001111>;
P_000002342547edd0 .param/l "C_in" 0 11 7, +C4<00000000000000000000000000001100>;
P_000002342547ee08 .param/l "C_out" 0 11 8, +C4<00000000000000000000000000010000>;
P_000002342547ee40 .param/l "D_in" 0 11 7, +C4<00000000000000000000000000001101>;
P_000002342547ee78 .param/l "D_out" 0 11 8, +C4<00000000000000000000000000010001>;
P_000002342547eeb0 .param/l "SZ" 0 11 1, +C4<00000000000000000000000000011100>;
P_000002342547eee8 .param/l "r_in" 0 11 8, +C4<00000000000000000000000000001010>;
P_000002342547ef20 .param/l "r_out" 0 11 8, +C4<00000000000000000000000000001011>;
P_000002342547ef58 .param/l "sz" 0 11 1, +C4<00000000000000000000000000010110>;
v00000234255c9890_0 .net *"_ivl_3", 9 0, L_00000234256188f0;  1 drivers
v00000234255c8ad0_0 .net *"_ivl_7", 9 0, L_0000023425618030;  1 drivers
v00000234255c8df0_0 .net "rd", 1 0, L_00000234255cd900;  alias, 1 drivers
v00000234255c8f30_0 .net "rs", 1 0, L_00000234255cee40;  alias, 1 drivers
v00000234255c9070_0 .net "val_in", 21 0, v00000234255c1150_0;  alias, 1 drivers
v00000234255c9e30_0 .net "val_out", 27 0, L_0000023425619390;  alias, 1 drivers
L_00000234256188f0 .part v00000234255c1150_0, 12, 10;
L_0000023425618030 .part v00000234255c1150_0, 0, 10;
L_0000023425618a30 .part v00000234255c1150_0, 10, 1;
L_0000023425619d90 .part v00000234255c1150_0, 11, 1;
L_0000023425619390 .concat8 [ 10 4 4 10], L_0000023425618030, L_0000023425617b30, L_000002342561a0b0, L_00000234256188f0;
S_00000234255c7340 .scope module, "in" "t2fdecoder" 11 13, 12 1 0, S_00000234254a7830;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "val_in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "val_out";
L_0000023425567970 .functor AND 1, L_0000023425617a90, L_0000023425619110, C4<1>, C4<1>;
L_00000234255679e0 .functor AND 1, L_0000023425567970, L_0000023425618a30, C4<1>, C4<1>;
L_00000234255675f0 .functor AND 1, L_0000023425617bd0, L_000002342561a010, C4<1>, C4<1>;
L_0000023425567f90 .functor AND 1, L_00000234255675f0, L_0000023425618a30, C4<1>, C4<1>;
L_0000023425567a50 .functor AND 1, L_0000023425618210, L_0000023425618170, C4<1>, C4<1>;
L_00000234255672e0 .functor AND 1, L_0000023425567a50, L_0000023425618a30, C4<1>, C4<1>;
L_0000023425567740 .functor AND 1, L_00000234256180d0, L_0000023425618490, C4<1>, C4<1>;
L_0000023425567dd0 .functor AND 1, L_0000023425567740, L_0000023425618a30, C4<1>, C4<1>;
v00000234255c1470_0 .net *"_ivl_10", 0 0, L_0000023425567970;  1 drivers
v00000234255c1830_0 .net *"_ivl_12", 0 0, L_00000234255679e0;  1 drivers
v00000234255c1a10_0 .net *"_ivl_17", 0 0, L_0000023425617bd0;  1 drivers
v00000234255c1b50_0 .net *"_ivl_19", 0 0, L_0000023425618990;  1 drivers
v00000234255c1fb0_0 .net *"_ivl_21", 0 0, L_000002342561a010;  1 drivers
v00000234255c1ab0_0 .net *"_ivl_22", 0 0, L_00000234255675f0;  1 drivers
v00000234255c20f0_0 .net *"_ivl_24", 0 0, L_0000023425567f90;  1 drivers
v00000234255c9250_0 .net *"_ivl_29", 0 0, L_00000234256183f0;  1 drivers
v00000234255c9b10_0 .net *"_ivl_3", 0 0, L_0000023425618350;  1 drivers
v00000234255c8350_0 .net *"_ivl_31", 0 0, L_0000023425618210;  1 drivers
v00000234255c91b0_0 .net *"_ivl_33", 0 0, L_0000023425618170;  1 drivers
v00000234255c8c10_0 .net *"_ivl_34", 0 0, L_0000023425567a50;  1 drivers
v00000234255c9110_0 .net *"_ivl_36", 0 0, L_00000234255672e0;  1 drivers
v00000234255c9bb0_0 .net *"_ivl_42", 0 0, L_00000234256180d0;  1 drivers
v00000234255c8030_0 .net *"_ivl_44", 0 0, L_0000023425618490;  1 drivers
v00000234255c9610_0 .net *"_ivl_45", 0 0, L_0000023425567740;  1 drivers
v00000234255c92f0_0 .net *"_ivl_47", 0 0, L_0000023425567dd0;  1 drivers
v00000234255c9930_0 .net *"_ivl_5", 0 0, L_0000023425617a90;  1 drivers
v00000234255c9390_0 .net *"_ivl_7", 0 0, L_0000023425619570;  1 drivers
v00000234255c8cb0_0 .net *"_ivl_9", 0 0, L_0000023425619110;  1 drivers
v00000234255c8b70_0 .net "enable", 0 0, L_0000023425618a30;  1 drivers
v00000234255c96b0_0 .net "val_in", 1 0, L_00000234255cd900;  alias, 1 drivers
v00000234255c8490_0 .net "val_out", 3 0, L_0000023425617b30;  1 drivers
L_0000023425618350 .part L_00000234255cd900, 0, 1;
L_0000023425617a90 .reduce/nor L_0000023425618350;
L_0000023425619570 .part L_00000234255cd900, 1, 1;
L_0000023425619110 .reduce/nor L_0000023425619570;
L_0000023425617bd0 .part L_00000234255cd900, 0, 1;
L_0000023425618990 .part L_00000234255cd900, 1, 1;
L_000002342561a010 .reduce/nor L_0000023425618990;
L_00000234256183f0 .part L_00000234255cd900, 0, 1;
L_0000023425618210 .reduce/nor L_00000234256183f0;
L_0000023425618170 .part L_00000234255cd900, 1, 1;
L_0000023425617b30 .concat8 [ 1 1 1 1], L_00000234255679e0, L_0000023425567f90, L_00000234255672e0, L_0000023425567dd0;
L_00000234256180d0 .part L_00000234255cd900, 0, 1;
L_0000023425618490 .part L_00000234255cd900, 1, 1;
S_00000234255c74d0 .scope module, "out" "t2fdecoder" 11 14, 12 1 0, S_00000234254a7830;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "val_in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "val_out";
L_0000023425567ac0 .functor AND 1, L_0000023425617ef0, L_0000023425617d10, C4<1>, C4<1>;
L_0000023425567430 .functor AND 1, L_0000023425567ac0, L_0000023425619d90, C4<1>, C4<1>;
L_00000234255674a0 .functor AND 1, L_0000023425617db0, L_0000023425618b70, C4<1>, C4<1>;
L_0000023425567660 .functor AND 1, L_00000234255674a0, L_0000023425619d90, C4<1>, C4<1>;
L_0000023425567510 .functor AND 1, L_0000023425617f90, L_00000234256182b0, C4<1>, C4<1>;
L_00000234255676d0 .functor AND 1, L_0000023425567510, L_0000023425619d90, C4<1>, C4<1>;
L_0000023425567e40 .functor AND 1, L_0000023425618fd0, L_0000023425619430, C4<1>, C4<1>;
L_00000234255677b0 .functor AND 1, L_0000023425567e40, L_0000023425619d90, C4<1>, C4<1>;
v00000234255c8e90_0 .net *"_ivl_10", 0 0, L_0000023425567ac0;  1 drivers
v00000234255c99d0_0 .net *"_ivl_12", 0 0, L_0000023425567430;  1 drivers
v00000234255c9d90_0 .net *"_ivl_17", 0 0, L_0000023425617db0;  1 drivers
v00000234255c8fd0_0 .net *"_ivl_19", 0 0, L_0000023425619610;  1 drivers
v00000234255c88f0_0 .net *"_ivl_21", 0 0, L_0000023425618b70;  1 drivers
v00000234255c83f0_0 .net *"_ivl_22", 0 0, L_00000234255674a0;  1 drivers
v00000234255c8710_0 .net *"_ivl_24", 0 0, L_0000023425567660;  1 drivers
v00000234255c9750_0 .net *"_ivl_29", 0 0, L_00000234256196b0;  1 drivers
v00000234255c9a70_0 .net *"_ivl_3", 0 0, L_0000023425619a70;  1 drivers
v00000234255c9430_0 .net *"_ivl_31", 0 0, L_0000023425617f90;  1 drivers
v00000234255c94d0_0 .net *"_ivl_33", 0 0, L_00000234256182b0;  1 drivers
v00000234255c8a30_0 .net *"_ivl_34", 0 0, L_0000023425567510;  1 drivers
v00000234255c9570_0 .net *"_ivl_36", 0 0, L_00000234255676d0;  1 drivers
v00000234255c8530_0 .net *"_ivl_42", 0 0, L_0000023425618fd0;  1 drivers
v00000234255c8d50_0 .net *"_ivl_44", 0 0, L_0000023425619430;  1 drivers
v00000234255c8990_0 .net *"_ivl_45", 0 0, L_0000023425567e40;  1 drivers
v00000234255c87b0_0 .net *"_ivl_47", 0 0, L_00000234255677b0;  1 drivers
v00000234255c80d0_0 .net *"_ivl_5", 0 0, L_0000023425617ef0;  1 drivers
v00000234255c85d0_0 .net *"_ivl_7", 0 0, L_0000023425618d50;  1 drivers
v00000234255c8670_0 .net *"_ivl_9", 0 0, L_0000023425617d10;  1 drivers
v00000234255c9cf0_0 .net "enable", 0 0, L_0000023425619d90;  1 drivers
v00000234255c97f0_0 .net "val_in", 1 0, L_00000234255cee40;  alias, 1 drivers
v00000234255c8850_0 .net "val_out", 3 0, L_000002342561a0b0;  1 drivers
L_0000023425619a70 .part L_00000234255cee40, 0, 1;
L_0000023425617ef0 .reduce/nor L_0000023425619a70;
L_0000023425618d50 .part L_00000234255cee40, 1, 1;
L_0000023425617d10 .reduce/nor L_0000023425618d50;
L_0000023425617db0 .part L_00000234255cee40, 0, 1;
L_0000023425619610 .part L_00000234255cee40, 1, 1;
L_0000023425618b70 .reduce/nor L_0000023425619610;
L_00000234256196b0 .part L_00000234255cee40, 0, 1;
L_0000023425617f90 .reduce/nor L_00000234256196b0;
L_00000234256182b0 .part L_00000234255cee40, 1, 1;
L_000002342561a0b0 .concat8 [ 1 1 1 1], L_0000023425567430, L_0000023425567660, L_00000234255676d0, L_00000234255677b0;
L_0000023425618fd0 .part L_00000234255cee40, 0, 1;
L_0000023425619430 .part L_00000234255cee40, 1, 1;
S_00000234255c7660 .scope module, "dec" "decoder" 8 21, 13 1 0, S_000002342545a330;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ins";
    .port_info 1 /INPUT 1 "dec_data_out";
    .port_info 2 /INPUT 1 "dec_addr_out";
    .port_info 3 /OUTPUT 7 "ins_addr";
    .port_info 4 /OUTPUT 2 "rs";
    .port_info 5 /OUTPUT 2 "rd";
    .port_info 6 /OUTPUT 8 "bus";
P_0000023425542bd0 .param/l "N" 0 13 1, +C4<00000000000000000000000000000111>;
v00000234255c9c50_0 .net *"_ivl_1", 3 0, L_00000234255cd9a0;  1 drivers
L_00000234255cfa18 .functor BUFT 1, C4<0000100>, C4<0>, C4<0>, C4<0>;
v00000234255c9ed0_0 .net/2u *"_ivl_10", 6 0, L_00000234255cfa18;  1 drivers
v00000234255c8170_0 .net *"_ivl_15", 2 0, L_00000234255cebc0;  1 drivers
L_00000234255cfa60 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000234255c8210_0 .net/2u *"_ivl_16", 2 0, L_00000234255cfa60;  1 drivers
v00000234255c82b0_0 .net *"_ivl_18", 0 0, L_00000234255cec60;  1 drivers
v00000234255cd220_0 .net *"_ivl_2", 6 0, L_00000234255ce1c0;  1 drivers
L_00000234255cfaa8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000234255cb4c0_0 .net/2u *"_ivl_20", 1 0, L_00000234255cfaa8;  1 drivers
v00000234255cbec0_0 .net *"_ivl_23", 1 0, L_00000234255ceda0;  1 drivers
v00000234255cd360_0 .net *"_ivl_27", 2 0, L_00000234255ceee0;  1 drivers
L_00000234255cfaf0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000234255cb9c0_0 .net/2u *"_ivl_28", 2 0, L_00000234255cfaf0;  1 drivers
v00000234255cb060_0 .net *"_ivl_30", 0 0, L_00000234255cd860;  1 drivers
L_00000234255cfb38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000234255cd5e0_0 .net/2u *"_ivl_32", 1 0, L_00000234255cfb38;  1 drivers
v00000234255cbf60_0 .net *"_ivl_35", 1 0, L_00000234255cda40;  1 drivers
v00000234255cb740_0 .net *"_ivl_39", 0 0, L_00000234255cdb80;  1 drivers
v00000234255cbe20_0 .net *"_ivl_40", 5 0, L_00000234255cdc20;  1 drivers
v00000234255cd680_0 .net *"_ivl_43", 1 0, L_00000234255cdcc0;  1 drivers
v00000234255cc000_0 .net *"_ivl_47", 0 0, L_00000234255cdea0;  1 drivers
v00000234255ccbe0_0 .net *"_ivl_48", 3 0, L_00000234255cdfe0;  1 drivers
L_00000234255cf988 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000234255cb560_0 .net *"_ivl_5", 2 0, L_00000234255cf988;  1 drivers
v00000234255cc8c0_0 .net *"_ivl_51", 3 0, L_00000234256187b0;  1 drivers
o000002342556fc58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000234255cd720_0 name=_ivl_54
v00000234255cbce0_0 .net *"_ivl_56", 7 0, L_0000023425617c70;  1 drivers
L_00000234255cf9d0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v00000234255cc1e0_0 .net/2u *"_ivl_6", 6 0, L_00000234255cf9d0;  1 drivers
v00000234255cce60_0 .net *"_ivl_8", 6 0, L_00000234255cea80;  1 drivers
v00000234255cc460_0 .net8 "bus", 7 0, RS_000002342556c898;  alias, 11 drivers
v00000234255cd540_0 .net "dec_addr_out", 0 0, L_0000023425619930;  1 drivers
v00000234255cba60_0 .net "dec_data_out", 0 0, L_0000023425618530;  1 drivers
v00000234255cc3c0_0 .net "decoded_address", 7 0, L_0000023425619070;  1 drivers
v00000234255cbb00_0 .net "decoded_data", 7 0, L_00000234255cde00;  1 drivers
v00000234255cb600_0 .net "ins", 7 0, L_00000234255038b0;  alias, 1 drivers
v00000234255cb880_0 .net "ins_addr", 6 0, L_00000234255ceb20;  alias, 1 drivers
v00000234255ccd20_0 .net "rd", 1 0, L_00000234255cd900;  alias, 1 drivers
v00000234255cd0e0_0 .net "rs", 1 0, L_00000234255cee40;  alias, 1 drivers
L_00000234255cd9a0 .part L_00000234255038b0, 4, 4;
L_00000234255ce1c0 .concat [ 4 3 0 0], L_00000234255cd9a0, L_00000234255cf988;
L_00000234255cea80 .arith/sum 7, L_00000234255ce1c0, L_00000234255cf9d0;
L_00000234255ceb20 .arith/mult 7, L_00000234255cea80, L_00000234255cfa18;
L_00000234255cebc0 .part L_00000234255038b0, 5, 3;
L_00000234255cec60 .cmp/eq 3, L_00000234255cebc0, L_00000234255cfa60;
L_00000234255ceda0 .part L_00000234255038b0, 0, 2;
L_00000234255cee40 .functor MUXZ 2, L_00000234255ceda0, L_00000234255cfaa8, L_00000234255cec60, C4<>;
L_00000234255ceee0 .part L_00000234255038b0, 5, 3;
L_00000234255cd860 .cmp/eq 3, L_00000234255ceee0, L_00000234255cfaf0;
L_00000234255cda40 .part L_00000234255038b0, 2, 2;
L_00000234255cd900 .functor MUXZ 2, L_00000234255cda40, L_00000234255cfb38, L_00000234255cd860, C4<>;
L_00000234255cdb80 .part L_00000234255038b0, 1, 1;
LS_00000234255cdc20_0_0 .concat [ 1 1 1 1], L_00000234255cdb80, L_00000234255cdb80, L_00000234255cdb80, L_00000234255cdb80;
LS_00000234255cdc20_0_4 .concat [ 1 1 0 0], L_00000234255cdb80, L_00000234255cdb80;
L_00000234255cdc20 .concat [ 4 2 0 0], LS_00000234255cdc20_0_0, LS_00000234255cdc20_0_4;
L_00000234255cdcc0 .part L_00000234255038b0, 0, 2;
L_00000234255cde00 .concat [ 2 6 0 0], L_00000234255cdcc0, L_00000234255cdc20;
L_00000234255cdea0 .part L_00000234255038b0, 3, 1;
L_00000234255cdfe0 .concat [ 1 1 1 1], L_00000234255cdea0, L_00000234255cdea0, L_00000234255cdea0, L_00000234255cdea0;
L_00000234256187b0 .part L_00000234255038b0, 0, 4;
L_0000023425619070 .concat [ 4 4 0 0], L_00000234256187b0, L_00000234255cdfe0;
L_0000023425617c70 .functor MUXZ 8, o000002342556fc58, L_0000023425619070, L_0000023425619930, C4<>;
L_0000023425619f70 .functor MUXZ 8, L_0000023425617c70, L_00000234255cde00, L_0000023425618530, C4<>;
S_00000234255c77f0 .scope module, "nag" "NAG" 8 22, 14 1 0, S_000002342545a330;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "CAR";
    .port_info 1 /INPUT 7 "decoder";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "select_decoder";
    .port_info 4 /OUTPUT 7 "next_addr";
P_00000234255428d0 .param/l "N" 0 14 1, +C4<00000000000000000000000000000111>;
v00000234255cd2c0_0 .net "CAR", 6 0, v00000234255c10b0_0;  alias, 1 drivers
L_00000234255cfb80 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000234255cc280_0 .net/2u *"_ivl_0", 6 0, L_00000234255cfb80;  1 drivers
L_00000234255cfbc8 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v00000234255cb240_0 .net/2u *"_ivl_2", 6 0, L_00000234255cfbc8;  1 drivers
v00000234255cc960_0 .net *"_ivl_4", 6 0, L_0000023425619ed0;  1 drivers
v00000234255ccc80_0 .net *"_ivl_6", 6 0, L_0000023425618df0;  1 drivers
v00000234255cc5a0_0 .net "decoder", 6 0, L_00000234255ceb20;  alias, 1 drivers
v00000234255cbba0_0 .net "next_addr", 6 0, L_0000023425618e90;  alias, 1 drivers
v00000234255cb7e0_0 .net "reset", 0 0, L_0000023425619e30;  1 drivers
v00000234255cc0a0_0 .net "select_decoder", 0 0, L_0000023425619cf0;  1 drivers
L_0000023425619ed0 .arith/sum 7, v00000234255c10b0_0, L_00000234255cfbc8;
L_0000023425618df0 .functor MUXZ 7, L_0000023425619ed0, L_00000234255ceb20, L_0000023425619cf0, C4<>;
L_0000023425618e90 .functor MUXZ 7, L_0000023425618df0, L_00000234255cfb80, L_0000023425619e30, C4<>;
S_00000234255c71b0 .scope module, "store" "control_store" 8 24, 15 1 0, S_000002342545a330;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "CAR";
    .port_info 1 /OUTPUT 22 "CBR";
P_00000234255cf010 .param/l "IR_in" 0 15 9, +C4<00000000000000000000000000001110>;
P_00000234255cf048 .param/l "IR_out" 0 15 9, +C4<00000000000000000000000000001111>;
P_00000234255cf080 .param/l "MAR_in" 0 15 9, +C4<00000000000000000000000000001100>;
P_00000234255cf0b8 .param/l "MBR_out" 0 15 9, +C4<00000000000000000000000000001101>;
P_00000234255cf0f0 .param/l "N" 0 15 1, +C4<00000000000000000000000000000111>;
P_00000234255cf128 .param/l "WMFC" 0 15 8, +C4<00000000000000000000000000001000>;
P_00000234255cf160 .param/l "add" 0 15 7, +C4<00000000000000000000000000000000>;
P_00000234255cf198 .param/l "andd" 0 15 7, +C4<00000000000000000000000000000100>;
P_00000234255cf1d0 .param/l "andd_imm" 0 15 11, +C4<00000000000000000000000000001111>;
P_00000234255cf208 .param/l "andd_r" 0 15 11, +C4<00000000000000000000000000000111>;
P_00000234255cf240 .param/l "comp" 0 15 7, +C4<00000000000000000000000000000001>;
P_00000234255cf278 .param/l "comp_imm" 0 15 11, +C4<00000000000000000000000000010000>;
P_00000234255cf2b0 .param/l "comp_r" 0 15 11, +C4<00000000000000000000000000001000>;
P_00000234255cf2e8 .param/l "dec_addr_out" 0 15 9, +C4<00000000000000000000000000010010>;
P_00000234255cf320 .param/l "dec_data_out" 0 15 9, +C4<00000000000000000000000000010001>;
P_00000234255cf358 .param/l "endd" 0 15 9, +C4<000000000000000000000000000010101>;
P_00000234255cf390 .param/l "fetch" 0 15 11, +C4<00000000000000000000000000000000>;
P_00000234255cf3c8 .param/l "flag_out" 0 15 9, +C4<00000000000000000000000000010100>;
P_00000234255cf400 .param/l "increment" 0 15 8, +C4<00000000000000000000000000000111>;
P_00000234255cf438 .param/l "load" 0 15 11, +C4<00000000000000000000000000000001>;
P_00000234255cf470 .param/l "move_immediate" 0 15 11, +C4<00000000000000000000000000000011>;
P_00000234255cf4a8 .param/l "move_register" 0 15 11, +C4<00000000000000000000000000000100>;
P_00000234255cf4e0 .param/l "n" 0 15 5, +C4<00000000000000000000000000000100>;
P_00000234255cf518 .param/l "orr" 0 15 7, +C4<00000000000000000000000000000101>;
P_00000234255cf550 .param/l "orr_imm" 0 15 11, +C4<00000000000000000000000000001010>;
P_00000234255cf588 .param/l "orr_r" 0 15 11, +C4<00000000000000000000000000001001>;
P_00000234255cf5c0 .param/l "pN" 0 15 1, +C4<00000000000000000000000010000000>;
P_00000234255cf5f8 .param/l "pc_out" 0 15 8, +C4<00000000000000000000000000000110>;
P_00000234255cf630 .param/l "r_in" 0 15 9, +C4<00000000000000000000000000001010>;
P_00000234255cf668 .param/l "r_out" 0 15 9, +C4<00000000000000000000000000001011>;
P_00000234255cf6a0 .param/l "rnw" 0 15 8, +C4<00000000000000000000000000001001>;
P_00000234255cf6d8 .param/l "select_decoder" 0 15 9, +C4<00000000000000000000000000010000>;
P_00000234255cf710 .param/l "store" 0 15 11, +C4<00000000000000000000000000000010>;
P_00000234255cf748 .param/l "sub" 0 15 7, +C4<00000000000000000000000000000010>;
P_00000234255cf780 .param/l "sub_imm" 0 15 11, +C4<00000000000000000000000000001110>;
P_00000234255cf7b8 .param/l "sub_r" 0 15 11, +C4<00000000000000000000000000000110>;
P_00000234255cf7f0 .param/l "sum_imm" 0 15 11, +C4<00000000000000000000000000001101>;
P_00000234255cf828 .param/l "sum_r" 0 15 11, +C4<00000000000000000000000000000101>;
P_00000234255cf860 .param/l "sz" 0 15 1, +C4<00000000000000000000000000010110>;
P_00000234255cf898 .param/l "xorr" 0 15 7, +C4<00000000000000000000000000000011>;
P_00000234255cf8d0 .param/l "xorr_imm" 0 15 11, +C4<00000000000000000000000000001100>;
P_00000234255cf908 .param/l "xorr_r" 0 15 11, +C4<00000000000000000000000000001011>;
P_00000234255cf940 .param/l "z_out" 0 15 9, +C4<00000000000000000000000000010011>;
L_0000023425567c10 .functor BUFZ 22, L_0000023425618850, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v00000234255ccdc0_0 .net "CAR", 6 0, v00000234255c10b0_0;  alias, 1 drivers
v00000234255cc140_0 .net "CBR", 21 0, L_0000023425567c10;  alias, 1 drivers
v00000234255ccf00_0 .net *"_ivl_0", 21 0, L_0000023425618850;  1 drivers
v00000234255cb2e0_0 .net *"_ivl_2", 8 0, L_00000234256179f0;  1 drivers
L_00000234255cfc10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000234255ccfa0_0 .net *"_ivl_5", 1 0, L_00000234255cfc10;  1 drivers
v00000234255cb920_0 .var/i "i", 31 0;
v00000234255cb1a0 .array "ins_mem", 0 127, 21 0;
L_0000023425618850 .array/port v00000234255cb1a0, L_00000234256179f0;
L_00000234256179f0 .concat [ 7 2 0 0], v00000234255c10b0_0, L_00000234255cfc10;
S_00000234255c7980 .scope module, "program_counter" "pc" 3 19, 16 1 0, S_00000234254c1770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "increment";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "pc_out";
    .port_info 3 /OUTPUT 8 "bus";
v00000234255cc820_0 .net "CLK", 0 0, L_00000234256194d0;  alias, 1 drivers
o00000234255704c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000234255ccaa0_0 name=_ivl_0
v00000234255ccb40_0 .var "addr_in", 7 0;
v00000234255ce120_0 .var "addr_out", 7 0;
v00000234255ce260_0 .net8 "bus", 7 0, RS_000002342556c898;  alias, 11 drivers
v00000234255ce9e0_0 .net "increment", 0 0, L_00000234255cdae0;  1 drivers
v00000234255cdf40_0 .net "pc_out", 0 0, L_00000234255ce8a0;  1 drivers
L_00000234255ce800 .functor MUXZ 8, o00000234255704c8, v00000234255ce120_0, L_00000234255ce8a0, C4<>;
    .scope S_00000234255c7980;
T_0 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v00000234255ccb40_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v00000234255ce120_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_00000234255c7980;
T_1 ;
    %wait E_0000023425541710;
    %load/vec4 v00000234255ce9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000234255ce120_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000234255ccb40_0, 0;
T_1.0 ;
    %load/vec4 v00000234255ccb40_0;
    %assign/vec4 v00000234255ce120_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000234254a7510;
T_2 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000234255c10b0_0, 0, 7;
    %end;
    .thread T_2;
    .scope S_00000234254a7510;
T_3 ;
    %wait E_0000023425541710;
    %load/vec4 v00000234255c1010_0;
    %assign/vec4 v00000234255c10b0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000234255c71b0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000234255cb920_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000234255cb920_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 4, v00000234255cb920_0;
    %store/vec4a v00000234255cb1a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000234255cb920_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000234255cb920_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_00000234255c71b0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 12, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 9, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 13, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 14, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %end;
    .thread T_5;
    .scope S_00000234255c71b0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 18, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 12, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 9, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 13, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %end;
    .thread T_6;
    .scope S_00000234255c71b0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 18, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 12, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 9, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %end;
    .thread T_7;
    .scope S_00000234255c71b0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 17, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %end;
    .thread T_8;
    .scope S_00000234255c71b0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %end;
    .thread T_9;
    .scope S_00000234255c71b0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %end;
    .thread T_10;
    .scope S_00000234255c71b0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 17, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %end;
    .thread T_11;
    .scope S_00000234255c71b0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %end;
    .thread T_12;
    .scope S_00000234255c71b0;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 17, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %end;
    .thread T_13;
    .scope S_00000234255c71b0;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 4, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %end;
    .thread T_14;
    .scope S_00000234255c71b0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 17, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 4, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %end;
    .thread T_15;
    .scope S_00000234255c71b0;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 5, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %end;
    .thread T_16;
    .scope S_00000234255c71b0;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 17, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 5, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %end;
    .thread T_17;
    .scope S_00000234255c71b0;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %end;
    .thread T_18;
    .scope S_00000234255c71b0;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 17, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %end;
    .thread T_19;
    .scope S_00000234255c71b0;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %end;
    .thread T_20;
    .scope S_00000234255c71b0;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 17, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000234255cb1a0, 4, 5;
    %end;
    .thread T_21;
    .scope S_00000234254a76a0;
T_22 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v00000234255c1150_0, 0, 22;
    %end;
    .thread T_22;
    .scope S_00000234254a76a0;
T_23 ;
    %wait E_0000023425541fd0;
    %load/vec4 v00000234255c1330_0;
    %store/vec4 v00000234255c1150_0, 0, 22;
    %jmp T_23;
    .thread T_23;
    .scope S_000002342545a330;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000234255cb380_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0000023425469b80;
T_25 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000234255bd590_0, 0, 8;
    %end;
    .thread T_25;
    .scope S_0000023425469b80;
T_26 ;
    %wait E_0000023425541710;
    %load/vec4 v00000234255be350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v00000234255bdef0_0;
    %store/vec4 v00000234255bd590_0, 0, 8;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000023425469d10;
T_27 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000234255bccd0_0, 0, 8;
    %end;
    .thread T_27;
    .scope S_0000023425469d10;
T_28 ;
    %wait E_0000023425541710;
    %load/vec4 v00000234255bce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v00000234255bd090_0;
    %store/vec4 v00000234255bccd0_0, 0, 8;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00000234254b2480;
T_29 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000234255bd4f0_0, 0, 8;
    %end;
    .thread T_29;
    .scope S_00000234254b2480;
T_30 ;
    %wait E_0000023425541710;
    %load/vec4 v00000234255bd130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v00000234255be710_0;
    %store/vec4 v00000234255bd4f0_0, 0, 8;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000023425469ea0;
T_31 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000234255bd1d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000234255be670_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0000023425469ea0;
T_32 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000234255be0d0, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000234255be0d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000234255be0d0, 4, 0;
    %pushi/vec4 121, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000234255be0d0, 4, 0;
    %pushi/vec4 250, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000234255be0d0, 4, 0;
    %pushi/vec4 105, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000234255be0d0, 4, 0;
    %pushi/vec4 235, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000234255be0d0, 4, 0;
    %pushi/vec4 137, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000234255be0d0, 4, 0;
    %pushi/vec4 153, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000234255be0d0, 4, 0;
    %pushi/vec4 169, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000234255be0d0, 4, 0;
    %pushi/vec4 187, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000234255be0d0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000234255be0d0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000234255be0d0, 4, 0;
    %end;
    .thread T_32;
    .scope S_0000023425469ea0;
T_33 ;
    %wait E_0000023425541390;
    %load/vec4 v00000234255bd270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v00000234255bdc70_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000234255be0d0, 4;
    %store/vec4 v00000234255bd1d0_0, 0, 8;
T_33.0 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000234255be670_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0000023425469ea0;
T_34 ;
    %wait E_0000023425541710;
    %load/vec4 v00000234255be030_0;
    %load/vec4 v00000234255bd270_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v00000234255bdf90_0;
    %load/vec4 v00000234255bdc70_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v00000234255be0d0, 4, 0;
T_34.0 ;
    %load/vec4 v00000234255be030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000234255be670_0, 0, 1;
T_34.2 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000023425469ea0;
T_35 ;
    %wait E_00000234255413d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000234255be670_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_00000234254c1900;
T_36 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023425550610_0, 0, 8;
    %end;
    .thread T_36;
    .scope S_00000234254c1900;
T_37 ;
    %wait E_0000023425541710;
    %load/vec4 v0000023425551290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0000023425550250_0;
    %store/vec4 v0000023425550610_0, 0, 8;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_00000234254c1a90;
T_38 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000234254feee0_0, 0, 8;
    %end;
    .thread T_38;
    .scope S_00000234254c1a90;
T_39 ;
    %wait E_0000023425541710;
    %load/vec4 v0000023425500560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v00000234255518d0_0;
    %store/vec4 v00000234254feee0_0, 0, 8;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_00000234254b2160;
T_40 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000234254ff840_0, 0, 8;
    %end;
    .thread T_40;
    .scope S_00000234254b2160;
T_41 ;
    %wait E_0000023425541710;
    %load/vec4 v00000234254ff340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v00000234255002e0_0;
    %store/vec4 v00000234254ff840_0, 0, 8;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_00000234254b22f0;
T_42 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000234255bcaf0_0, 0, 8;
    %end;
    .thread T_42;
    .scope S_00000234254b22f0;
T_43 ;
    %wait E_0000023425541710;
    %load/vec4 v00000234254734d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v00000234254d9030_0;
    %store/vec4 v00000234255bcaf0_0, 0, 8;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000002342545be00;
T_44 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000234255bd450_0, 0, 8;
    %end;
    .thread T_44;
    .scope S_000002342545be00;
T_45 ;
    %wait E_0000023425541710;
    %load/vec4 v00000234255bd810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v00000234255bd3b0_0;
    %store/vec4 v00000234255bd450_0, 0, 8;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_000002342545bf90;
T_46 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000234255bde50_0, 0, 8;
    %end;
    .thread T_46;
    .scope S_000002342545bf90;
T_47 ;
    %wait E_0000023425541710;
    %load/vec4 v00000234255be2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v00000234255be210_0;
    %store/vec4 v00000234255bde50_0, 0, 8;
T_47.0 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000002342550edb0;
T_48 ;
    %vpi_call 2 8 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars" {0 0 0};
    %end;
    .thread T_48;
    .scope S_000002342550edb0;
T_49 ;
    %delay 1000, 0;
    %vpi_call 2 12 "$finish" {0 0 0};
    %end;
    .thread T_49;
    .scope S_000002342550edb0;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000234255ce440_0, 0, 1;
    %delay 5, 0;
T_50.0 ;
    %delay 5, 0;
    %load/vec4 v00000234255ce440_0;
    %inv;
    %store/vec4 v00000234255ce440_0, 0, 1;
    %jmp T_50.0;
    %end;
    .thread T_50;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "testbench.v";
    "start.v";
    "register_2.v";
    "register.v";
    "ram.v";
    "ALU.v";
    "cu.v";
    "CAR.v";
    "CBR.v";
    "control_signal_decoder.v";
    "t2fdecoder.v";
    "decoder.v";
    "NAG.v";
    "control_store.v";
    "pc.v";
