@article{journals/cal/MilenkovicM03,
  title = {Stream-Based Trace Compression},
  year = {2003},
  volume = {2},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2003.7},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2003.7},
  author = {Aleksandar Milenkovic and Milena Milenkovic}
}
@article{journals/cal/DebCG12,
  title = {A HW/SW Co-designed Programmable Functional Unit},
  pages = {9-12},
  year = {2012},
  volume = {11},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2011.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.23},
  author = {Abhishek Deb and Josep M. Codina and Antonio González 0001}
}
@article{journals/cal/Citron04,
  title = {Exploiting Low Entropy to Reduce Wire Delay},
  year = {2004},
  volume = {3},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2004.7},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2004.7},
  author = {Daniel Citron}
}
@article{journals/cal/GibertMMC15,
  title = {Profiling Support for Runtime Managed Code: Next Generation Performance Monitoring Units},
  pages = {62-65},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/LCA.2014.2321398},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2321398},
  author = {Enric Gibert and Raúl Martínez and Carlos Madriles and Josep M. Codina}
}
@article{journals/cal/RodopoulosCS15,
  title = {Tackling Performance Variability Due to RAS Mechanisms with PID-Controlled DVFS},
  pages = {156-159},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/LCA.2014.2385713},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2385713},
  author = {Dimitrios Rodopoulos and Francky Catthoor and Dimitrios Soudris}
}
@article{journals/cal/MittalV15,
  title = {AYUSH: A Technique for Extending Lifetime of SRAM-NVM Hybrid Caches},
  pages = {115-118},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/LCA.2014.2355193},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2355193},
  author = {Sparsh Mittal and Jeffrey S. Vetter}
}
@article{journals/cal/0020V15,
  title = {A Hardware-Software Cooperative Approach for Application Energy Profiling},
  pages = {5-8},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/LCA.2014.2323711},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2323711},
  author = {Jie Chen 0020 and Guru Venkataramani}
}
@article{journals/cal/BiswasREM07,
  title = {Computing Accurate AVFs using ACE Analysis on Performance Models: A Rebuttal},
  pages = {21-24},
  year = {2008},
  volume = {7},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2007.19},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.19},
  author = {Arijit Biswas and Paul Racunas and Joel S. Emer and Shubhendu S. Mukherjee}
}
@article{journals/cal/MoradWKVA06,
  title = {Performance, power efficiency and scalability of asymmetric cluster chip multiprocessors},
  pages = {14-17},
  year = {2006},
  volume = {5},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2006.6},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2006.6},
  author = {Tomer Y. Morad and Uri C. Weiser and A. Kolodnyt and Mateo Valero and Eduard Ayguadé}
}
@article{journals/cal/JooP13,
  title = {A Hybrid PRAM and STT-RAM Cache Architecture for Extending the Lifetime of PRAM Caches},
  pages = {55-58},
  year = {2013},
  volume = {12},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2012.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.24},
  author = {Yongsoo Joo and Sangsoo Park}
}
@article{journals/cal/WingbermuehleCC14,
  title = {Optimization of Application-Specific Memories},
  pages = {45-48},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2013.7},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.7},
  author = {Joseph G. Wingbermuehle and Ron K. Cytron and Roger D. Chamberlain}
}
@article{journals/cal/JianSD013,
  title = {High Performance, Energy Efficient Chipkill Correct Memory with Multidimensional Parity},
  pages = {39-42},
  year = {2013},
  volume = {12},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2012.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.21},
  author = {Xun Jian and John Sartori and Henry Duwe and Rakesh Kumar 0002}
}
@article{journals/cal/KimG10,
  title = {Leveraging Unused Cache Block Words to Reduce Power in CMP Interconnect},
  pages = {33-36},
  year = {2010},
  volume = {9},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2010.9},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2010.9},
  author = {Hyungjun Kim and Paul V. Gratz}
}
@article{journals/cal/KrimerPEC10,
  title = {Synctium: a Near-Threshold Stream Processor for Energy-Constrained Parallel Applications},
  pages = {21-24},
  year = {2010},
  volume = {9},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2010.5},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2010.5},
  author = {Evgeni Krimer and Robert Pawlowski and Mattan Erez and Patrick Chiang}
}
@article{journals/cal/PowerHOHW15,
  title = {gem5-gpu: A Heterogeneous CPU-GPU Simulator},
  pages = {34-36},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/LCA.2014.2299539},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2299539},
  author = {Jason Power and Joel Hestness and Marc S. Orr and Mark D. Hill and David A. Wood}
}
@article{journals/cal/LiZSDS08,
  title = {Transaction-Aware Network-on-Chip Resource Reservation},
  pages = {53-56},
  year = {2008},
  volume = {7},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2008.9},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2008.9},
  author = {Zheng Li and Changyun Zhu and Li Shang and Robert P. Dick and Yihe Sun}
}
@article{journals/cal/CarlsonNHH15,
  title = {Epoch Profiles: Microarchitecture-Based Application Analysis and Optimization},
  pages = {30-33},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/LCA.2014.2329873},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2329873},
  author = {Trevor E. Carlson and Siddharth Nilakantan and Mark Hempstead and Wim Heirman}
}
@article{journals/cal/SendagYC07,
  title = {Branch Misprediction Prediction: Complementary Branch Predictors},
  pages = {49-52},
  year = {2007},
  volume = {6},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2007.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.13},
  author = {Resit Sendag and Joshua J. Yi and Peng-fei Chuang}
}
@article{journals/cal/ManatungaLK15,
  title = {Hardware Support for Safe Execution of Native Client Applications},
  pages = {37-40},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/LCA.2014.2309601},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2309601},
  author = {Dilan Manatunga and Joo Hwan Lee and Hyesoon Kim}
}
@article{journals/cal/YavitsMG14,
  title = {Cache Hierarchy Optimization},
  pages = {69-72},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2013.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.18},
  author = {Leonid Yavits and Amir Morad and Ran Ginosar}
}
@article{journals/cal/0020VP12,
  title = {The Need for Power Debugging in the Multi-Core Environment},
  pages = {57-60},
  year = {2012},
  volume = {11},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2012.1},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.1},
  author = {Jie Chen 0020 and Guru Venkataramani and Gabriel Parmer}
}
@article{journals/cal/LiuJMACV14,
  title = {Per-task Energy Accounting in Computing Systems},
  pages = {85-88},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2013.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.24},
  author = {Qixiao Liu and Víctor Jiménez and Miquel Moretó and Jaume Abella and Francisco J. Cazorla and Mateo Valero}
}
@article{journals/cal/MahmoodiLAAHLT14,
  title = {Resistive Computation: A Critique},
  pages = {89-92},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2013.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.23},
  author = {Hamid Mahmoodi and Sridevi Srinivasan Lakshmipuram and Manish Arora and Yashar Asgarieh and Houman Homayoun and Bill Lin and Dean M. Tullsen}
}
@article{journals/cal/SethumadhavanRT12,
  title = {A Case for Hybrid Discrete-Continuous Architectures},
  pages = {1-4},
  year = {2012},
  volume = {11},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2011.22},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.22},
  author = {Simha Sethumadhavan and Ryan Roberts and Yannis P. Tsividis}
}
@article{journals/cal/Skadron10,
  title = {Editorial: Letter from the Editor-in-Chief},
  pages = {37-44},
  year = {2010},
  volume = {9},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2010.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2010.27},
  author = {Kevin Skadron}
}
@article{journals/cal/ShoaibW15,
  title = {LogCA: A Performance Model for Hardware Accelerators},
  pages = {132-135},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/LCA.2014.2360182},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2360182},
  author = {Muhammad Shoaib and David A. Wood}
}
@article{journals/cal/BlemEASB13,
  title = {Multicore Model from Abstract Single Core Inputs},
  pages = {59-62},
  year = {2013},
  volume = {12},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2012.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.27},
  author = {Emily R. Blem and Hadi Esmaeilzadeh and Renée St. Amant and Karthikeyan Sankaralingam and Doug Burger}
}
@article{journals/cal/AhnLSJ09,
  title = {Multicore DIMM: an Energy Efficient Memory Module with Independently Controlled DRAMs},
  pages = {5-8},
  year = {2009},
  volume = {8},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2008.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2008.13},
  author = {Jung Ho Ahn and Jacob Leverich and Robert S. Schreiber and Norman P. Jouppi}
}
@article{journals/cal/ShimLKD14,
  title = {Thread Migration Prediction for Distributed Shared Caches},
  pages = {53-56},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2012.30},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.30},
  author = {Keun Sup Shim and Mieszko Lis and Omer Khan and Srinivas Devadas}
}
@article{journals/cal/BaldassinKAAC09,
  title = {Characterizing the Energy Consumption of Software Transactional Memory},
  pages = {56-59},
  year = {2009},
  volume = {8},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2009.47},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2009.47},
  author = {Alexandro Baldassin and Felipe Klein and Guido Araujo and Rodolfo Azevedo and Paulo Centoducatte}
}
@article{journals/cal/SeoMLS15,
  title = {DRACO: A Deduplicating FTL for Tangible Extra Capacity},
  pages = {123-126},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/LCA.2014.2350984},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2350984},
  author = {Bon-Keun Seo and Seungryoul Maeng and Joonwon Lee and Euiseong Seo}
}
@article{journals/cal/WangJFH11,
  title = {GCMS: A Global Contention Management Scheme in Hardware Transactional Memory},
  pages = {24-27},
  year = {2011},
  volume = {10},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2011.6},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.6},
  author = {Xiaoqun Wang and Zhen Ji and Chen Fu and Ming Hu}
}
@article{journals/cal/RamanujamL09,
  title = {Weighted Random Routing on Torus Networks},
  pages = {1-4},
  year = {2009},
  volume = {8},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2008.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2008.14},
  author = {Rohit Sunkam Ramanujam and Bill Lin}
}
@article{journals/cal/RotemB14,
  title = {Block Unification IF-conversion for High Performance Architectures},
  pages = {17-20},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2012.28},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.28},
  author = {Nadav Rotem and Yosi Ben-Asher}
}
@article{journals/cal/ArelakisS14,
  title = {A Case for a Value-Aware Cache},
  pages = {1-4},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2012.31},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.31},
  author = {Angelos Arelakis and Per Stenström}
}
@article{journals/cal/TowlesD02,
  title = {Worst-case Traffic for Oblivious Routing Functions},
  year = {2002},
  volume = {1},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2002.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2002.12},
  author = {Brian Towles and William J. Dally}
}
@article{journals/cal/Black-SchafferBDPP08,
  title = {Hierarchical Instruction Register Organization},
  pages = {41-44},
  year = {2008},
  volume = {7},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2008.7},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2008.7},
  author = {David Black-Schaffer and James D. Balfour and William J. Dally and Vishal Parikh and JongSoo Park}
}
@article{journals/cal/PriceV06,
  title = {A Case for Compressing Traces with BDDs},
  year = {2006},
  volume = {5},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2006.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2006.17},
  author = {Graham D. Price and Manish Vachharajani}
}
@article{journals/cal/LyonsWB13,
  title = {Shrink-Fit: A Framework for Flexible Accelerator Sizing},
  pages = {17-20},
  year = {2013},
  volume = {12},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2012.7},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.7},
  author = {Michael J. Lyons and Gu-Yeon Wei and David M. Brooks}
}
@article{journals/cal/SrinivasanCL06,
  title = {Performance modeling using Monte Carlo simulation},
  pages = {38-41},
  year = {2006},
  volume = {5},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2006.10},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2006.10},
  author = {Ram Srinivasan and Jeanine Cook and Olaf M. Lubeck}
}
@article{journals/cal/FangHLLLDM10,
  title = {Boomerang: Reducing Power Consumption of Response Packets in NoCs with Minimal Performance Impact},
  pages = {49-52},
  year = {2010},
  volume = {9},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2010.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2010.15},
  author = {Zhen Fang and Erik G. Hallnor and Bin Li and Mike Leddige and Seung Eun Lee and Donglai Dai and Srihari Makineni}
}
@article{journals/cal/PandaGJ12,
  title = {B-Fetch: Branch Prediction Directed Prefetching for In-Order Processors},
  pages = {41-44},
  year = {2012},
  volume = {11},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2011.33},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.33},
  author = {Reena Panda and Paul V. Gratz and Daniel A. Jiménez}
}
@article{journals/cal/YazdanshenasPFP14,
  title = {Coding Last Level STT-RAM Cache for High Endurance and Low Power},
  pages = {73-76},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2013.8},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.8},
  author = {Sadegh Yazdanshenas and Marzieh Ranjbar Pirbasti and Mahdi Fazeli and Ahmad Patooghy}
}
@article{journals/cal/AlvarezCSV02,
  title = {Initial Results on Fuzzy Floating Point Computation for Multimedia Processors},
  year = {2002},
  volume = {1},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2002.6},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2002.6},
  author = {Carlos Álvarez and Jesús Corbal and Esther Salamí and Mateo Valero}
}
@article{journals/cal/ChenGYBL14,
  title = {A Power Efficient and Compact Optical Interconnect for Network-on-Chip},
  pages = {5-8},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2013.5},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.5},
  author = {Zheng Chen and Huaxi Gu and Yintang Yang and Luying Bai and Hui Li}
}
@article{journals/cal/PiscitelliP12,
  title = {A High-Level Power Model for MPSoC on FPGA},
  pages = {13-16},
  year = {2012},
  volume = {11},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2011.24},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.24},
  author = {Roberta Piscitelli and Andy D. Pimentel}
}
@article{journals/cal/Skadron09,
  title = {Letter from the Editor},
  pages = {39},
  year = {2009},
  volume = {8},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2009.61},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2009.61},
  author = {Kevin Skadron}
}
@article{journals/cal/HollowayS04,
  title = {Characterization of Problem Stores},
  year = {2004},
  volume = {3},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2004.4},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2004.4},
  author = {Allison L. Holloway and Gurindar S. Sohi}
}
@article{journals/cal/MezaCYMR12,
  title = {Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management},
  pages = {61-64},
  year = {2012},
  volume = {11},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2012.2},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.2},
  author = {Justin Meza and Jichuan Chang and HanBin Yoon and Onur Mutlu and Parthasarathy Ranganathan}
}
@article{journals/cal/Seznec10,
  title = {A Phase Change Memory as a Secure Main Memory},
  pages = {5-8},
  year = {2010},
  volume = {9},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2010.2},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2010.2},
  author = {André Seznec}
}
@article{journals/cal/ChoiZYY11,
  title = {Experience with Improving Distributed Shared Cache Performance on Tilera's Tile Processor},
  pages = {45-48},
  year = {2011},
  volume = {10},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2011.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.18},
  author = {Inseok Choi and Minshu Zhao and Xu Yang and Donald Yeung}
}
@article{journals/cal/GomezDFLRNLS04,
  title = {An Efficient Fault-Tolerant Routing Methodology for Meshes and Tori},
  year = {2004},
  volume = {3},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2004.1},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2004.1},
  author = {María Engracia Gómez and José Duato and Jose Flich and Pedro López and Antonio Robles and Nils Agne Nordbotten and Olav Lysne and Tor Skeie}
}
@article{journals/cal/PrietoPG11,
  title = {Multilevel Cache Modeling for Chip-Multiprocessor Systems},
  pages = {49-52},
  year = {2011},
  volume = {10},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2011.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.20},
  author = {Pablo Prieto and Valentin Puente and José-Ángel Gregorio}
}
@article{journals/cal/BalfourDBPP07,
  title = {An Energy-Efficient Processor Architecture for Embedded Systems},
  pages = {29-32},
  year = {2008},
  volume = {7},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2008.1},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2008.1},
  author = {James D. Balfour and William J. Dally and David Black-Schaffer and Vishal Parikh and JongSoo Park}
}
@article{journals/cal/HoSUS11,
  title = {Exploring the Interaction Between Device Lifetime Reliability and Security Vulnerabilities},
  pages = {37-40},
  year = {2011},
  volume = {10},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2011.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.16},
  author = {Chen-Han Ho and Garret Staus and Aaron Ullmer and Karu Sakaralingam}
}
@article{journals/cal/XiaoYZ15,
  title = {A Sufficient Condition for Deadlock-Free Adaptive Routing in Mesh Networks},
  pages = {111-114},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/LCA.2014.2363829},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2363829},
  author = {Canwen Xiao and Yue Yang and Jianwen Zhu}
}
@article{journals/cal/Kai0L13,
  title = {GreenRouter: Reducing Power by Innovating Router's Architecture},
  pages = {51-54},
  year = {2013},
  volume = {12},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2012.23},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.23},
  author = {Yi Kai and Yi Wang 0004 and Bin Liu 0001}
}
@article{journals/cal/CristalMLV03,
  title = {A Case for Resource-conscious Out-of-order Processors},
  year = {2003},
  volume = {2},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2003.4},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2003.4},
  author = {Adrián Cristal and José F. Martínez and Josep Llosa and Mateo Valero}
}
@article{journals/cal/AhnD06,
  title = {Data parallel address architecture},
  pages = {30-33},
  year = {2006},
  volume = {5},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2006.4},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2006.4},
  author = {Jung Ho Ahn and William J. Dally}
}
@article{journals/cal/Martinez13a,
  title = {Editorial},
  pages = {37-38},
  year = {2013},
  volume = {12},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2013.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.32},
  author = {Jose F. Martinez}
}
@article{journals/cal/XuWGLQ14,
  title = {Software Transactional Memory for GPU Architectures},
  pages = {49-52},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2013.4},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.4},
  author = {Yunlong Xu and Rui Wang 0014 and Nilanjan Goswami and Tao Li and Depei Qian}
}
@article{journals/cal/WuKE12,
  title = {Cache Impacts of Datatype Acceleration},
  pages = {21-24},
  year = {2012},
  volume = {11},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2011.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.25},
  author = {Lisa Wu and Martha A. Kim and Stephen A. Edwards}
}
@article{journals/cal/JergerLP07,
  title = {Circuit-Switched Coherence},
  pages = {5-8},
  year = {2007},
  volume = {6},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2007.2},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.2},
  author = {Natalie D. Enright Jerger and Mikko H. Lipasti and Li-Shiuan Peh}
}
@article{journals/cal/MutluKSP05,
  title = {On Reusing the Results of Pre-Executed Instructions in a Runahead Execution Processor},
  pages = {2},
  year = {2005},
  volume = {4},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2005.1},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2005.1},
  author = {Onur Mutlu and Hyesoon Kim and Jared Stark and Yale N. Patt}
}
@article{journals/cal/HoangBLZDJ10,
  title = {A Case for Alternative Nested Paging Models for Virtualized Systems},
  pages = {17-20},
  year = {2010},
  volume = {9},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2010.6},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2010.6},
  author = {Giang Hoang and Chang Bae and Jack Lange and Lide Zhang and Peter A. Dinda and Russ Joseph}
}
@article{journals/cal/SubramoniPAP10,
  title = {Intra-Socket and Inter-Socket Communication in Multi-core Systems},
  pages = {13-16},
  year = {2010},
  volume = {9},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2010.4},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2010.4},
  author = {Hari Subramoni and Fabrizio Petrini and Virat Agarwal and Davide Pasetto}
}
@article{journals/cal/ManevichCKW10,
  title = {Centralized Adaptive Routing for NoCs},
  pages = {57-60},
  year = {2010},
  volume = {9},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2010.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2010.17},
  author = {Ran Manevich and Israel Cidon and Avinoam Kolodny and Isask'har Walter}
}
@article{journals/cal/PorembaZ015,
  title = {NVMain 2.0: A User-Friendly Memory Simulator to Model (Non-)Volatile Memory Systems},
  pages = {140-143},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/LCA.2015.2402435},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2015.2402435},
  author = {Matthew Poremba and Tao Zhang and Yuan Xie 0001}
}
@article{journals/cal/SihnLC03,
  title = {A Speculative Coherence Scheme using Decoupling Synchronization for Multiprocessor Systems},
  year = {2003},
  volume = {2},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2003.1},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2003.1},
  author = {K.-H. Sihn and J. Lee and J.-W. Cho}
}
@article{journals/cal/XiaoL07,
  title = {A Novel Parallel Deadlock Detection Algorithm and Hardware for Multiprocessor System-on-a-Chip},
  pages = {41-44},
  year = {2007},
  volume = {6},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2007.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.11},
  author = {Xiang Xiao and Jaehwan John Lee}
}
@article{journals/cal/CezeSTRT04,
  title = {CAVA: Hiding L2 Misses with Checkpoint-Assisted Value Prediction},
  year = {2004},
  volume = {3},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2004.3},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2004.3},
  author = {Luis Ceze and Karin Strauss and James Tuck and Jose Renau and Josep Torrellas}
}
@article{journals/cal/MarsTH11,
  title = {Heterogeneity in "Homogeneous" Warehouse-Scale Computers: A Performance Opportunity},
  pages = {29-32},
  year = {2011},
  volume = {10},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2011.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.14},
  author = {Jason Mars and Lingjia Tang and Robert Hundt}
}
@article{journals/cal/SazeidesKTC05,
  title = {The Danger of Interval-Based Power Efficiency Metrics: When Worst Is Best},
  pages = {1},
  year = {2005},
  volume = {4},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2005.2},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2005.2},
  author = {Yiannakis Sazeides and Rakesh Kumar 0002 and Dean M. Tullsen and Theofanis Constantinou}
}
@article{journals/cal/Michaud13,
  title = {Demystifying multicore throughput metrics},
  pages = {63-66},
  year = {2013},
  volume = {12},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2012.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.25},
  author = {Pierre Michaud}
}
@article{journals/cal/LiMK06,
  title = {A Page-based Hybrid (Software-Hardware) Dynamic Memory Allocator},
  year = {2006},
  volume = {5},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2006.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2006.13},
  author = {Wentong Li and Saraju P. Mohanty and Krishna M. Kavi}
}
@article{journals/cal/ChouLCG14,
  title = {An Energy and Performance Efficient DVFS Scheme for Irregular Parallel Divide-and-Conquer Algorithms on the Intel SCC},
  pages = {13-16},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2013.1},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.1},
  author = {Yu-Liang Chou and Shaoshan Liu and Eui-Young Chung and Jean-Luc Gaudiot}
}
@article{journals/cal/DasOMZC07,
  title = {Microarchitectures for Managing Chip Revenues under Process Variations},
  pages = {29-32},
  year = {2007},
  volume = {6},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2007.8},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.8},
  author = {Abhishek Das and Serkan Ozdemir and Gokhan Memik and Joseph Zambreno and Alok N. Choudhary}
}
@article{journals/cal/SankarG14,
  title = {Soft Failures in Large Datacenters},
  pages = {105-108},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2013.25},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.25},
  author = {Sriram Sankar and Sudhanva Gurumurthi}
}
@article{journals/cal/SunCL13,
  title = {A New Worst-Case Throughput Bound for Oblivious Routing in Odd Radix Mesh Network},
  pages = {9-12},
  year = {2013},
  volume = {12},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2012.5},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.5},
  author = {Guang Sun and Chia-Wei Chang and Bill Lin}
}
@article{journals/cal/Martinez13,
  title = {A Message from the New Editor-in-Chief and Introduction of New Associate Editors},
  pages = {2-4},
  year = {2013},
  volume = {12},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2013.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.12},
  author = {Jose F. Martinez}
}
@article{journals/cal/SoteriouRLP09,
  title = {A High-Throughput Distributed Shared-Buffer NoC Router},
  pages = {21-24},
  year = {2009},
  volume = {8},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2009.5},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2009.5},
  author = {Vassos Soteriou and Rohit Sunkam Ramanujam and Bill Lin and Li-Shiuan Peh}
}
@article{journals/cal/SongYC14,
  title = {Architecting Flash-based Solid-State Drive for High-performance I/O Virtualization},
  pages = {61-64},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2013.22},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.22},
  author = {Xiang Song and Jian Yang and Haibo Chen}
}
@article{journals/cal/RosenfeldCJ11,
  title = {DRAMSim2: A Cycle Accurate Memory System Simulator},
  pages = {16-19},
  year = {2011},
  volume = {10},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2011.4},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.4},
  author = {Paul Rosenfeld and Elliott Cooper-Balis and Bruce Jacob}
}
@article{journals/cal/ShiHK15,
  title = {A Cross-Layer Multicore Architecture to Tradeoff Program Accuracy and Resilience Overheads},
  pages = {85-89},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/LCA.2014.2365204},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2365204},
  author = {Qingchuan Shi and Henry Hoffmann and Omer Khan}
}
@article{journals/cal/CotaMPCC14,
  title = {Accelerator Memory Reuse in the Dark Silicon Era},
  pages = {9-12},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2012.29},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.29},
  author = {Emilio G. Cota and Paolo Mantovani and Michele Petracca and Mario R. Casu and Luca P. Carloni}
}
@article{journals/cal/GaudiotPS06,
  title = {Foreword},
  year = {2006},
  volume = {5},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2006.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2006.11},
  author = {Jean-Luc Gaudiot and Yale N. Patt and Kevin Skadron}
}
@article{journals/cal/ZebchukM07,
  title = {A Building Block for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy},
  pages = {33-36},
  year = {2007},
  volume = {6},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2007.9},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.9},
  author = {Jason Zebchuk and Andreas Moshovos}
}
@article{journals/cal/Manohar15,
  title = {Comparing Stochastic and Deterministic Computing},
  pages = {119-122},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/LCA.2015.2412553},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2015.2412553},
  author = {Rajit Manohar}
}
@article{journals/cal/WangY0DC15,
  title = {Persistent Transactional Memory},
  pages = {58-61},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/LCA.2014.2329832},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2329832},
  author = {Zhaoguo Wang and Han Yi and Ran Liu 0003 and Mingkai Dong and Haibo Chen}
}
@article{journals/cal/ZidenbergKW12,
  title = {MultiAmdahl: How Should I Divide My Heterogenous Chip?},
  pages = {65-68},
  year = {2012},
  volume = {11},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2012.3},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.3},
  author = {Tsahee Zidenberg and Isaac Keslassy and Uri C. Weiser}
}
@article{journals/cal/EyermanE14,
  title = {Restating the Case for Weighted-IPC Metrics to Evaluate Multiprogram Workload Performance},
  pages = {93-96},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2013.9},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.9},
  author = {Stijn Eyerman and Lieven Eeckhout}
}
@article{journals/cal/FinlaysonUWT12,
  title = {An Overview of Static Pipelining},
  pages = {17-20},
  year = {2012},
  volume = {11},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2011.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.26},
  author = {Ian Finlayson and Gang-Ryung Uh and David B. Whalley and Gary S. Tyson}
}
@article{journals/cal/WangZLQ15,
  title = {Leveraging Non-Volatile Storage to Achieve Versatile Cache Optimizations},
  pages = {46-49},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/LCA.2014.2298412},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2298412},
  author = {Rui Wang 0014 and Wangyuan Zhang and Tao Li and Depei Qian}
}
@article{journals/cal/LiaoZLX15,
  title = {Adaptive Wear-Leveling in Flash-Based Memory},
  pages = {1-4},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/LCA.2014.2329871},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2329871},
  author = {Jianwei Liao and Fengxiang Zhang and Li Li and Guoqiang Xiao}
}
@article{journals/cal/SioziosRS11,
  title = {On Supporting Rapid Thermal Analysis},
  pages = {53-56},
  year = {2011},
  volume = {10},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2011.19},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.19},
  author = {Kostas Siozios and Dimitrios Rodopoulos and Dimitrios Soudris}
}
@article{journals/cal/HiltonR10,
  title = {SMT-Directory: Efficient Load-Load Ordering for SMT},
  pages = {25-28},
  year = {2010},
  volume = {9},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2010.8},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2010.8},
  author = {Andrew D. Hilton and Amir Roth}
}
@article{journals/cal/PoluriL15,
  title = {A Soft Error Tolerant Network-on-Chip Router Pipeline for Multi-Core Systems},
  pages = {107-110},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/LCA.2014.2360686},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2360686},
  author = {Pavan Poluri and Ahmed Louri}
}
@article{journals/cal/GuptaD06,
  title = {Topology optimization of interconnection networks},
  pages = {10-13},
  year = {2006},
  volume = {5},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2006.8},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2006.8},
  author = {Amit K. Gupta and William J. Dally}
}
@article{journals/cal/LeeKKS15,
  title = {Synchronous I/O Scheduling of Independent Write Caches for an Array of SSDs},
  pages = {79-82},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/LCA.2014.2298394},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2298394},
  author = {Junghee Lee and Youngjae Kim and Jongman Kim and Galen M. Shipman}
}
@article{journals/cal/DieterKD07,
  title = {Low-Cost Microarchitectural Support for Improved Floating-Point Accuracy},
  pages = {13-16},
  year = {2007},
  volume = {6},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2007.1},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.1},
  author = {William R. Dieter and A. Kaveti and Henry G. Dietz}
}
@article{journals/cal/SudarsanamKD09,
  title = {PRR-PRR Dynamic Relocation},
  pages = {44-47},
  year = {2009},
  volume = {8},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2009.49},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2009.49},
  author = {Arvind Sudarsanam and Ramachandra Kallam and Aravind Dasu}
}
@article{journals/cal/PekhimenkoBOMMK15,
  title = {Toggle-Aware Compression for GPUs},
  pages = {164-168},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/LCA.2015.2430853},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2015.2430853},
  author = {Gennady Pekhimenko and Evgeny Bolotin and Mike O'Connor and Onur Mutlu and Todd C. Mowry and Stephen W. Keckler}
}
@article{journals/cal/JoaoMKP07,
  title = {Dynamic Predication of Indirect Jumps},
  pages = {25-28},
  year = {2007},
  volume = {6},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2007.7},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.7},
  author = {José A. Joao and Onur Mutlu and Hyesoon Kim and Yale N. Patt}
}
@article{journals/cal/LyonsHWB10,
  title = {The Accelerator Store framework for high-performance, low-power accelerator-based systems},
  pages = {53-56},
  year = {2010},
  volume = {9},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2010.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2010.16},
  author = {Michael J. Lyons and Mark Hempstead and Gu-Yeon Wei and David M. Brooks}
}
@article{journals/cal/ChoiLJKW02,
  title = {A Low Power TLB Structure for Embedded Systems},
  year = {2002},
  volume = {1},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2002.1},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2002.1},
  author = {Jin-Hyuck Choi and Jung-Hoon Lee and Seh-Woong Jeong and Shin-Dug Kim and Charles C. Weems}
}
@article{journals/cal/KimLKK14,
  title = {ScaleGPU: GPU Architecture for Memory-Unaware GPU Programming},
  pages = {101-104},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2013.19},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.19},
  author = {Youngsok Kim and Jaewon Lee and Donggyu Kim and Jangwoo Kim}
}
@article{journals/cal/LeeX08,
  title = {A Parallel Deadlock Detection Algorithm with O(1) Overall Run-time Complexity},
  pages = {45-48},
  year = {2008},
  volume = {7},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2008.4},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2008.4},
  author = {Jaehwan John Lee and Xiang Xiao}
}
@article{journals/cal/MillerTT12,
  title = {Mitigating the Effects of Process Variation in Ultra-low Voltage Chip Multiprocessors using Dual Supply Voltages and Half-Speed Units},
  pages = {45-48},
  year = {2012},
  volume = {11},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2011.36},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.36},
  author = {Timothy N. Miller and Renji Thomas and Radu Teodorescu}
}
@article{journals/cal/YouC15,
  title = {Quality of Service-Aware Dynamic Voltage and Frequency Scaling for Embedded GPUs},
  pages = {66-69},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/LCA.2014.2319079},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2319079},
  author = {Daecheol You and Ki-Seok Chung}
}
@article{journals/cal/KarsliRBEM13,
  title = {Enhanced Duplication: a Technique to Correct Soft Errors in Narrow Values},
  pages = {13-16},
  year = {2013},
  volume = {12},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2012.6},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.6},
  author = {Burak Karsli and Pedro Reviriego and M. Fatih Balli and Oguz Ergin and Juan Antonio Maestro}
}
@article{journals/cal/BracyDJ06,
  title = {Disintermediated Active Communication},
  year = {2006},
  volume = {5},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2006.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2006.15},
  author = {Anne Bracy and Kshitij Doshi and Quinn Jacobson}
}
@article{journals/cal/ShangPJ02,
  title = {Power-efficient Interconnection Networks: Dynamic Voltage Scaling with Links},
  year = {2002},
  volume = {1},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2002.10},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2002.10},
  author = {Li Shang and Li-Shiuan Peh and Niraj K. Jha}
}
@article{journals/cal/ShawD02,
  title = {Migration in Single Chip Multiprocessors},
  year = {2002},
  volume = {1},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2002.7},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2002.7},
  author = {Kelly A. Shaw and William J. Dally}
}
@article{journals/cal/MartinBL06,
  title = {Subtleties of Transactional Memory Atomicity Semantics},
  year = {2006},
  volume = {5},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2006.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2006.18},
  author = {Milo M. K. Martin and Colin Blundell and E. Lewis}
}
@article{journals/cal/MallikLMDD06,
  title = {User-Driven Frequency Scaling},
  year = {2006},
  volume = {5},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2006.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2006.16},
  author = {Arindam Mallik and Bin Lin and Gokhan Memik and Peter A. Dinda and Robert P. Dick}
}
@article{journals/cal/ChoM07,
  title = {Corollaries to Amdahl's Law for Energy},
  pages = {25-28},
  year = {2008},
  volume = {7},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2007.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.18},
  author = {Sangyeun Cho and Rami G. Melhem}
}
@article{journals/cal/Zhang06,
  title = {Balanced instruction cache: reducing conflict misses of direct-mapped caches through balanced subarray accesses},
  pages = {2-5},
  year = {2006},
  volume = {5},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2006.3},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2006.3},
  author = {Chuanjun Zhang}
}
@article{journals/cal/AzrielMW15,
  title = {Peripheral Memory: A Technique for Fighting Memory Bandwidth Bottleneck},
  pages = {54-57},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/LCA.2014.2319077},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2319077},
  author = {Leonid Azriel and Avi Mendelson and Uri C. Weiser}
}
@article{journals/cal/Gordon-RossCV02,
  title = {Exploiting Fixed Programs in Embedded Systems: A Loop Cache Example},
  year = {2002},
  volume = {1},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2002.4},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2002.4},
  author = {Ann Gordon-Ross and Susan Cotterell and Frank Vahid}
}
@article{journals/cal/LeverichMTRK09,
  title = {Power Management of Datacenter Workloads Using Per-Core Power Gating},
  pages = {48-51},
  year = {2009},
  volume = {8},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2009.46},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2009.46},
  author = {Jacob Leverich and Matteo Monchiero and Vanish Talwar and Parthasarathy Ranganathan and Christos Kozyrakis}
}
@article{journals/cal/JuangDKSHMC02,
  title = {Implementing Decay Techniques using 4T Quasi-Static Memory Cells},
  year = {2002},
  volume = {1},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2002.5},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2002.5},
  author = {Philo Juang and Phil Diodato and Stefanos Kaxiras and Kevin Skadron and Zhigang Hu and Margaret Martonosi and Douglas W. Clark}
}
@article{journals/cal/EisleyPS06,
  title = {In-network cache coherence},
  pages = {34-37},
  year = {2006},
  volume = {5},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2006.9},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2006.9},
  author = {Noel Eisley and Li-Shiuan Peh and Li Shang}
}
@article{journals/cal/YoonNSKKMC07,
  title = {Chameleon: A High Performance Flash/FRAM Hybrid Solid State Disk Architecture},
  pages = {17-20},
  year = {2008},
  volume = {7},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2007.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.17},
  author = {Jinhyuk Yoon and Eyee Hyun Nam and Yoon Jae Seong and Hongseok Kim and B. S. Kim and Sang Lyul Min and Yookun Cho}
}
@article{journals/cal/Roth07,
  title = {Physical Register Reference Counting},
  pages = {9-12},
  year = {2008},
  volume = {7},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2007.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.15},
  author = {A. Roth}
}
@article{journals/cal/WalterCK08,
  title = {BENoC: A Bus-Enhanced Network on-Chip for a Power Efficient CMP},
  pages = {61-64},
  year = {2008},
  volume = {7},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2008.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2008.11},
  author = {I. Walter and Israel Cidon and Avinoam Kolodny}
}
@article{journals/cal/KodakaraKLHHY07,
  title = {CIM: A Reliable Metric for Evaluating Program Phase Classifications},
  pages = {9-12},
  year = {2007},
  volume = {6},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2007.4},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.4},
  author = {Sreekumar V. Kodakara and Jinpyo Kim and David J. Lilja and Douglas M. Hawkins and Wei-Chung Hsu and Pen-Chung Yew}
}
@article{journals/cal/RobatmiliYSN04,
  title = {Thread-Sensitive Instruction Issue for SMT Processors},
  year = {2004},
  volume = {3},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2004.9},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2004.9},
  author = {Behnam Robatmili and Nasser Yazdani and Somayeh Sardashti and Mehrdad Nourani}
}
@article{journals/cal/ZhengWL15,
  title = {Adaptive Cache and Concurrency Allocation on GPGPUs},
  pages = {90-93},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/LCA.2014.2359882},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2359882},
  author = {Zhong Zheng and Zhiying Wang and Mikko H. Lipasti}
}
@article{journals/cal/SohnJM02,
  title = {Request Reordering to Enhance the Performance of Strict Consistency Models},
  year = {2002},
  volume = {1},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2002.11},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2002.11},
  author = {Young Chul Sohn and N. H. Jung and Seung Ryoul Maeng}
}
@article{journals/cal/EtsionF07,
  title = {Probabilistic Prediction of Temporal Locality},
  pages = {17-20},
  year = {2007},
  volume = {6},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2007.5},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.5},
  author = {Yoav Etsion and Dror G. Feitelson}
}
@article{journals/cal/KimNQ15,
  title = {Architectural Support for Mitigating Row Hammering in DRAM Memories},
  pages = {9-12},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/LCA.2014.2332177},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2332177},
  author = {Dae-Hyun Kim and Prashant J. Nair and Moinuddin K. Qureshi}
}
@article{journals/cal/LavasaniAC14,
  title = {An FPGA-based In-Line Accelerator for Memcached},
  pages = {57-60},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2013.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.17},
  author = {Maysam Lavasani and Hari Angepat and Derek Chiou}
}
@article{journals/cal/ErginUVG06,
  title = {Exploiting Narrow Values for Soft Error Tolerance},
  year = {2006},
  volume = {5},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2006.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2006.12},
  author = {Oguz Ergin and Osman S. Unsal and Xavier Vera and Antonio González 0001}
}
@article{journals/cal/Antelo09,
  title = {A Comment on "Beyond Fat-tree: Unidirectional Load-Balanced Multistage Interconnection Network"},
  pages = {33-34},
  year = {2009},
  volume = {8},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2009.6},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2009.6},
  author = {Elisardo Antelo}
}
@article{journals/cal/DonaldM06,
  title = {An Efficient, Practical Parallelization Methodology for Multicore Architecture Simulation},
  year = {2006},
  volume = {5},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2006.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2006.14},
  author = {James Donald and Margaret Martonosi}
}
@article{journals/cal/GuzKKW07,
  title = {Nahalal: Cache Organization for Chip Multiprocessors},
  pages = {21-24},
  year = {2007},
  volume = {6},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2007.6},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.6},
  author = {Zvika Guz and Idit Keidar and Avinoam Kolodny and Uri C. Weiser}
}
@article{journals/cal/NowatzkiGS15,
  title = {A Graph-Based Program Representation for Analyzing Hardware Specialization Approaches},
  pages = {94-98},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/LCA.2015.2476801},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2015.2476801},
  author = {Tony Nowatzki and Venkatraman Govindaraju and Karthikeyan Sankaralingam}
}
@article{journals/cal/LuoJ04,
  title = {Efficiently Evaluating Speedup Using Sampled Processor Simulation},
  year = {2004},
  volume = {3},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2004.6},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2004.6},
  author = {Yue Luo and Lizy K. John}
}
@article{journals/cal/GomezVGLD08,
  title = {Beyond Fat-tree: Unidirectional Load--Balanced Multistage Interconnection Network},
  pages = {49-52},
  year = {2008},
  volume = {7},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2008.8},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2008.8},
  author = {Crispín Gómez Requena and Francisco Gilabert Villamón and María Engracia Gómez and Pedro López and José Duato}
}
@article{journals/cal/ZhuSLR14,
  title = {Exploiting Webpage Characteristics for Energy-Efficient Mobile Web Browsing},
  pages = {33-36},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2012.33},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.33},
  author = {Yuhao Zhu and Aditya Srikanth and Jingwen Leng and Vijay Janapa Reddi}
}
@article{journals/cal/XinJ09,
  title = {Exploiting Locality to Improve Circuit-Level Timing Speculation},
  pages = {40-43},
  year = {2009},
  volume = {8},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2009.50},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2009.50},
  author = {Jing Xin and Russ Joseph}
}
@article{journals/cal/OsowskiL02,
  title = {MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research},
  year = {2002},
  volume = {1},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2002.8},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2002.8},
  note = {Errata (9 Oct. 2002): http://www.cs.virginia.edu/~tcca/2002/kleinosowski_errata_oct02.pdf},
  author = {A. J. KleinOsowski and David J. Lilja}
}
@article{journals/cal/FarahaniAMK15,
  title = {DRAMA: An Architecture for Accelerated Processing Near Memory},
  pages = {26-29},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/LCA.2014.2333735},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2333735},
  author = {Amin Farmahini Farahani and Jung Ho Ahn and Katherine Morrow and Nam Sung Kim}
}
@article{journals/cal/MohammadiHAD15,
  title = {On-Demand Dynamic Branch Prediction},
  pages = {50-53},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/LCA.2014.2330820},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2330820},
  author = {Milad Mohammadi and Song Han and Tor M. Aamodt and William J. Dally}
}
@article{journals/cal/RotemGWM14,
  title = {Energy Aware Race to Halt: A Down to EARtH Approach for Platform Energy Management},
  pages = {25-28},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2012.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.32},
  author = {Efraim Rotem and Ran Ginosar and Uri C. Weiser and Avi Mendelson}
}
@article{journals/cal/YavitsKMG15,
  title = {Resistive Associative Processor},
  pages = {148-151},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/LCA.2014.2374597},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2374597},
  author = {Leonid Yavits and Shahar Kvatinsky and Amir Morad and Ran Ginosar}
}
@article{journals/cal/Musoll09,
  title = {A Process-Variation Aware Technique for Tile-Based, Massive Multicore Processors},
  pages = {52-55},
  year = {2009},
  volume = {8},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2009.48},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2009.48},
  author = {Enric Musoll}
}
@article{journals/cal/YuanJZ15,
  title = {Set-Granular Regional Distributed Cooperative Caching},
  pages = {75-78},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/LCA.2014.2319258},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2319258},
  author = {Fengkai Yuan and Zhenzhou Ji and Suxia Zhu}
}
@article{journals/cal/PaoLL08,
  title = {Pipelined Architecture for Multi-String Matching},
  pages = {33-36},
  year = {2008},
  volume = {7},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2008.5},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2008.5},
  author = {Derek Chi-Wai Pao and Wei Lin and Bin Liu 0001}
}
@article{journals/cal/WangCZWCCW12,
  title = {Instruction Shuffle: Achieving MIMD-like Performance on SIMD Architectures},
  pages = {37-40},
  year = {2012},
  volume = {11},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2011.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.34},
  author = {Yaohua Wang and Shuming Chen and Kai Zhang and Jianghua Wan and Xiaowen Chen and Hu Chen and Haibo Wang}
}
@article{journals/cal/StineC04,
  title = {Comparing Adaptive Routing and Dynamic Voltage Scaling for Link Power Reduction},
  year = {2004},
  volume = {3},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2004.5},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2004.5},
  author = {Jeffrey M. Stine and Nicholas P. Carter and Jose Flich}
}
@article{journals/cal/LakshminarayanaLKS12,
  title = {DRAM Scheduling Policy for GPGPU Architectures Based on a Potential Function},
  pages = {33-36},
  year = {2012},
  volume = {11},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2011.32},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.32},
  author = {Nagesh B. Lakshminarayana and Jaekyu Lee and Hyesoon Kim and Jinwoo Shin}
}
@article{journals/cal/KvatinskyNEFKW14,
  title = {Memristor-Based Multithreading},
  pages = {41-44},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2013.3},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.3},
  author = {Shahar Kvatinsky and Yuval H. Nacson and Yoav Etsion and Eby G. Friedman and Avinoam Kolodny and Uri C. Weiser}
}
@article{journals/cal/ChiouAPS09,
  title = {Accurate Functional-First Multicore Simulators},
  pages = {64-67},
  year = {2009},
  volume = {8},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2009.44},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2009.44},
  author = {Derek Chiou and Hari Angepat and Nikhil A. Patil and Dam Sunwoo}
}
@article{journals/cal/CohenFMRR03,
  title = {On Estimating Optimal Performance of CPU Dynamic Thermal Management},
  year = {2003},
  volume = {2},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2003.5},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2003.5},
  author = {Aviad Cohen and Lev Finkelstein and Avi Mendelson and Ronny Ronen and Dmitry Rudoy}
}
@article{journals/cal/Wu14,
  title = {Architectural Thermal Energy Harvesting Opportunities for Sustainable Computing},
  pages = {65-68},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2013.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.16},
  author = {Carole-Jean Wu}
}
@article{journals/cal/TavakkolAS13,
  title = {Network-on-SSD: A Scalable and High-Performance Communication Design Paradigm for SSDs},
  pages = {5-8},
  year = {2013},
  volume = {12},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2012.4},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.4},
  author = {Arash Tavakkol and Mohammad Arjomand and Hamid Sarbazi-Azad}
}
@article{journals/cal/VandierendonckB02,
  title = {An Address Transformation Combining Block- and Word-Interleaving},
  year = {2002},
  volume = {1},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2002.2},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2002.2},
  author = {Hans Vandierendonck and Koenraad De Bosschere}
}
@article{journals/cal/DelimitrouSVK12,
  title = {Decoupling Datacenter Storage Studies from Access to Large-Scale Applications},
  pages = {53-56},
  year = {2012},
  volume = {11},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2011.37},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.37},
  author = {Christina Delimitrou and Sriram Sankar and Kushagra Vaid and Christos Kozyrakis}
}
@article{journals/cal/Skadron11,
  title = {Editorial: Letter from the Editor-in-Chief},
  pages = {1-3},
  year = {2011},
  volume = {10},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2011.13},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.13},
  author = {Kevin Skadron}
}
@article{journals/cal/BalfourHD09,
  title = {Operand Registers and Explicit Operand Forwarding},
  pages = {60-63},
  year = {2009},
  volume = {8},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2009.45},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2009.45},
  author = {James D. Balfour and R. C. Halting and William J. Dally}
}
@article{journals/cal/KimKH14,
  title = {vCache: Providing a Transparent View of the LLC in Virtualized Environments},
  pages = {109-112},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2013.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.20},
  author = {Daehoon Kim and Hwanju Kim and Jaehyuk Huh}
}
@article{journals/cal/DesaiS09,
  title = {Architecture Independent Characterization of Embedded Java Workloads},
  pages = {29-32},
  year = {2009},
  volume = {8},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2009.7},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2009.7},
  author = {A. Desai and J. Singh}
}
@article{journals/cal/NilakantanBH13,
  title = {Metrics for Early-Stage Modeling of Many-Accelerator Architectures},
  pages = {25-28},
  year = {2013},
  volume = {12},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2012.9},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.9},
  author = {Siddharth Nilakantan and Steven J. Battle and Mark Hempstead}
}
@article{journals/cal/AugustCGPMPTV07,
  title = {UNISIM: An Open Simulation Environment and Library for Complex Architecture Design and Collaborative Development},
  pages = {45-48},
  year = {2007},
  volume = {6},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2007.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.12},
  author = {David I. August and Jonathan Chang and Sylvain Girbal and Daniel Gracia Pérez and Gilles Mouchard and David A. Penry and Olivier Temam and Neil Vachharajani}
}
@article{journals/cal/OKSPA15,
  title = {CIDR: A Cache Inspired Area-Efficient DRAM Resilience Architecture against Permanent Faults},
  pages = {17-20},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/LCA.2014.2324894},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2324894},
  author = {Seongil O and Sanghyuk Kwon and Young Hoon Son and Yujin Park and Jung Ho Ahn}
}
@article{journals/cal/HammoudCM10,
  title = {A Dynamic Pressure-Aware Associative Placement Strategy for Large Scale Chip Multiprocessors},
  pages = {29-32},
  year = {2010},
  volume = {9},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2010.7},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2010.7},
  author = {Mohammad Hammoud and Sangyeun Cho and Rami G. Melhem}
}
@article{journals/cal/ZhangVYN03,
  title = {A Way-Halting Cache for Low-Energy High-Performance Systems},
  year = {2003},
  volume = {2},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2003.2},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2003.2},
  author = {Chuanjun Zhang and Frank Vahid and Jun Yang 0002 and Walid A. Najjar}
}
@article{journals/cal/ParkSSML10,
  title = {Exploiting Internal Parallelism of Flash-based SSDs},
  pages = {9-12},
  year = {2010},
  volume = {9},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2010.3},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2010.3},
  author = {Seon-Yeong Park and Euiseong Seo and Ji-Yong Shin and Seungryoul Maeng and Joonwon Lee}
}
@article{journals/cal/MaddahCM13,
  title = {Data Dependent Sparing to Manage Better-Than-Bad Blocks},
  pages = {43-46},
  year = {2013},
  volume = {12},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2012.20},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.20},
  author = {Rakan Maddah and Sangyeun Cho and Rami G. Melhem}
}
@article{journals/cal/IlicPS14,
  title = {Cache-aware Roofline model: Upgrading the loft},
  pages = {21-24},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2013.6},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.6},
  author = {Aleksandar Ilic and Frederico Pratas and Leonel Sousa}
}
@article{journals/cal/GuptaO15,
  title = {Constrained Energy Optimizationin Heterogeneous Platforms UsingGeneralized Scaling Models},
  pages = {21-25},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/LCA.2014.2326603},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2326603},
  author = {Ujjwal Gupta and Ümit Y. Ogras}
}
@article{journals/cal/JoaoMKP07a,
  title = {Dynamic Predication of Indirect Jumps},
  pages = {1-4},
  year = {2008},
  volume = {7},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2008.2},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2008.2},
  author = {José A. Joao and Onur Mutlu and Hyesoon Kim and Yale N. Patt}
}
@article{journals/cal/VandierendonckH15,
  title = {On the Energy-Efficiency of Byte-Addressable Non-Volatile Memory},
  pages = {144-147},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/LCA.2014.2355195},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2355195},
  author = {Hans Vandierendonck and Ahmad Hassan and Dimitrios S. Nikolopoulos}
}
@article{journals/cal/KumarFJRT03,
  title = {Processor Power Reduction Via Single-ISA Heterogeneous Multi-Core Architectures},
  year = {2003},
  volume = {2},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2003.6},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2003.6},
  author = {Rakesh Kumar 0002 and Keith I. Farkas and Norman P. Jouppi and Parthasarathy Ranganathan and Dean M. Tullsen}
}
@article{journals/cal/KimKLJRG15,
  title = {A Performance-Energy Model to Evaluate Single Thread Execution Acceleration},
  pages = {99-102},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/LCA.2014.2368144},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2368144},
  author = {Seung-Hun Kim and Dohoon Kim and Changmin Lee and Won Seob Jeong and Won Woo Ro and Jean-Luc Gaudiot}
}
@article{journals/cal/TangLGLG11,
  title = {Prefetching in Embedded Mobile Systems Can Be Energy-Efficient},
  pages = {8-11},
  year = {2011},
  volume = {10},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2011.2},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.2},
  author = {Jie Tang and Shaoshan Liu and Zhimin Gu and Chen Liu and Jean-Luc Gaudiot}
}
@article{journals/cal/NathanS15,
  title = {Argus-G: Comprehensive, Low-Cost Error Detection for GPGPU Cores},
  pages = {13-16},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/LCA.2014.2298391},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2298391},
  author = {Ralph Nathan and Daniel J. Sorin}
}
@article{journals/cal/YalcinE07,
  title = {Using Tag-Match Comparators for Detecting Soft Errors},
  pages = {53-56},
  year = {2007},
  volume = {6},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2007.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.14},
  author = {Gulay Yalcin and Oguz Ergin}
}
@article{journals/cal/SongMY15,
  title = {Architectural Reliability: Lifetime Reliability Characterization and Management ofMany-Core Processors},
  pages = {103-106},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/LCA.2014.2340873},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2340873},
  author = {William J. Song and Saibal Mukhopadhyay and Sudhakar Yalamanchili}
}
@article{journals/cal/VandierendonckS11,
  title = {Fairness Metrics for Multi-Threaded Processors},
  pages = {4-7},
  year = {2011},
  volume = {10},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2011.1},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.1},
  author = {Hans Vandierendonck and André Seznec}
}
@article{journals/cal/HernandezRFSD11,
  title = {Fault-Tolerant Vertical Link Design for Effective 3D Stacking},
  pages = {41-44},
  year = {2011},
  volume = {10},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2011.17},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.17},
  author = {Carles Hernández and Antoni Roca and Jose Flich and Federico Silla and José Duato}
}
@article{journals/cal/SeshadriHBLKMGM15,
  title = {Fast Bulk Bitwise AND and OR in DRAM},
  pages = {127-131},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/LCA.2015.2434872},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2015.2434872},
  author = {Vivek Seshadri and Kevin Hsieh and Amirali Boroumand and Donghyuk Lee and Michael A. Kozuch and Onur Mutlu and Phillip B. Gibbons and Todd C. Mowry}
}
@article{journals/cal/MoretoCRV07,
  title = {Explaining Dynamic Cache Partitioning Speed Ups},
  pages = {1-4},
  year = {2007},
  volume = {6},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2007.3},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.3},
  author = {Miquel Moretó and Francisco J. Cazorla and Alex Ramírez and Mateo Valero}
}
@article{journals/cal/Skadron13,
  title = {Introducing the New Editor-in-Chief of the IEEE Computer Architecture Letters},
  pages = {1},
  year = {2013},
  volume = {12},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2013.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.15},
  author = {Kevin Skadron}
}
@article{journals/cal/KangNGK15,
  title = {Subtleties of Run-Time VirtualAddress Stacks},
  pages = {152-155},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/LCA.2014.2337299},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2337299},
  author = {Suk chan Kang and Chrysostomos Nicopoulos and Ada Gavrilovska and Jongman Kim}
}
@article{journals/cal/NandakumarM14,
  title = {On Optimal Kernel Size for Integrated CPU-GPUs - A Case Study},
  pages = {81-84},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2013.27},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.27},
  author = {Vivek S. Nandakumar and Malgorzata Marek-Sadowska}
}
@article{journals/cal/MoradMYGW14,
  title = {Generalized MultiAmdahl: Optimization of Heterogeneous Multi-Accelerator SoC},
  pages = {37-40},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2012.34},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.34},
  author = {Amir Morad and Tomer Y. Morad and Leonid Yavits and Ran Ginosar and Uri C. Weiser}
}
@article{journals/cal/FideJ08,
  title = {Proactive Use of Shared L3 Caches to Enhance Cache Communications in Multi-Core Processors},
  pages = {57-60},
  year = {2008},
  volume = {7},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2008.10},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2008.10},
  author = {Sevin Fide and Stephen Jenks}
}
@article{journals/cal/DasOMZC07a,
  title = {Microarchitectures for Managing Chip Revenues under Process Variations},
  pages = {5-8},
  year = {2008},
  volume = {7},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2008.3},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2008.3},
  author = {Abhishek Das and Serkan Ozdemir and Gokhan Memik and Joseph Zambreno and Alok N. Choudhary}
}
@article{journals/cal/MichelogiannakisJBD11,
  title = {Packet Chaining: Efficient Single-Cycle Allocation for On-Chip Networks},
  pages = {33-36},
  year = {2011},
  volume = {10},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2011.15},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.15},
  author = {George Michelogiannakis and Nan Jiang and Daniel U. Becker and William J. Dally}
}
@article{journals/cal/WolffB14,
  title = {Revisiting Using the Results of Pre-Executed Instructions in Runahead Processors},
  pages = {97-100},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2013.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.21},
  author = {Sonya R. Wolff and Ronald D. Barnes}
}
@article{journals/cal/KongLZ12,
  title = {Atomic Streaming: A Framework of On-Chip Data Supply System for Task-Parallel MPSoCs},
  pages = {5-8},
  year = {2012},
  volume = {11},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2011.21},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.21},
  author = {Ji Kong and Peilin Liu and Yu Zhang}
}
@article{journals/cal/LiuLSHXZL15,
  title = {Leveraging Heterogeneous Power for Improving Datacenter Efficiency and Resiliency},
  pages = {41-45},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/LCA.2014.2363084},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2363084},
  author = {Longjun Liu and Chao Li and Hongbin Sun and Yang Hu and Jingmin Xin and Nanning Zheng and Tao Li}
}
@article{journals/cal/MarkovicNUVC15,
  title = {Thread Lock Section-Aware Scheduling on Asymmetric Single-ISA Multi-Core},
  pages = {160-163},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/LCA.2014.2357805},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2357805},
  author = {Nikola Markovic and Daniel Nemirovsky and Osman S. Ünsal and Mateo Valero and Adrián Cristal}
}
@article{journals/cal/KimKK13,
  title = {Clumsy Flow Control for High-Throughput Bufferless On-Chip Networks},
  pages = {47-50},
  year = {2013},
  volume = {12},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2012.22},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.22},
  author = {Hanjoon Kim and Yonggon Kim and John Kim}
}
@article{journals/cal/CakmakciE14,
  title = {Exploiting Virtual Addressing for Increasing Reliability},
  pages = {29-32},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2013.2},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.2},
  author = {Yaman Cakmakci and Oguz Ergin}
}
@article{journals/cal/SinghDTG04,
  title = {Globally Adaptive Load-Balanced Routing on Tori},
  year = {2004},
  volume = {3},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2004.8},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2004.8},
  author = {Arjun Singh and William J. Dally and Brian Towles and Amit K. Gupta}
}
@article{journals/cal/KhanLSD11,
  title = {DCC: A Dependable Cache Coherence Multicore Architecture},
  pages = {12-15},
  year = {2011},
  volume = {10},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2011.3},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.3},
  author = {Omer Khan and Mieszko Lis and Yildiz Sinangil and Srinivas Devadas}
}
@article{journals/cal/GuzBKKMW09,
  title = {Many-Core vs. Many-Thread Machines: Stay Away From the Valley},
  pages = {25-28},
  year = {2009},
  volume = {8},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2009.4},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2009.4},
  author = {Zvika Guz and Evgeny Bolotin and Idit Keidar and Avinoam Kolodny and Avi Mendelson and Uri C. Weiser}
}
@article{journals/cal/DiamantopoulosX15,
  title = {Mitigating Memory-Induced Dark Silicon in Many-Accelerator Architectures},
  pages = {136-139},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/LCA.2015.2410791},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2015.2410791},
  author = {Dionysios Diamantopoulos and Sotirios Xydis and Kostas Siozios and Dimitrios Soudris}
}
@article{journals/cal/IqbalLG10,
  title = {ParMiBench - An Open-Source Benchmark for Embedded Multiprocessor Systems},
  pages = {45-48},
  year = {2010},
  volume = {9},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2010.14},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2010.14},
  author = {Syed Muhammad Zeeshan Iqbal and Yuchen Liang and Håkan Grahn}
}
@article{journals/cal/MartinsenGI14,
  title = {Heuristics for Thread-Level Speculation in Web Applications},
  pages = {77-80},
  year = {2014},
  volume = {13},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2013.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2013.26},
  author = {Jan Kasper Martinsen and Håkan Grahn and Anders Isberg}
}
@article{journals/cal/UnsalKKM02,
  title = {Cool-Fetch: Compiler-Enabled Power-Aware Fetch Throttling},
  year = {2002},
  volume = {1},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2002.3},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2002.3},
  author = {Osman S. Unsal and Israel Koren and C. Mani Krishna and Csaba Andras Moritz}
}
@article{journals/cal/TembeyVBSB13,
  title = {SMT Switch: Software Mechanisms for Power Shifting},
  pages = {67-70},
  year = {2013},
  volume = {12},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2012.26},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.26},
  author = {Priyanka Tembey and Augusto Vega and Alper Buyuktosunoglu and Dilma Da Silva and Pradip Bose}
}
@article{journals/cal/OttoniRSBA06,
  title = {From sequential programs to concurrent threads},
  pages = {6-9},
  year = {2006},
  volume = {5},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2006.5},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2006.5},
  author = {Guilherme Ottoni and Ram Rangan and Adam Stoler and Matthew J. Bridges and David I. August}
}
@article{journals/cal/SendagCL03,
  title = {Address Correlation: Exceeding the Limits of Locality},
  year = {2003},
  volume = {2},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2003.3},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2003.3},
  author = {Resit Sendag and Peng-fei Chuang and David J. Lilja}
}
@article{journals/cal/BarnesVL09,
  title = {An XML-Based ADL Framework for Automatic Generation of Multithreaded Computer Architecture Simulators},
  pages = {13-16},
  year = {2009},
  volume = {8},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2009.2},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2009.2},
  author = {C. Barnes and P. Vaidya and J. J. Lee}
}
@article{journals/cal/LeeLLM06,
  title = {Adopting system call based address translation into user-level communication},
  pages = {26-29},
  year = {2006},
  volume = {5},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2006.2},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2006.2},
  author = {Moon-Sang Lee and Sang-Kwon Lee and Joonwon Lee and Seung Ryoul Maeng}
}
@article{journals/cal/WangCYC09,
  title = {A Predictive Shutdown Technique for GPU Shader Processors},
  pages = {9-12},
  year = {2009},
  volume = {8},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2009.1},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2009.1},
  author = {Po-Han Wang and Yen-Ming Chen and Chia-Lin Yang and Yu-Jung Cheng}
}
@article{journals/cal/GolanderWR08,
  title = {DDMR: Dynamic and Scalable Dual Modular Redundancy with Short Validation Intervals},
  pages = {65-68},
  year = {2008},
  volume = {7},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2008.12},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2008.12},
  author = {Amit Golander and Shlomo Weiss and Ronny Ronen}
}
@article{journals/cal/RamanujamL08,
  title = {Randomized Partially-Minimal Routing on Three-Dimensional Mesh Networks},
  pages = {37-40},
  year = {2008},
  volume = {7},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2008.6},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2008.6},
  author = {Rohit Sunkam Ramanujam and Bill Lin}
}
@article{journals/cal/Zhou06,
  title = {A case for fault tolerance and performance enhancement using chip multi-processors},
  pages = {22-25},
  year = {2006},
  volume = {5},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2006.1},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2006.1},
  author = {Huiyang Zhou}
}
@article{journals/cal/ZhangLS10,
  title = {Fractal Consistency: Architecting the Memory System to Facilitate Verification},
  pages = {61-64},
  year = {2010},
  volume = {9},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2010.18},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2010.18},
  author = {Meng Zhang and Alvin R. Lebeck and Daniel J. Sorin}
}
@article{journals/cal/DuongV13,
  title = {Compiler-Assisted, Selective Out-Of-Order Commit},
  pages = {21-24},
  year = {2013},
  volume = {12},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2012.8},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.8},
  author = {Nam Duong and Alexander V. Veidenbaum}
}
@article{journals/cal/PatilL10,
  title = {Using Resampling Techniques to Compute Confidence Intervals for the Harmonic Mean of Rate-Based Performance Metrics},
  pages = {1-4},
  year = {2010},
  volume = {9},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2010.1},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2010.1},
  author = {Shruti R. Patil and David J. Lilja}
}
@article{journals/cal/LiMJ12,
  title = {Leveraging Sharing in Second Level Translation-Lookaside Buffers for Chip Multiprocessors},
  pages = {49-52},
  year = {2012},
  volume = {11},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2011.35},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.35},
  author = {Yang Li and Rami G. Melhem and Alex K. Jones}
}
@article{journals/cal/FlichD07,
  title = {Logic-Based Distributed Routing for NoCs},
  pages = {13-16},
  year = {2008},
  volume = {7},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2007.16},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.16},
  author = {José Flich and José Duato}
}
@article{journals/cal/LeeKM15,
  title = {Refactored Design of I/O Architecture for Flash Storage},
  pages = {70-74},
  year = {2015},
  volume = {14},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/LCA.2014.2329423},
  url = {http://doi.ieeecomputersociety.org/10.1109/LCA.2014.2329423},
  author = {Sungjin Lee and Jihong Kim and Arvind Mithal}
}
@article{journals/cal/LuqueMCGBV09,
  title = {CPU Accounting in CMP Processors},
  pages = {17-20},
  year = {2009},
  volume = {8},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2009.3},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2009.3},
  author = {Carlos Luque and Miquel Moretó and Francisco J. Cazorla and Roberto Gioiosa and Alper Buyuktosunoglu and Mateo Valero}
}
@article{journals/cal/TambatV02,
  title = {Page-Level Behavior of Cache Contention},
  year = {2002},
  volume = {1},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2002.9},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2002.9},
  author = {Siddhartha V. Tambat and Sriram Vajapeyam}
}
@article{journals/cal/Gaudiot09,
  title = {Introducing the New Editor-in-Chief of IEEE Computer Architecture Letters},
  pages = {37-38},
  year = {2009},
  volume = {8},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2009.60},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2009.60},
  author = {Jean-Luc Gaudiot}
}
@article{journals/cal/RileyZ06,
  title = {Probabilistic counter updates for predictor hysteresis and bias},
  pages = {18-21},
  year = {2006},
  volume = {5},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2006.7},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2006.7},
  author = {Nicholas Riley and Craig B. Zilles}
}
@article{journals/cal/KimBD07,
  title = {Flattened Butterfly Topology for On-Chip Networks},
  pages = {37-40},
  year = {2007},
  volume = {6},
  journal = {Computer Architecture Letters},
  number = {2},
  doi = {10.1109/L-CA.2007.10},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2007.10},
  author = {John Kim and James D. Balfour and William J. Dally}
}
@article{journals/cal/SinghD04,
  title = {Buffer and Delay Bounds in High Radix Interconnection Networks},
  year = {2004},
  volume = {3},
  journal = {Computer Architecture Letters},
  doi = {10.1109/L-CA.2004.2},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2004.2},
  author = {Arjun Singh and William J. Dally}
}
@article{journals/cal/DelimitrouK13,
  title = {The Netflix Challenge: Datacenter Edition},
  pages = {29-32},
  year = {2013},
  volume = {12},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2012.10},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.10},
  author = {Christina Delimitrou and Christos Kozyrakis}
}
@article{journals/cal/GouG11,
  title = {Exploiting SPMD Horizontal Locality},
  pages = {20-23},
  year = {2011},
  volume = {10},
  journal = {Computer Architecture Letters},
  number = {1},
  doi = {10.1109/L-CA.2011.5},
  url = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2011.5},
  author = {Chunyang Gou and Georgi Gaydadjiev}
}
