Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Aug  5 16:45:29 2020
| Host         : LAPTOP-TEK82PBB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file snake_control_sets_placed.rpt
| Design       : snake
| Device       : xc7s15
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            2 |
|      7 |            1 |
|      9 |            1 |
|     10 |            2 |
|     12 |            5 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              86 |           36 |
| No           | No                    | Yes                    |              75 |           26 |
| No           | Yes                   | No                     |              42 |           18 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             346 |          133 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------+---------------------------------------------------------------------------+------------------+----------------+
|      Clock Signal      |            Enable Signal            |                              Set/Reset Signal                             | Slice Load Count | Bel Load Count |
+------------------------+-------------------------------------+---------------------------------------------------------------------------+------------------+----------------+
|  clk_wiz/inst/clk_out1 |                                     | rgb/U0/ClockGenInternal.ClockGenX/LockLostReset/aRst_int_0                |                1 |              2 |
|  clk_wiz/inst/clk_out1 |                                     | rgb/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
|  clk_wiz/inst/clk_out1 | U4/U1_cake_create/rand_y[8]_i_1_n_0 | U2/rst_n                                                                  |                2 |              2 |
|  clk_wiz/inst/clk_out1 |                                     | rgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |
|  clk_wiz/inst/clk_out1 | U4/U1_cake_create/lenth             | U2/rst_n                                                                  |                1 |              4 |
|  clk_wiz/inst/clk_out1 | U4/U1_cake_create/rand_y[8]_i_1_n_0 | U2/rst_n_1                                                                |                2 |              7 |
|  clk_wiz/inst/clk_out1 | U2/apple_refresh                    | U2/rst_n_0                                                                |                3 |              9 |
|  clk_wiz/inst/clk_out1 |                                     | U2/rst_n_0                                                                |                4 |             10 |
|  clk_wiz/inst/clk_out1 |                                     | rgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                4 |             10 |
|  clk_wiz/inst/clk_out1 | U1/E[0]                             | U2/rst_n_0                                                                |                4 |             12 |
|  clk_wiz/inst/clk_out1 | U2/snake_y[0][11]_i_1_n_0           | U2/rst_n_0                                                                |                5 |             12 |
|  clk_wiz/inst/clk_out1 | inst/inst/Set_X0_carry__0_n_2       | inst/inst/RGB_HSync_i_2_n_0                                               |                4 |             12 |
|  clk_wiz/inst/clk_out1 | inst/inst/Set_Y0_carry__0_n_2       | inst/inst/RGB_HSync_i_2_n_0                                               |                3 |             12 |
|  clk_wiz/inst/clk_out1 | inst/inst/VSync_Cnt0                | inst/inst/RGB_HSync_i_2_n_0                                               |                3 |             12 |
|  clk_wiz/inst/clk_out1 |                                     | inst/inst/RGB_HSync_i_2_n_0                                               |                7 |             17 |
|  clk_wiz/inst/clk_out1 |                                     | rgb/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               14 |             32 |
|  clk_wiz/inst/clk_out1 |                                     | U2/rst_n                                                                  |               12 |             40 |
|  clk_wiz/inst/clk_out1 | U2/snake_x                          | U2/rst_n                                                                  |               33 |             76 |
|  clk_wiz/inst/clk_out1 | U2/snake_x                          | U2/rst_n_0                                                                |               30 |             76 |
|  clk_wiz/inst/clk_out1 |                                     |                                                                           |               36 |             86 |
|  clk_wiz/inst/clk_out1 | U2/snake_x                          | U2/rst_n_1                                                                |               43 |            112 |
+------------------------+-------------------------------------+---------------------------------------------------------------------------+------------------+----------------+


