#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x146e11d90 .scope module, "rx_tb" "rx_tb" 2 4;
 .timescale -9 -9;
v0x146e31750_0 .var "clk", 0 0;
v0x146e317e0_0 .var "rst", 0 0;
v0x146e31870_0 .var "rx", 0 0;
v0x146e31900_0 .net "rx_data", 7 0, L_0x146e32030;  1 drivers
v0x146e319b0_0 .net "rx_ready", 0 0, L_0x146e31c30;  1 drivers
S_0x146e11f00 .scope task, "send_byte" "send_byte" 2 60, 2 60 0, S_0x146e11d90;
 .timescale -9 -9;
v0x146e1c740_0 .var "data", 7 0;
v0x146e2ffa0_0 .var/i "i", 31 0;
TD_rx_tb.send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e31870_0, 0, 1;
    %delay 104160, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146e2ffa0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x146e2ffa0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x146e1c740_0;
    %load/vec4 v0x146e2ffa0_0;
    %part/s 1;
    %store/vec4 v0x146e31870_0, 0, 1;
    %delay 104160, 0;
    %load/vec4 v0x146e2ffa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146e2ffa0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e31870_0, 0, 1;
    %delay 104160, 0;
    %end;
S_0x146e30040 .scope module, "uut" "rx" 2 12, 3 4 0, S_0x146e11d90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "rx_data";
    .port_info 4 /OUTPUT 1 "rx_ready";
P_0x146e30200 .param/l "BIT_MAX" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x146e30240 .param/l "BPS_MAX" 0 3 11, +C4<00000000000000000001010001011000>;
P_0x146e30280 .param/l "DATA" 0 3 17, +C4<00000000000000000000000000000010>;
P_0x146e302c0 .param/l "IDLE" 0 3 15, +C4<00000000000000000000000000000000>;
P_0x146e30300 .param/l "START" 0 3 16, +C4<00000000000000000000000000000001>;
P_0x146e30340 .param/l "STOP" 0 3 18, +C4<00000000000000000000000000000011>;
v0x146e306c0_0 .net *"_ivl_0", 31 0, L_0x146e31a80;  1 drivers
L_0x1480780a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146e30780_0 .net *"_ivl_11", 29 0, L_0x1480780a0;  1 drivers
L_0x1480780e8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x146e30830_0 .net/2u *"_ivl_12", 31 0, L_0x1480780e8;  1 drivers
v0x146e308f0_0 .net *"_ivl_14", 0 0, L_0x146e31eb0;  1 drivers
L_0x148078130 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x146e30990_0 .net/2u *"_ivl_16", 7 0, L_0x148078130;  1 drivers
L_0x148078010 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146e30a80_0 .net *"_ivl_3", 29 0, L_0x148078010;  1 drivers
L_0x148078058 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x146e30b30_0 .net/2u *"_ivl_4", 31 0, L_0x148078058;  1 drivers
v0x146e30be0_0 .net *"_ivl_8", 31 0, L_0x146e31d90;  1 drivers
v0x146e30c90_0 .var "bit_cnt", 3 0;
v0x146e30da0_0 .var "bit_max", 3 0;
v0x146e30e50_0 .var "bps_cnt", 25 0;
v0x146e30f00_0 .net "clk", 0 0, v0x146e31750_0;  1 drivers
v0x146e30fa0_0 .var "end_bit_cnt", 0 0;
v0x146e31040_0 .var "end_bps_cnt", 0 0;
v0x146e310e0_0 .net "rst", 0 0, v0x146e317e0_0;  1 drivers
v0x146e31180_0 .net "rx", 0 0, v0x146e31870_0;  1 drivers
v0x146e31220_0 .net "rx_data", 7 0, L_0x146e32030;  alias, 1 drivers
v0x146e313b0_0 .var "rx_r0", 0 0;
v0x146e31440_0 .var "rx_r1", 0 0;
v0x146e314d0_0 .net "rx_ready", 0 0, L_0x146e31c30;  alias, 1 drivers
v0x146e31570_0 .var "state", 1 0;
v0x146e31620_0 .var "temp_data", 7 0;
E_0x146e30670/0 .event negedge, v0x146e310e0_0;
E_0x146e30670/1 .event posedge, v0x146e30f00_0;
E_0x146e30670 .event/or E_0x146e30670/0, E_0x146e30670/1;
L_0x146e31a80 .concat [ 2 30 0 0], v0x146e31570_0, L_0x148078010;
L_0x146e31c30 .cmp/eq 32, L_0x146e31a80, L_0x148078058;
L_0x146e31d90 .concat [ 2 30 0 0], v0x146e31570_0, L_0x1480780a0;
L_0x146e31eb0 .cmp/eq 32, L_0x146e31d90, L_0x1480780e8;
L_0x146e32030 .functor MUXZ 8, L_0x148078130, v0x146e31620_0, L_0x146e31eb0, C4<>;
    .scope S_0x146e30040;
T_1 ;
    %wait E_0x146e30670;
    %load/vec4 v0x146e310e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e313b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e31440_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x146e31180_0;
    %assign/vec4 v0x146e313b0_0, 0;
    %load/vec4 v0x146e313b0_0;
    %assign/vec4 v0x146e31440_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x146e30040;
T_2 ;
    %wait E_0x146e30670;
    %load/vec4 v0x146e310e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x146e31570_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x146e30e50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x146e30c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e313b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e31440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x146e31620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e30fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e31040_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x146e31570_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x146e30e50_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x146e30e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e31040_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x146e30e50_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x146e30e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e31040_0, 0;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e31040_0, 0;
T_2.3 ;
    %load/vec4 v0x146e31570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.6 ;
    %load/vec4 v0x146e31180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x146e31570_0, 0;
T_2.11 ;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x146e30da0_0, 0;
    %load/vec4 v0x146e30fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x146e31570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x146e30c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e30fa0_0, 0;
T_2.13 ;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x146e30da0_0, 0;
    %load/vec4 v0x146e30fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x146e30c90_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x146e31570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e30fa0_0, 0;
T_2.15 ;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x146e30da0_0, 0;
    %load/vec4 v0x146e30fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x146e30c90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x146e31570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e30fa0_0, 0;
T_2.17 ;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %load/vec4 v0x146e31040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %load/vec4 v0x146e31570_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0x146e30c90_0;
    %pad/u 32;
    %load/vec4 v0x146e30da0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.23, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x146e30c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146e30fa0_0, 0;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v0x146e30c90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x146e30c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e30fa0_0, 0;
T_2.24 ;
    %jmp T_2.22;
T_2.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146e30fa0_0, 0;
T_2.22 ;
T_2.19 ;
    %load/vec4 v0x146e31040_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.27, 9;
    %load/vec4 v0x146e31570_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.25, 8;
    %load/vec4 v0x146e31440_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x146e30c90_0;
    %assign/vec4/off/d v0x146e31620_0, 4, 5;
T_2.25 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x146e11d90;
T_3 ;
    %vpi_call 2 22 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x146e11d90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e31750_0, 0, 1;
T_3.0 ;
    %delay 10, 0;
    %load/vec4 v0x146e31750_0;
    %inv;
    %store/vec4 v0x146e31750_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x146e11d90;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e317e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e31870_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e317e0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e317e0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e317e0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x146e1c740_0, 0, 8;
    %fork TD_rx_tb.send_byte, S_0x146e11f00;
    %join;
    %delay 100000, 0;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0x146e1c740_0, 0, 8;
    %fork TD_rx_tb.send_byte, S_0x146e11f00;
    %join;
    %delay 100000, 0;
    %vpi_call 2 56 "$stop" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./test/rx_tb.v";
    "/Users/baijiale/Documents/Code/fpga-design-uestc/stage1/task6_uart/mod/rx.v";
