<?xml version="1.0" encoding="utf-8"?>
<feed xmlns="http://www.w3.org/2005/Atom"><title>HPC@TechBar</title><link href="/" rel="alternate"></link><link href="/feeds/display.atom.xml" rel="self"></link><id>/</id><updated>2017-11-27T00:00:00+08:00</updated><entry><title>Display Serial Interface (DSI) by MIPI</title><link href="/display-mipi-format.html" rel="alternate"></link><published>2017-11-27T00:00:00+08:00</published><updated>2017-11-27T00:00:00+08:00</updated><author><name>HP Chang</name></author><id>tag:,2017-10-12:display-mipi-format.html</id><summary type="html">&lt;p&gt;One of the biggest change in mobile technology is higher display resolustion with faster interface. I would like to describe how image content transfer from digital binary to pixel’s crystal. This article is motivated by many discussions with Chun-Hsi, Bowen and Scott.&lt;/p&gt;
&lt;p&gt;&lt;img src="/res/tablet-313002_1280.jpg" alt="Figure tablet display" title="Tablet display by Mocho on pixabay" style="width: 640px;" /&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Image source via Mocho by &lt;a href="https://pixabay.com/en/tablet-screen-monitor-phone-pc-313002/"&gt;pixabay&lt;/a&gt;&lt;/em&gt;&lt;/p&gt;
&lt;h2&gt;Overview of Display System&lt;/h2&gt;
&lt;p&gt;Let's look inside of a thin-film transistor(TFT) LCD &lt;sup id="fnref:LCD"&gt;&lt;a class="footnote-ref" href="#fn:LCD" rel="footnote"&gt;1&lt;/a&gt;&lt;/sup&gt; panel:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;TFTs are subjected to varying voltages to change orientation of molecules in the liquid crystal suspension. This adjust the amount of light allowed to pass through, thereby changing the colour picture.&lt;/li&gt;
&lt;li&gt;Each unit pixel has a TFT, a pixel electrode (IT0), and a storage capacitor (Cs). &lt;/li&gt;
&lt;li&gt;Each is individually addressable from the pads at the ends of the rows and columns connecting through the matrix.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;The job of display driving IC is to receive digital data from host and control associated timing and voltage of each pixel on matrix TFT panel. Above is all about physical control. Let's look at how we achieve so fast digital transmission from frame data. &lt;/p&gt;
&lt;p&gt;&lt;img alt="enter image description here" src="https://lh3.googleusercontent.com/a6LGieR1SQvd279gX7koknqjzUKxsDzpnYJJ7Ss1wJGxuJjVenXLqI2Ul03U75EwiEMFc1DkxsJDeg=s600" /&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Image source via MIPI introduction by Ryan&lt;/em&gt;&lt;/p&gt;
&lt;p&gt;&lt;a href="https://www.synopsys.com/designware-ip/technical-bulletin/implementing-mipi-camera.html"&gt;The mobile market, specifically smartphones, has been growing immensely in the past 10 years while MIPI CSI-2 and DSI have been the interfaces of choice to enable multiple cameras and some displays in mobile devices...Both interfaces utilize the same physical layer – MIPI D-PHY – to transmit data to the application processor or SoC.&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;Taking the Qualcomm S805(image&lt;sup id="fnref:S805_syna_image"&gt;&lt;a class="footnote-ref" href="#fn:S805_syna_image" rel="footnote"&gt;2&lt;/a&gt;&lt;/sup&gt;, table#1&lt;sup id="fnref:S805_table_1"&gt;&lt;a class="footnote-ref" href="#fn:S805_table_1" rel="footnote"&gt;3&lt;/a&gt;&lt;/sup&gt;) as example. Due to 1440x2560x32bppx60fps picture bandwidth, it uses two &lt;strong&gt;DSI&lt;/strong&gt; ports(D-PHY 1.01, 1.0Gbps/lane) with 4 lanes each to drive the display in halves of 720×2560 pixels as below figure.&lt;/p&gt;
&lt;h2&gt;DSI Video mode&lt;/h2&gt;
&lt;p&gt;Video mode refers to transactions taking the form of a real-time pixel stream. The host provides video data, that is, pixel values, and synchronization information, that is, Vsync, Hsync, data enable, and the pixel clock.&lt;/p&gt;
&lt;p&gt;&lt;img alt="enter image description here" src="https://lh3.googleusercontent.com/LoBKDYQEDrzuT67NSFFhF5Q27XzYol7pbmovHW6RCNCeRTtfn9KTLYuQ9bu9LWx2_cRsgVVFQcHIFw" /&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Image source via Qualcomm DSI Programming Guide LM80-P0598-2&lt;/em&gt; &lt;/p&gt;
&lt;p&gt;Let’s see the timing details associated in transmitting the video frame by RGB888 video format in 640×480 display&lt;sup id="fnref:RGB888"&gt;&lt;a class="footnote-ref" href="#fn:RGB888" rel="footnote"&gt;4&lt;/a&gt;&lt;/sup&gt;&lt;/p&gt;
&lt;p&gt;Then, we transfer above 2D timing info to serial DSI packet(VSS,HSS,RGB) on one video frame. As packet pixel stream(0x3E) inside a frame, packet is described with "data type", "word count", "24bpp" and "CRC. Those bytes of packet data are alignment with 4 DSI Data lines configuration(MIPI D-PHY).  &lt;/p&gt;
&lt;p&gt;&lt;img alt="enter image description here" src="https://lh3.googleusercontent.com/AaNkGJmC2wDEoqNQD0P70EJNDwTyzee9b0FHtGjpAf7rUOubLSz_q_VbyZWmyEJSqQylXHpTIK-jvQ=s1280" /&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Image source via datasheet of TI SN65DSI84 and STM AN4860&lt;/em&gt;&lt;/p&gt;
&lt;h2&gt;DSI Command mode&lt;/h2&gt;
&lt;p&gt;Besides video mode of DSI, &lt;strong&gt;command mode&lt;/strong&gt; of DSI is used to send DCS command(0x5) to control display behavior i.e. sleep in/out. There are short and long packet to support command mode and the format is described as follows.&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Short packet issues DCS sleep in command i.e. 0x05 0x10&lt;/li&gt;
&lt;li&gt;Long packet issues DCS long write(0x39) 
&lt;img alt="enter image description here" src="https://lh3.googleusercontent.com/a46M1QLJ6HaE3gNjXH_whL_JcrzRnIMunGmrC0me5eXlwoTcbrw4Y6eQE04qXcYHlXVdfiCZnPmamQ=s1200" /&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;em&gt;Image source via datasheet of ILITEK ILI9806E&lt;/em&gt;&lt;/p&gt;
&lt;h2&gt;Touch Disaply Driver Integration(TDDI)&lt;/h2&gt;
&lt;p&gt;We recognize the format from host to device. Now let's look it further to TDDI case.
Switching of the crystals in the LCD for display update functions lead to noises on the touch sensing. 
Synaptics' TDsync &lt;sup id="fnref:TDsync"&gt;&lt;a class="footnote-ref" href="#fn:TDsync" rel="footnote"&gt;5&lt;/a&gt;&lt;/sup&gt; technology synchronizes their active period, thus avoiding display noise. &lt;/p&gt;
&lt;div class="footnote"&gt;
&lt;hr /&gt;
&lt;ol&gt;
&lt;li id="fn:LCD"&gt;
&lt;p&gt;"liquid crystal display: active-matrix TFT liquid crystal display". Illustration. &lt;a href="https://www.britannica.com/technology/liquid-crystal-display?oasmId=60170"&gt;Encyclopædia Britannica Online. Web. 27 Nov. 2017&lt;/a&gt;&amp;#160;&lt;a class="footnote-backref" href="#fnref:LCD" rev="footnote" title="Jump back to footnote 1 in the text"&gt;&amp;#8617;&lt;/a&gt;&lt;/p&gt;
&lt;/li&gt;
&lt;li id="fn:S805_syna_image"&gt;
&lt;p&gt;&lt;a href="http://www.turnhardware.net/?p=10088"&gt;R63319 display driver support 1440x2560&lt;/a&gt;&amp;#160;&lt;a class="footnote-backref" href="#fnref:S805_syna_image" rev="footnote" title="Jump back to footnote 2 in the text"&gt;&amp;#8617;&lt;/a&gt;&lt;/p&gt;
&lt;/li&gt;
&lt;li id="fn:S805_table_1"&gt;
&lt;p&gt;Table 1: Typical display resolutions supported in mobile devices using MIPI DSI and D-PHY from &lt;a href="https://lh3.googleusercontent.com/oQUU9Bm65VA53Q9O5WEmFQtS4kbLlEptwRAoU9r9ex_iGoMY_PaHHA8SL9cIo4ZU9RfEQnj7L0ePxQ=s1000"&gt;"Choose the Right Storage, Display Interfaces for Low-Power Mobile SoCs" by Hezi Saar&lt;/a&gt;&amp;#160;&lt;a class="footnote-backref" href="#fnref:S805_table_1" rev="footnote" title="Jump back to footnote 3 in the text"&gt;&amp;#8617;&lt;/a&gt;&lt;/p&gt;
&lt;/li&gt;
&lt;li id="fn:RGB888"&gt;
&lt;p&gt;&lt;a href="https://blogs.synopsys.com/vip-central/2015/02/10/video-frame-transmission-in-mipi-dsi/"&gt;In RGB888 data format, each pixel has 3 bytes (24bits) of information, 1byte (8bits) for each component (R and G and B).  In 640×480 resolution frame, each line has 640 pixels and frame has 480 lines. Let’s see the timing information which needs to be sent along with this RGB data. Every video frame should have below information (in the order of sequence)&lt;/a&gt; i.e. VSYNC (Sync information), VBP (Vertical back porch timing information), VACT (Active video data along with horizontal back porch and front porch timing), VFP (Vertical front porch timing information)&amp;#160;&lt;a class="footnote-backref" href="#fnref:RGB888" rev="footnote" title="Jump back to footnote 4 in the text"&gt;&amp;#8617;&lt;/a&gt;&lt;/p&gt;
&lt;/li&gt;
&lt;li id="fn:TDsync"&gt;
&lt;p&gt;&lt;a href="http://www.synaptics.com/sites/default/files/tdsync-eliminates-smartphone-tablet-display-noise.pdf"&gt;The superior touch performance enabled by TDsync technology is available with Synaptics In-Cell
touchscreen controller implementations. Focused engineering investments and strategic acquisitions have
made Synaptics the industry leader in display integration.&lt;/a&gt; &amp;#160;&lt;a class="footnote-backref" href="#fnref:TDsync" rev="footnote" title="Jump back to footnote 5 in the text"&gt;&amp;#8617;&lt;/a&gt;&lt;/p&gt;
&lt;/li&gt;
&lt;/ol&gt;
&lt;/div&gt;</summary><category term="display"></category><category term="display interface"></category><category term="mipi"></category></entry></feed>