// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module float64_add_subFloat64Sigs (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a,
        b,
        zSign,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 14'b1;
parameter    ap_ST_st2_fsm_1 = 14'b10;
parameter    ap_ST_st3_fsm_2 = 14'b100;
parameter    ap_ST_st4_fsm_3 = 14'b1000;
parameter    ap_ST_st5_fsm_4 = 14'b10000;
parameter    ap_ST_st6_fsm_5 = 14'b100000;
parameter    ap_ST_st7_fsm_6 = 14'b1000000;
parameter    ap_ST_st8_fsm_7 = 14'b10000000;
parameter    ap_ST_st9_fsm_8 = 14'b100000000;
parameter    ap_ST_st10_fsm_9 = 14'b1000000000;
parameter    ap_ST_st11_fsm_10 = 14'b10000000000;
parameter    ap_ST_st12_fsm_11 = 14'b100000000000;
parameter    ap_ST_st13_fsm_12 = 14'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 14'b10000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv64_7FFFFFFFFFFFFFFF = 64'b111111111111111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv63_0 = 63'b000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv62_0 = 62'b00000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv64_7FF0000000000000 = 64'b111111111110000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_18 = 5'b11000;
parameter    ap_const_lv5_8 = 5'b1000;
parameter    ap_const_lv12_FFF = 12'b111111111111;
parameter    ap_const_lv7_1F = 7'b11111;
parameter    ap_const_lv7_7F = 7'b1111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] a;
input  [63:0] b;
input  [0:0] zSign;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[63:0] ap_return;
(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm = 14'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_32;
reg   [31:0] float_exception_flags = 32'b00000000000000000000000000000000;
reg   [31:0] float_rounding_mode = 32'b00000000000000000000000000000000;
wire   [7:0] countLeadingZerosHigh_address0;
reg    countLeadingZerosHigh_ce0;
wire   [3:0] countLeadingZerosHigh_q0;
wire   [63:0] grp_float64_add_propagateFloat64NaN_fu_268_ap_return;
reg   [63:0] reg_294;
wire   [0:0] tmp_fu_373_p2;
wire   [0:0] tmp_25_fu_379_p3;
wire   [0:0] grp_fu_278_p2;
wire   [0:0] tmp_10_fu_439_p2;
wire   [0:0] tmp_5_fu_461_p2;
wire   [0:0] tmp_s_fu_543_p2;
wire   [0:0] tmp_3_fu_627_p2;
wire   [10:0] aExp_fu_301_p4;
reg   [10:0] aExp_reg_1061;
wire   [10:0] bExp_fu_317_p4;
reg   [10:0] bExp_reg_1066;
wire   [51:0] tmp_13_fu_341_p1;
reg   [51:0] tmp_13_reg_1071;
wire   [62:0] aSig_cast1_cast_fu_353_p1;
wire   [51:0] tmp_14_fu_357_p1;
reg   [51:0] tmp_14_reg_1082;
wire   [62:0] bSig_cast1_cast_fu_369_p1;
reg   [0:0] tmp_reg_1093;
reg   [0:0] tmp_25_reg_1097;
reg   [0:0] tmp_6_reg_1101;
wire   [10:0] p_s_fu_387_p3;
wire   [10:0] p_2_fu_395_p3;
wire   [0:0] tmp_12_fu_403_p2;
reg   [0:0] tmp_12_reg_1115;
wire   [0:0] tmp_18_fu_409_p2;
reg   [0:0] tmp_18_reg_1119;
wire   [63:0] tmp_i2_fu_425_p3;
reg   [0:0] tmp_5_reg_1131;
wire   [62:0] aSig_3_fu_483_p3;
reg   [62:0] aSig_3_reg_1135;
wire   [10:0] count_assign_1_fu_511_p2;
reg   [10:0] count_assign_1_reg_1142;
wire   [0:0] tmp_i3_fu_517_p2;
reg   [0:0] tmp_i3_reg_1147;
reg   [4:0] tmp_35_reg_1153;
wire   [63:0] tmp_26_i_fu_537_p2;
reg   [63:0] tmp_26_i_reg_1158;
wire   [63:0] tmp_72_i_fu_557_p2;
reg   [0:0] tmp_1_reg_1171;
wire   [62:0] bSig_2_fu_585_p3;
reg   [62:0] bSig_2_reg_1175;
wire   [10:0] expDiff_1_fu_593_p3;
reg   [10:0] expDiff_1_reg_1183;
wire   [0:0] icmp9_fu_615_p2;
reg   [0:0] icmp9_reg_1189;
wire   [5:0] tmp_23_i_fu_621_p2;
reg   [5:0] tmp_23_i_reg_1194;
wire   [62:0] z_4_fu_707_p3;
reg   [62:0] z_4_reg_1202;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_164;
wire   [63:0] zSig_1_fu_731_p2;
reg   [63:0] zSig_1_reg_1207;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_173;
wire   [0:0] grp_fu_288_p2;
reg   [0:0] zSign_assign_reg_1212;
wire   [0:0] icmp1_fu_747_p2;
reg   [0:0] icmp1_reg_1217;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_190;
wire   [31:0] tmp_28_fu_767_p3;
reg   [31:0] tmp_28_reg_1222;
wire   [0:0] icmp2_fu_785_p2;
reg   [0:0] icmp2_reg_1228;
wire   [0:0] tmp_i5_fu_794_p2;
reg   [0:0] tmp_i5_reg_1235;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_211;
wire   [0:0] tmp_2_i1_fu_826_p2;
reg   [0:0] tmp_2_i1_reg_1240;
reg   [61:0] tmp_21_reg_1245;
wire   [0:0] tmp_28_i1_fu_842_p2;
reg   [0:0] tmp_28_i1_reg_1250;
wire   [0:0] sel_tmp1_i1_fu_853_p2;
reg   [0:0] sel_tmp1_i1_reg_1255;
wire   [63:0] zSig_fu_899_p2;
reg   [63:0] zSig_reg_1260;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_228;
wire   [0:0] icmp3_fu_926_p2;
reg   [0:0] icmp3_reg_1265;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_239;
wire   [5:0] tmp24_fu_994_p2;
reg   [5:0] tmp24_reg_1275;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_250;
wire   [11:0] tmp_i3_12_fu_1034_p2;
reg   [11:0] tmp_i3_12_reg_1280;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_259;
wire   [63:0] tmp_74_i_fu_1044_p2;
reg   [63:0] tmp_74_i_reg_1285;
wire    grp_float64_add_roundAndPackFloat64_fu_255_ap_start;
wire    grp_float64_add_roundAndPackFloat64_fu_255_ap_done;
wire    grp_float64_add_roundAndPackFloat64_fu_255_ap_idle;
wire    grp_float64_add_roundAndPackFloat64_fu_255_ap_ready;
wire   [0:0] grp_float64_add_roundAndPackFloat64_fu_255_zSign;
wire   [11:0] grp_float64_add_roundAndPackFloat64_fu_255_zExp;
wire   [63:0] grp_float64_add_roundAndPackFloat64_fu_255_zSig;
wire   [31:0] grp_float64_add_roundAndPackFloat64_fu_255_float_rounding_mode;
wire   [31:0] grp_float64_add_roundAndPackFloat64_fu_255_float_exception_flags_i;
wire   [31:0] grp_float64_add_roundAndPackFloat64_fu_255_float_exception_flags_o;
wire    grp_float64_add_roundAndPackFloat64_fu_255_float_exception_flags_o_ap_vld;
wire   [63:0] grp_float64_add_roundAndPackFloat64_fu_255_ap_return;
wire   [63:0] grp_float64_add_propagateFloat64NaN_fu_268_a;
wire   [63:0] grp_float64_add_propagateFloat64NaN_fu_268_b;
wire   [31:0] grp_float64_add_propagateFloat64NaN_fu_268_float_exception_flags_i;
wire   [31:0] grp_float64_add_propagateFloat64NaN_fu_268_float_exception_flags_o;
wire    grp_float64_add_propagateFloat64NaN_fu_268_float_exception_flags_o_ap_vld;
reg   [62:0] aSig_s_phi_fu_147_p4;
reg   [62:0] aSig_s_reg_144;
wire   [62:0] bSig_4_fu_713_p4;
reg   [62:0] tmp_19_phi_fu_156_p4;
reg   [62:0] tmp_19_reg_153;
reg   [10:0] zExp_1_reg_162;
reg   [10:0] zExp_reg_172;
reg   [63:0] zSig_assign_phi_fu_185_p4;
reg   [63:0] zSig_assign_reg_182;
wire   [62:0] z_5_fu_874_p3;
reg   [62:0] bSig_s_phi_fu_195_p4;
reg   [62:0] bSig_s_reg_192;
wire   [62:0] aSig_1_fu_881_p4;
reg   [62:0] tmp_17_phi_fu_204_p4;
reg   [62:0] tmp_17_reg_201;
reg   [10:0] zExp2_reg_210;
reg   [0:0] zSign_assign_1_reg_222;
reg   [63:0] p_0_phi_fu_236_p16;
reg   [63:0] p_0_reg_232;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_333;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_bdd_340;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_365;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_373;
reg    grp_float64_add_roundAndPackFloat64_fu_255_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_391;
wire   [63:0] tmp_85_i_i_i_fu_960_p1;
wire   [31:0] float_exception_flags_assign_i_fu_449_p2;
wire   [11:0] aExp_cast_fu_313_p1;
wire   [11:0] bExp_cast_fu_327_p1;
wire   [11:0] expDiff_fu_331_p2;
wire   [61:0] aSig_fu_345_p3;
wire   [61:0] bSig_fu_361_p3;
wire   [0:0] grp_fu_283_p2;
wire   [0:0] tmp_20_fu_419_p2;
wire   [61:0] tmp_9_fu_433_p2;
wire   [62:0] aSig_2_fu_473_p4;
wire   [11:0] expDiff_2_fu_467_p2;
wire   [11:0] expDiff_3_fu_495_p3;
wire   [10:0] tmp_34_fu_507_p1;
wire   [5:0] tmp_33_fu_503_p1;
wire   [63:0] aSig_3_cast_fu_491_p1;
wire   [5:0] tmp_25_i_fu_533_p1;
wire   [63:0] tmp_i1_fu_549_p3;
wire   [10:0] tmp_2_fu_337_p1;
wire   [0:0] tmp_4_fu_563_p2;
wire   [62:0] bSig_1_fu_575_p4;
wire   [10:0] expDiff_2_cast_fu_569_p2;
wire   [4:0] tmp_29_fu_605_p4;
wire   [5:0] tmp_26_fu_601_p1;
wire   [5:0] tmp_21_i_cast_fu_638_p1;
wire   [62:0] tmp_22_i_fu_641_p2;
wire   [0:0] tmp_36_fu_651_p1;
wire   [0:0] tmp_27_i_fu_646_p2;
wire   [61:0] tmp_23_fu_661_p4;
wire   [0:0] tmp_2_i_fu_655_p2;
wire   [0:0] tmp_28_i_fu_679_p2;
wire   [0:0] icmp_fu_633_p2;
wire   [0:0] sel_tmp_i_fu_688_p2;
wire   [0:0] sel_tmp1_i_fu_693_p2;
wire   [62:0] tmp_24_fu_671_p3;
wire   [62:0] z_5_cast_fu_684_p1;
wire   [62:0] z_2_fu_699_p3;
wire   [63:0] tmp_19_cast_fu_727_p1;
wire   [63:0] aSig_cast_fu_723_p1;
wire   [31:0] tmp_37_fu_737_p4;
wire   [31:0] tmp_38_fu_753_p1;
wire   [31:0] tmp_27_fu_757_p4;
wire   [15:0] tmp_39_fu_775_p4;
wire   [5:0] tmp_21_i7_cast_fu_799_p1;
wire   [63:0] bSig_2_cast_fu_791_p1;
wire   [5:0] tmp_25_i1_fu_807_p1;
wire   [63:0] tmp_26_i1_fu_810_p2;
wire   [62:0] tmp_22_i8_fu_802_p2;
wire   [0:0] tmp_32_fu_822_p1;
wire   [0:0] tmp_27_i1_fu_816_p2;
wire   [0:0] sel_tmp_i1_fu_847_p2;
wire   [62:0] tmp_22_fu_858_p3;
wire   [62:0] z_1_cast_fu_864_p1;
wire   [62:0] z_fu_867_p3;
wire   [63:0] tmp_17_cast_fu_895_p1;
wire   [63:0] bSig_cast_fu_891_p1;
wire   [31:0] tmp_40_fu_905_p2;
wire   [31:0] p_a_i_i_i_fu_910_p3;
wire   [7:0] tmp_41_fu_916_p4;
wire   [7:0] tmp_30_fu_932_p4;
wire   [7:0] tmp_31_fu_942_p4;
wire   [7:0] p_v_fu_952_p3;
wire   [4:0] shiftCount_fu_972_p3;
wire   [4:0] p_i_i_i_fu_965_p3;
wire   [4:0] shiftCount_1_i_i_i_fu_979_p3;
wire   [5:0] shiftCount_1_i_i_i_cast_fu_986_p1;
wire   [5:0] countLeadingZerosHigh_load_cas_fu_990_p1;
wire   [11:0] zExp2_cast_fu_1000_p1;
wire   [6:0] tmp24_cast_fu_1010_p1;
wire   [6:0] tmp25_cast_cast_fu_1013_p3;
wire   [6:0] shiftCount_1_fu_1020_p2;
wire   [11:0] zExp_2_fu_1004_p2;
wire  signed [11:0] shiftCount_3_cast_fu_1030_p1;
wire  signed [31:0] shiftCount_3_cast1_fu_1026_p1;
wire   [5:0] tmp_73_i_fu_1040_p1;
reg   [63:0] ap_return_preg = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [13:0] ap_NS_fsm;
reg    ap_sig_bdd_310;
reg    ap_sig_bdd_315;


float64_add_subFloat64Sigs_countLeadingZerosHigh #(
    .DataWidth( 4 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
countLeadingZerosHigh_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( countLeadingZerosHigh_address0 ),
    .ce0( countLeadingZerosHigh_ce0 ),
    .q0( countLeadingZerosHigh_q0 )
);

float64_add_roundAndPackFloat64 grp_float64_add_roundAndPackFloat64_fu_255(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_float64_add_roundAndPackFloat64_fu_255_ap_start ),
    .ap_done( grp_float64_add_roundAndPackFloat64_fu_255_ap_done ),
    .ap_idle( grp_float64_add_roundAndPackFloat64_fu_255_ap_idle ),
    .ap_ready( grp_float64_add_roundAndPackFloat64_fu_255_ap_ready ),
    .zSign( grp_float64_add_roundAndPackFloat64_fu_255_zSign ),
    .zExp( grp_float64_add_roundAndPackFloat64_fu_255_zExp ),
    .zSig( grp_float64_add_roundAndPackFloat64_fu_255_zSig ),
    .float_rounding_mode( grp_float64_add_roundAndPackFloat64_fu_255_float_rounding_mode ),
    .float_exception_flags_i( grp_float64_add_roundAndPackFloat64_fu_255_float_exception_flags_i ),
    .float_exception_flags_o( grp_float64_add_roundAndPackFloat64_fu_255_float_exception_flags_o ),
    .float_exception_flags_o_ap_vld( grp_float64_add_roundAndPackFloat64_fu_255_float_exception_flags_o_ap_vld ),
    .ap_return( grp_float64_add_roundAndPackFloat64_fu_255_ap_return )
);

float64_add_propagateFloat64NaN grp_float64_add_propagateFloat64NaN_fu_268(
    .a( grp_float64_add_propagateFloat64NaN_fu_268_a ),
    .b( grp_float64_add_propagateFloat64NaN_fu_268_b ),
    .float_exception_flags_i( grp_float64_add_propagateFloat64NaN_fu_268_float_exception_flags_i ),
    .float_exception_flags_o( grp_float64_add_propagateFloat64NaN_fu_268_float_exception_flags_o ),
    .float_exception_flags_o_ap_vld( grp_float64_add_propagateFloat64NaN_fu_268_float_exception_flags_o_ap_vld ),
    .ap_return( grp_float64_add_propagateFloat64NaN_fu_268_ap_return )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_return_preg
    if (ap_rst == 1'b1) begin
        ap_return_preg <= ap_const_lv64_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) & ~(((~(ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_1_reg_1171)) | (~(ap_const_lv1_0 == tmp_25_reg_1097) & (ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_5_reg_1131)) | ((ap_const_lv1_0 == tmp_25_reg_1097) & (ap_const_lv1_0 == tmp_reg_1093) & ~(ap_const_lv1_0 == tmp_12_reg_1115) & (ap_const_lv1_0 == tmp_6_reg_1101)) | ((ap_const_lv1_0 == tmp_25_reg_1097) & ~(ap_const_lv1_0 == tmp_18_reg_1119) & (ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_6_reg_1101))) & (ap_const_logic_0 == grp_float64_add_roundAndPackFloat64_fu_255_ap_done)))) begin
            ap_return_preg <= p_0_phi_fu_236_p16;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_float64_add_roundAndPackFloat64_fu_255_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_float64_add_roundAndPackFloat64_fu_255_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
            grp_float64_add_roundAndPackFloat64_fu_255_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_float64_add_roundAndPackFloat64_fu_255_ap_ready)) begin
            grp_float64_add_roundAndPackFloat64_fu_255_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_25_fu_379_p3) & (ap_const_lv1_0 == grp_fu_278_p2) & (ap_const_lv1_0 == tmp_12_fu_403_p2) & ~(ap_const_lv1_0 == tmp_18_fu_409_p2))) begin
        aSig_s_reg_144 <= aSig_cast1_cast_fu_353_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_25_reg_1097))) begin
        aSig_s_reg_144 <= z_4_reg_1202;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_25_fu_379_p3) & (ap_const_lv1_0 == grp_fu_278_p2) & ~(ap_const_lv1_0 == tmp_12_fu_403_p2))) begin
        bSig_s_reg_192 <= bSig_cast1_cast_fu_369_p1;
    end else if ((~(ap_const_lv1_0 == tmp_reg_1093) & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7))) begin
        bSig_s_reg_192 <= z_5_fu_874_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_25_fu_379_p3) & ~(ap_const_lv1_0 == grp_fu_278_p2) & ~(ap_const_lv1_0 == tmp_10_fu_439_p2))) begin
        float_exception_flags <= float_exception_flags_assign_i_fu_449_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_25_fu_379_p3) & ~(ap_const_lv1_0 == grp_fu_278_p2) & (ap_const_lv1_0 == tmp_10_fu_439_p2) & (ap_const_logic_1 == grp_float64_add_propagateFloat64NaN_fu_268_float_exception_flags_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_25_fu_379_p3) & ~(ap_const_lv1_0 == tmp_5_fu_461_p2) & (ap_const_lv1_0 == tmp_s_fu_543_p2) & (ap_const_logic_1 == grp_float64_add_propagateFloat64NaN_fu_268_float_exception_flags_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_fu_278_p2) & ~(tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_3_fu_627_p2) & (ap_const_logic_1 == grp_float64_add_propagateFloat64NaN_fu_268_float_exception_flags_o_ap_vld)))) begin
        float_exception_flags <= grp_float64_add_propagateFloat64NaN_fu_268_float_exception_flags_o;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) & (ap_const_logic_1 == grp_float64_add_roundAndPackFloat64_fu_255_float_exception_flags_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) & ((~(ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_1_reg_1171)) | (~(ap_const_lv1_0 == tmp_25_reg_1097) & (ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_5_reg_1131)) | ((ap_const_lv1_0 == tmp_25_reg_1097) & (ap_const_lv1_0 == tmp_reg_1093) & ~(ap_const_lv1_0 == tmp_12_reg_1115) & (ap_const_lv1_0 == tmp_6_reg_1101)) | ((ap_const_lv1_0 == tmp_25_reg_1097) & ~(ap_const_lv1_0 == tmp_18_reg_1119) & (ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_6_reg_1101))) & (ap_const_logic_1 == grp_float64_add_roundAndPackFloat64_fu_255_float_exception_flags_o_ap_vld)))) begin
        float_exception_flags <= grp_float64_add_roundAndPackFloat64_fu_255_float_exception_flags_o;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_fu_278_p2) & ~(tmp_fu_373_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_3_fu_627_p2))) begin
        p_0_reg_232 <= a;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_25_fu_379_p3) & (ap_const_lv1_0 == grp_fu_278_p2) & (ap_const_lv1_0 == tmp_12_fu_403_p2) & (ap_const_lv1_0 == tmp_18_fu_409_p2))) begin
        p_0_reg_232 <= tmp_i2_fu_425_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_25_fu_379_p3) & ~(ap_const_lv1_0 == grp_fu_278_p2) & ~(ap_const_lv1_0 == tmp_10_fu_439_p2))) begin
        p_0_reg_232 <= ap_const_lv64_7FFFFFFFFFFFFFFF;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_25_fu_379_p3) & ~(ap_const_lv1_0 == tmp_5_fu_461_p2) & ~(ap_const_lv1_0 == tmp_s_fu_543_p2))) begin
        p_0_reg_232 <= tmp_72_i_fu_557_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) & ((~(ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_1_reg_1171)) | (~(ap_const_lv1_0 == tmp_25_reg_1097) & (ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_5_reg_1131)) | ((ap_const_lv1_0 == tmp_25_reg_1097) & (ap_const_lv1_0 == tmp_reg_1093) & ~(ap_const_lv1_0 == tmp_12_reg_1115) & (ap_const_lv1_0 == tmp_6_reg_1101)) | ((ap_const_lv1_0 == tmp_25_reg_1097) & ~(ap_const_lv1_0 == tmp_18_reg_1119) & (ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_6_reg_1101))) & ~(((~(ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_1_reg_1171)) | (~(ap_const_lv1_0 == tmp_25_reg_1097) & (ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_5_reg_1131)) | ((ap_const_lv1_0 == tmp_25_reg_1097) & (ap_const_lv1_0 == tmp_reg_1093) & ~(ap_const_lv1_0 == tmp_12_reg_1115) & (ap_const_lv1_0 == tmp_6_reg_1101)) | ((ap_const_lv1_0 == tmp_25_reg_1097) & ~(ap_const_lv1_0 == tmp_18_reg_1119) & (ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_6_reg_1101))) & (ap_const_logic_0 == grp_float64_add_roundAndPackFloat64_fu_255_ap_done)))) begin
        p_0_reg_232 <= grp_float64_add_roundAndPackFloat64_fu_255_ap_return;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1))) begin
        p_0_reg_232 <= reg_294;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_25_fu_379_p3) & (ap_const_lv1_0 == grp_fu_278_p2) & ~(ap_const_lv1_0 == tmp_12_fu_403_p2))) begin
                tmp_17_reg_201[62 : 10] <= aSig_cast1_cast_fu_353_p1[62 : 10];
    end else if ((~(ap_const_lv1_0 == tmp_reg_1093) & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7))) begin
                tmp_17_reg_201[62 : 10] <= aSig_1_fu_881_p4[62 : 10];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_25_fu_379_p3) & (ap_const_lv1_0 == grp_fu_278_p2) & (ap_const_lv1_0 == tmp_12_fu_403_p2) & ~(ap_const_lv1_0 == tmp_18_fu_409_p2))) begin
                tmp_19_reg_153[62 : 10] <= bSig_cast1_cast_fu_369_p1[62 : 10];
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_25_reg_1097))) begin
                tmp_19_reg_153[62 : 10] <= bSig_4_fu_713_p4[62 : 10];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        if (ap_sig_bdd_315) begin
            zExp2_reg_210 <= zExp_1_reg_162;
        end else if (ap_sig_bdd_310) begin
            zExp2_reg_210 <= zExp_reg_172;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_25_fu_379_p3) & (ap_const_lv1_0 == grp_fu_278_p2) & (ap_const_lv1_0 == tmp_12_fu_403_p2) & ~(ap_const_lv1_0 == tmp_18_fu_409_p2))) begin
        zExp_1_reg_162 <= p_s_fu_387_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_25_reg_1097))) begin
        zExp_1_reg_162 <= bExp_reg_1066;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_25_fu_379_p3) & (ap_const_lv1_0 == grp_fu_278_p2) & ~(ap_const_lv1_0 == tmp_12_fu_403_p2))) begin
        zExp_reg_172 <= p_2_fu_395_p3;
    end else if ((~(ap_const_lv1_0 == tmp_reg_1093) & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7))) begin
        zExp_reg_172 <= aExp_reg_1061;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        if (ap_sig_bdd_315) begin
            zSig_assign_reg_182 <= zSig_1_reg_1207;
        end else if (ap_sig_bdd_310) begin
            zSig_assign_reg_182 <= zSig_reg_1260;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        if (ap_sig_bdd_315) begin
            zSign_assign_1_reg_222 <= zSign_assign_reg_1212;
        end else if (ap_sig_bdd_310) begin
            zSign_assign_1_reg_222 <= zSign;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        aExp_reg_1061 <= {{a[ap_const_lv32_3E : ap_const_lv32_34]}};
        bExp_reg_1066 <= {{b[ap_const_lv32_3E : ap_const_lv32_34]}};
        tmp_13_reg_1071 <= tmp_13_fu_341_p1;
        tmp_14_reg_1082 <= tmp_14_fu_357_p1;
        tmp_reg_1093 <= tmp_fu_373_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_25_fu_379_p3) & (ap_const_lv1_0 == tmp_5_fu_461_p2))) begin
        aSig_3_reg_1135[62 : 10] <= aSig_3_fu_483_p3[62 : 10];
        count_assign_1_reg_1142 <= count_assign_1_fu_511_p2;
        tmp_26_i_reg_1158 <= tmp_26_i_fu_537_p2;
        tmp_35_reg_1153 <= {{count_assign_1_fu_511_p2[ap_const_lv32_A : ap_const_lv32_6]}};
        tmp_i3_reg_1147 <= tmp_i3_fu_517_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (ap_const_lv1_0 == grp_fu_278_p2) & ~(tmp_fu_373_p2 == ap_const_lv1_0))) begin
        bSig_2_reg_1175[62 : 10] <= bSig_2_fu_585_p3[62 : 10];
        expDiff_1_reg_1183 <= expDiff_1_fu_593_p3;
        icmp9_reg_1189 <= icmp9_fu_615_p2;
        tmp_23_i_reg_1194 <= tmp_23_i_fu_621_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (~(ap_const_lv1_0 == tmp_25_reg_1097) | ~(ap_const_lv1_0 == tmp_18_reg_1119) | ~(ap_const_lv1_0 == tmp_reg_1093) | ~(ap_const_lv1_0 == tmp_12_reg_1115)))) begin
        icmp1_reg_1217 <= icmp1_fu_747_p2;
        icmp2_reg_1228 <= icmp2_fu_785_p2;
        tmp_28_reg_1222 <= tmp_28_fu_767_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        icmp3_reg_1265 <= icmp3_fu_926_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_25_fu_379_p3) & ~(ap_const_lv1_0 == grp_fu_278_p2) & (ap_const_lv1_0 == tmp_10_fu_439_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_25_fu_379_p3) & ~(ap_const_lv1_0 == tmp_5_fu_461_p2) & (ap_const_lv1_0 == tmp_s_fu_543_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_fu_278_p2) & ~(tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_3_fu_627_p2)))) begin
        reg_294 <= grp_float64_add_propagateFloat64NaN_fu_268_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        sel_tmp1_i1_reg_1255 <= sel_tmp1_i1_fu_853_p2;
        tmp_21_reg_1245 <= {{tmp_22_i8_fu_802_p2[ap_const_lv32_3E : ap_const_lv32_1]}};
        tmp_28_i1_reg_1250 <= tmp_28_i1_fu_842_p2;
        tmp_2_i1_reg_1240 <= tmp_2_i1_fu_826_p2;
        tmp_i5_reg_1235 <= tmp_i5_fu_794_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        tmp24_reg_1275 <= tmp24_fu_994_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_25_fu_379_p3) & (ap_const_lv1_0 == grp_fu_278_p2))) begin
        tmp_12_reg_1115 <= tmp_12_fu_403_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_25_fu_379_p3) & (ap_const_lv1_0 == grp_fu_278_p2) & (ap_const_lv1_0 == tmp_12_fu_403_p2))) begin
        tmp_18_reg_1119 <= tmp_18_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(tmp_fu_373_p2 == ap_const_lv1_0))) begin
        tmp_1_reg_1171 <= grp_fu_278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0))) begin
        tmp_25_reg_1097 <= expDiff_fu_331_p2[ap_const_lv32_B];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_25_fu_379_p3))) begin
        tmp_5_reg_1131 <= tmp_5_fu_461_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_25_fu_379_p3))) begin
        tmp_6_reg_1101 <= grp_fu_278_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        tmp_74_i_reg_1285 <= tmp_74_i_fu_1044_p2;
        tmp_i3_12_reg_1280 <= tmp_i3_12_fu_1034_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (~(ap_const_lv1_0 == tmp_25_reg_1097) | ~(ap_const_lv1_0 == tmp_18_reg_1119)))) begin
        zSig_1_reg_1207 <= zSig_1_fu_731_p2;
        zSign_assign_reg_1212 <= grp_fu_288_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & (~(ap_const_lv1_0 == tmp_reg_1093) | ~(ap_const_lv1_0 == tmp_12_reg_1115)))) begin
        zSig_reg_1260 <= zSig_fu_899_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        z_4_reg_1202 <= z_4_fu_707_p3;
    end
end

always @ (tmp_25_reg_1097 or z_4_reg_1202 or ap_sig_cseq_ST_st4_fsm_3 or aSig_s_reg_144) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_25_reg_1097))) begin
        aSig_s_phi_fu_147_p4 = z_4_reg_1202;
    end else begin
        aSig_s_phi_fu_147_p4 = aSig_s_reg_144;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or tmp_reg_1093 or tmp_25_reg_1097 or tmp_6_reg_1101 or tmp_12_reg_1115 or tmp_18_reg_1119 or tmp_5_reg_1131 or tmp_1_reg_1171 or grp_float64_add_roundAndPackFloat64_fu_255_ap_done or ap_sig_cseq_ST_st13_fsm_12) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) & ~(((~(ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_1_reg_1171)) | (~(ap_const_lv1_0 == tmp_25_reg_1097) & (ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_5_reg_1131)) | ((ap_const_lv1_0 == tmp_25_reg_1097) & (ap_const_lv1_0 == tmp_reg_1093) & ~(ap_const_lv1_0 == tmp_12_reg_1115) & (ap_const_lv1_0 == tmp_6_reg_1101)) | ((ap_const_lv1_0 == tmp_25_reg_1097) & ~(ap_const_lv1_0 == tmp_18_reg_1119) & (ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_6_reg_1101))) & (ap_const_logic_0 == grp_float64_add_roundAndPackFloat64_fu_255_ap_done))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (tmp_reg_1093 or tmp_25_reg_1097 or tmp_6_reg_1101 or tmp_12_reg_1115 or tmp_18_reg_1119 or tmp_5_reg_1131 or tmp_1_reg_1171 or grp_float64_add_roundAndPackFloat64_fu_255_ap_done or ap_sig_cseq_ST_st13_fsm_12) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) & ~(((~(ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_1_reg_1171)) | (~(ap_const_lv1_0 == tmp_25_reg_1097) & (ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_5_reg_1131)) | ((ap_const_lv1_0 == tmp_25_reg_1097) & (ap_const_lv1_0 == tmp_reg_1093) & ~(ap_const_lv1_0 == tmp_12_reg_1115) & (ap_const_lv1_0 == tmp_6_reg_1101)) | ((ap_const_lv1_0 == tmp_25_reg_1097) & ~(ap_const_lv1_0 == tmp_18_reg_1119) & (ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_6_reg_1101))) & (ap_const_logic_0 == grp_float64_add_roundAndPackFloat64_fu_255_ap_done)))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (tmp_reg_1093 or tmp_25_reg_1097 or tmp_6_reg_1101 or tmp_12_reg_1115 or tmp_18_reg_1119 or tmp_5_reg_1131 or tmp_1_reg_1171 or grp_float64_add_roundAndPackFloat64_fu_255_ap_done or p_0_phi_fu_236_p16 or ap_sig_cseq_ST_st13_fsm_12 or ap_return_preg) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) & ~(((~(ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_1_reg_1171)) | (~(ap_const_lv1_0 == tmp_25_reg_1097) & (ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_5_reg_1131)) | ((ap_const_lv1_0 == tmp_25_reg_1097) & (ap_const_lv1_0 == tmp_reg_1093) & ~(ap_const_lv1_0 == tmp_12_reg_1115) & (ap_const_lv1_0 == tmp_6_reg_1101)) | ((ap_const_lv1_0 == tmp_25_reg_1097) & ~(ap_const_lv1_0 == tmp_18_reg_1119) & (ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_6_reg_1101))) & (ap_const_logic_0 == grp_float64_add_roundAndPackFloat64_fu_255_ap_done)))) begin
        ap_return = p_0_phi_fu_236_p16;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (ap_sig_bdd_250) begin
    if (ap_sig_bdd_250) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_259) begin
    if (ap_sig_bdd_259) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_391) begin
    if (ap_sig_bdd_391) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_340) begin
    if (ap_sig_bdd_340) begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_333) begin
    if (ap_sig_bdd_333) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_32) begin
    if (ap_sig_bdd_32) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_373) begin
    if (ap_sig_bdd_373) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_164) begin
    if (ap_sig_bdd_164) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_173) begin
    if (ap_sig_bdd_173) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_190) begin
    if (ap_sig_bdd_190) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_365) begin
    if (ap_sig_bdd_365) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_211) begin
    if (ap_sig_bdd_211) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_228) begin
    if (ap_sig_bdd_228) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_239) begin
    if (ap_sig_bdd_239) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

always @ (tmp_reg_1093 or ap_sig_cseq_ST_st8_fsm_7 or z_5_fu_874_p3 or bSig_s_reg_192) begin
    if ((~(ap_const_lv1_0 == tmp_reg_1093) & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7))) begin
        bSig_s_phi_fu_195_p4 = z_5_fu_874_p3;
    end else begin
        bSig_s_phi_fu_195_p4 = bSig_s_reg_192;
    end
end

always @ (ap_sig_cseq_ST_st9_fsm_8) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        countLeadingZerosHigh_ce0 = ap_const_logic_1;
    end else begin
        countLeadingZerosHigh_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_reg_1093 or tmp_25_reg_1097 or tmp_6_reg_1101 or tmp_12_reg_1115 or tmp_18_reg_1119 or tmp_5_reg_1131 or tmp_1_reg_1171 or grp_float64_add_roundAndPackFloat64_fu_255_ap_return or p_0_reg_232 or ap_sig_cseq_ST_st13_fsm_12) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) & ((~(ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_1_reg_1171)) | (~(ap_const_lv1_0 == tmp_25_reg_1097) & (ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_5_reg_1131)) | ((ap_const_lv1_0 == tmp_25_reg_1097) & (ap_const_lv1_0 == tmp_reg_1093) & ~(ap_const_lv1_0 == tmp_12_reg_1115) & (ap_const_lv1_0 == tmp_6_reg_1101)) | ((ap_const_lv1_0 == tmp_25_reg_1097) & ~(ap_const_lv1_0 == tmp_18_reg_1119) & (ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_6_reg_1101))))) begin
        p_0_phi_fu_236_p16 = grp_float64_add_roundAndPackFloat64_fu_255_ap_return;
    end else begin
        p_0_phi_fu_236_p16 = p_0_reg_232;
    end
end

always @ (tmp_reg_1093 or ap_sig_cseq_ST_st8_fsm_7 or aSig_1_fu_881_p4 or tmp_17_reg_201) begin
    if ((~(ap_const_lv1_0 == tmp_reg_1093) & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7))) begin
        tmp_17_phi_fu_204_p4 = aSig_1_fu_881_p4;
    end else begin
        tmp_17_phi_fu_204_p4 = tmp_17_reg_201;
    end
end

always @ (tmp_25_reg_1097 or ap_sig_cseq_ST_st4_fsm_3 or bSig_4_fu_713_p4 or tmp_19_reg_153) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_25_reg_1097))) begin
        tmp_19_phi_fu_156_p4 = bSig_4_fu_713_p4;
    end else begin
        tmp_19_phi_fu_156_p4 = tmp_19_reg_153;
    end
end

always @ (zSig_1_reg_1207 or ap_sig_cseq_ST_st5_fsm_4 or zSig_reg_1260 or ap_sig_bdd_310 or ap_sig_bdd_315) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        if (ap_sig_bdd_315) begin
            zSig_assign_phi_fu_185_p4 = zSig_1_reg_1207;
        end else if (ap_sig_bdd_310) begin
            zSig_assign_phi_fu_185_p4 = zSig_reg_1260;
        end else begin
            zSig_assign_phi_fu_185_p4 = 'bx;
        end
    end else begin
        zSig_assign_phi_fu_185_p4 = 'bx;
    end
end
always @ (ap_start or ap_CS_fsm or tmp_fu_373_p2 or tmp_25_fu_379_p3 or grp_fu_278_p2 or tmp_10_fu_439_p2 or tmp_5_fu_461_p2 or tmp_s_fu_543_p2 or tmp_3_fu_627_p2 or tmp_reg_1093 or tmp_25_reg_1097 or tmp_6_reg_1101 or tmp_12_fu_403_p2 or tmp_12_reg_1115 or tmp_18_fu_409_p2 or tmp_18_reg_1119 or tmp_5_reg_1131 or tmp_1_reg_1171 or grp_float64_add_roundAndPackFloat64_fu_255_ap_done) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if ((~(ap_start == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_fu_278_p2) & ~(tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_3_fu_627_p2))) begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end else if ((~(ap_start == ap_const_logic_0) & (ap_const_lv1_0 == grp_fu_278_p2) & ~(tmp_fu_373_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else if ((~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_25_fu_379_p3) & ~(ap_const_lv1_0 == tmp_5_fu_461_p2) & (ap_const_lv1_0 == tmp_s_fu_543_p2))) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else if ((~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_25_fu_379_p3) & (ap_const_lv1_0 == tmp_5_fu_461_p2))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else if ((~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_25_fu_379_p3) & ~(ap_const_lv1_0 == grp_fu_278_p2) & (ap_const_lv1_0 == tmp_10_fu_439_p2))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if ((~(ap_start == ap_const_logic_0) & (((tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_25_fu_379_p3) & (ap_const_lv1_0 == grp_fu_278_p2) & (ap_const_lv1_0 == tmp_12_fu_403_p2) & (ap_const_lv1_0 == tmp_18_fu_409_p2)) | ((tmp_fu_373_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_25_fu_379_p3) & ~(ap_const_lv1_0 == tmp_5_fu_461_p2) & ~(ap_const_lv1_0 == tmp_s_fu_543_p2)) | ((tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_25_fu_379_p3) & ~(ap_const_lv1_0 == grp_fu_278_p2) & ~(ap_const_lv1_0 == tmp_10_fu_439_p2)) | (~(ap_const_lv1_0 == grp_fu_278_p2) & ~(tmp_fu_373_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_3_fu_627_p2))))) begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end else if ((~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_25_fu_379_p3) & (ap_const_lv1_0 == grp_fu_278_p2) & (ap_const_lv1_0 == tmp_12_fu_403_p2) & ~(ap_const_lv1_0 == tmp_18_fu_409_p2))) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else if ((~(ap_start == ap_const_logic_0) & (tmp_fu_373_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_25_fu_379_p3) & (ap_const_lv1_0 == grp_fu_278_p2) & ~(ap_const_lv1_0 == tmp_12_fu_403_p2))) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            if (~(((~(ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_1_reg_1171)) | (~(ap_const_lv1_0 == tmp_25_reg_1097) & (ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_5_reg_1131)) | ((ap_const_lv1_0 == tmp_25_reg_1097) & (ap_const_lv1_0 == tmp_reg_1093) & ~(ap_const_lv1_0 == tmp_12_reg_1115) & (ap_const_lv1_0 == tmp_6_reg_1101)) | ((ap_const_lv1_0 == tmp_25_reg_1097) & ~(ap_const_lv1_0 == tmp_18_reg_1119) & (ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_6_reg_1101))) & (ap_const_logic_0 == grp_float64_add_roundAndPackFloat64_fu_255_ap_done))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign aExp_cast_fu_313_p1 = aExp_fu_301_p4;

assign aExp_fu_301_p4 = {{a[ap_const_lv32_3E : ap_const_lv32_34]}};

assign aSig_1_fu_881_p4 = {{{{ap_const_lv1_1}, {tmp_13_reg_1071}}}, {ap_const_lv10_0}};

assign aSig_2_fu_473_p4 = {{{{ap_const_lv1_1}, {tmp_13_fu_341_p1}}}, {ap_const_lv10_0}};

assign aSig_3_cast_fu_491_p1 = aSig_3_fu_483_p3;

assign aSig_3_fu_483_p3 = ((grp_fu_283_p2[0:0] === 1'b1) ? aSig_cast1_cast_fu_353_p1 : aSig_2_fu_473_p4);

assign aSig_cast1_cast_fu_353_p1 = aSig_fu_345_p3;

assign aSig_cast_fu_723_p1 = aSig_s_phi_fu_147_p4;

assign aSig_fu_345_p3 = {{tmp_13_fu_341_p1}, {ap_const_lv10_0}};


always @ (ap_CS_fsm) begin
    ap_sig_bdd_164 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_173 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_190 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_211 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_228 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_239 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_250 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_259 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end


always @ (tmp_reg_1093 or tmp_25_reg_1097 or tmp_12_reg_1115) begin
    ap_sig_bdd_310 = (~(ap_const_lv1_0 == tmp_reg_1093) | ((ap_const_lv1_0 == tmp_25_reg_1097) & ~(ap_const_lv1_0 == tmp_12_reg_1115)));
end


always @ (tmp_reg_1093 or tmp_25_reg_1097 or tmp_12_reg_1115 or tmp_18_reg_1119) begin
    ap_sig_bdd_315 = ((~(ap_const_lv1_0 == tmp_25_reg_1097) & (ap_const_lv1_0 == tmp_reg_1093)) | (~(ap_const_lv1_0 == tmp_18_reg_1119) & (ap_const_lv1_0 == tmp_reg_1093) & (ap_const_lv1_0 == tmp_12_reg_1115)));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_32 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_333 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_340 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_365 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_373 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_391 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

assign bExp_cast_fu_327_p1 = bExp_fu_317_p4;

assign bExp_fu_317_p4 = {{b[ap_const_lv32_3E : ap_const_lv32_34]}};

assign bSig_1_fu_575_p4 = {{{{ap_const_lv1_1}, {tmp_14_fu_357_p1}}}, {ap_const_lv10_0}};

assign bSig_2_cast_fu_791_p1 = bSig_2_reg_1175;

assign bSig_2_fu_585_p3 = ((tmp_4_fu_563_p2[0:0] === 1'b1) ? bSig_cast1_cast_fu_369_p1 : bSig_1_fu_575_p4);

assign bSig_4_fu_713_p4 = {{{{ap_const_lv1_1}, {tmp_14_reg_1082}}}, {ap_const_lv10_0}};

assign bSig_cast1_cast_fu_369_p1 = bSig_fu_361_p3;

assign bSig_cast_fu_891_p1 = bSig_s_phi_fu_195_p4;

assign bSig_fu_361_p3 = {{tmp_14_fu_357_p1}, {ap_const_lv10_0}};

assign countLeadingZerosHigh_address0 = tmp_85_i_i_i_fu_960_p1;

assign countLeadingZerosHigh_load_cas_fu_990_p1 = countLeadingZerosHigh_q0;

assign count_assign_1_fu_511_p2 = (ap_const_lv11_0 - tmp_34_fu_507_p1);

assign expDiff_1_fu_593_p3 = ((tmp_4_fu_563_p2[0:0] === 1'b1) ? expDiff_2_cast_fu_569_p2 : tmp_2_fu_337_p1);

assign expDiff_2_cast_fu_569_p2 = ($signed(ap_const_lv11_7FF) + $signed(tmp_2_fu_337_p1));

assign expDiff_2_fu_467_p2 = (ap_const_lv12_1 + expDiff_fu_331_p2);

assign expDiff_3_fu_495_p3 = ((grp_fu_283_p2[0:0] === 1'b1) ? expDiff_2_fu_467_p2 : expDiff_fu_331_p2);

assign expDiff_fu_331_p2 = (aExp_cast_fu_313_p1 - bExp_cast_fu_327_p1);

assign float_exception_flags_assign_i_fu_449_p2 = (float_exception_flags | ap_const_lv32_10);

assign grp_float64_add_propagateFloat64NaN_fu_268_a = a;

assign grp_float64_add_propagateFloat64NaN_fu_268_b = b;

assign grp_float64_add_propagateFloat64NaN_fu_268_float_exception_flags_i = float_exception_flags;

assign grp_float64_add_roundAndPackFloat64_fu_255_ap_start = grp_float64_add_roundAndPackFloat64_fu_255_ap_start_ap_start_reg;

assign grp_float64_add_roundAndPackFloat64_fu_255_float_exception_flags_i = float_exception_flags;

assign grp_float64_add_roundAndPackFloat64_fu_255_float_rounding_mode = float_rounding_mode;

assign grp_float64_add_roundAndPackFloat64_fu_255_zExp = tmp_i3_12_reg_1280;

assign grp_float64_add_roundAndPackFloat64_fu_255_zSig = tmp_74_i_reg_1285;

assign grp_float64_add_roundAndPackFloat64_fu_255_zSign = zSign_assign_1_reg_222;

assign grp_fu_278_p2 = (aExp_fu_301_p4 == ap_const_lv11_7FF? 1'b1: 1'b0);

assign grp_fu_283_p2 = (aExp_fu_301_p4 == ap_const_lv11_0? 1'b1: 1'b0);

assign grp_fu_288_p2 = (zSign ^ ap_const_lv1_1);

assign icmp1_fu_747_p2 = (tmp_37_fu_737_p4 == ap_const_lv32_0? 1'b1: 1'b0);

assign icmp2_fu_785_p2 = (tmp_39_fu_775_p4 == ap_const_lv16_0? 1'b1: 1'b0);

assign icmp3_fu_926_p2 = (tmp_41_fu_916_p4 == ap_const_lv8_0? 1'b1: 1'b0);

assign icmp9_fu_615_p2 = (tmp_29_fu_605_p4 == ap_const_lv5_0? 1'b1: 1'b0);

assign icmp_fu_633_p2 = (tmp_35_reg_1153 == ap_const_lv5_0? 1'b1: 1'b0);

assign p_2_fu_395_p3 = ((grp_fu_283_p2[0:0] === 1'b1) ? ap_const_lv11_1 : aExp_fu_301_p4);

assign p_a_i_i_i_fu_910_p3 = ((icmp2_reg_1228[0:0] === 1'b1) ? tmp_40_fu_905_p2 : tmp_28_reg_1222);

assign p_i_i_i_fu_965_p3 = ((icmp2_reg_1228[0:0] === 1'b1) ? ap_const_lv5_10 : ap_const_lv5_0);

assign p_s_fu_387_p3 = ((grp_fu_283_p2[0:0] === 1'b1) ? ap_const_lv11_1 : bExp_fu_317_p4);

assign p_v_fu_952_p3 = ((icmp3_fu_926_p2[0:0] === 1'b1) ? tmp_30_fu_932_p4 : tmp_31_fu_942_p4);

assign sel_tmp1_i1_fu_853_p2 = (icmp9_reg_1189 & sel_tmp_i1_fu_847_p2);

assign sel_tmp1_i_fu_693_p2 = (icmp_fu_633_p2 & sel_tmp_i_fu_688_p2);

assign sel_tmp_i1_fu_847_p2 = (tmp_i5_fu_794_p2 ^ ap_const_lv1_1);

assign sel_tmp_i_fu_688_p2 = (tmp_i3_reg_1147 ^ ap_const_lv1_1);

assign shiftCount_1_fu_1020_p2 = (tmp24_cast_fu_1010_p1 + tmp25_cast_cast_fu_1013_p3);

assign shiftCount_1_i_i_i_cast_fu_986_p1 = shiftCount_1_i_i_i_fu_979_p3;

assign shiftCount_1_i_i_i_fu_979_p3 = ((icmp3_reg_1265[0:0] === 1'b1) ? shiftCount_fu_972_p3 : p_i_i_i_fu_965_p3);

assign shiftCount_3_cast1_fu_1026_p1 = $signed(shiftCount_1_fu_1020_p2);

assign shiftCount_3_cast_fu_1030_p1 = $signed(shiftCount_1_fu_1020_p2);

assign shiftCount_fu_972_p3 = ((icmp2_reg_1228[0:0] === 1'b1) ? ap_const_lv5_18 : ap_const_lv5_8);

assign tmp24_cast_fu_1010_p1 = tmp24_reg_1275;

assign tmp24_fu_994_p2 = (shiftCount_1_i_i_i_cast_fu_986_p1 + countLeadingZerosHigh_load_cas_fu_990_p1);

assign tmp25_cast_cast_fu_1013_p3 = ((icmp1_reg_1217[0:0] === 1'b1) ? ap_const_lv7_1F : ap_const_lv7_7F);

assign tmp_10_fu_439_p2 = (tmp_9_fu_433_p2 == ap_const_lv62_0? 1'b1: 1'b0);

assign tmp_12_fu_403_p2 = (bSig_fu_361_p3 < aSig_fu_345_p3? 1'b1: 1'b0);

assign tmp_13_fu_341_p1 = a[51:0];

assign tmp_14_fu_357_p1 = b[51:0];

assign tmp_17_cast_fu_895_p1 = tmp_17_phi_fu_204_p4;

assign tmp_18_fu_409_p2 = (aSig_fu_345_p3 < bSig_fu_361_p3? 1'b1: 1'b0);

assign tmp_19_cast_fu_727_p1 = tmp_19_phi_fu_156_p4;

assign tmp_20_fu_419_p2 = (float_rounding_mode == ap_const_lv32_3? 1'b1: 1'b0);

assign tmp_21_i7_cast_fu_799_p1 = expDiff_1_reg_1183;

assign tmp_21_i_cast_fu_638_p1 = count_assign_1_reg_1142;

assign tmp_22_fu_858_p3 = {{tmp_21_reg_1245}, {tmp_2_i1_reg_1240}};

assign tmp_22_i8_fu_802_p2 = bSig_2_reg_1175 >> tmp_21_i7_cast_fu_799_p1;

assign tmp_22_i_fu_641_p2 = aSig_3_reg_1135 >> tmp_21_i_cast_fu_638_p1;

assign tmp_23_fu_661_p4 = {{tmp_22_i_fu_641_p2[ap_const_lv32_3E : ap_const_lv32_1]}};

assign tmp_23_i_fu_621_p2 = (ap_const_lv6_0 - tmp_26_fu_601_p1);

assign tmp_24_fu_671_p3 = {{tmp_23_fu_661_p4}, {tmp_2_i_fu_655_p2}};

assign tmp_25_fu_379_p3 = expDiff_fu_331_p2[ap_const_lv32_B];

assign tmp_25_i1_fu_807_p1 = tmp_23_i_reg_1194;

assign tmp_25_i_fu_533_p1 = tmp_33_fu_503_p1;

assign tmp_26_fu_601_p1 = expDiff_1_fu_593_p3[5:0];

assign tmp_26_i1_fu_810_p2 = bSig_2_cast_fu_791_p1 << tmp_25_i1_fu_807_p1;

assign tmp_26_i_fu_537_p2 = aSig_3_cast_fu_491_p1 << tmp_25_i_fu_533_p1;

assign tmp_27_fu_757_p4 = {{zSig_assign_phi_fu_185_p4[ap_const_lv32_3F : ap_const_lv32_20]}};

assign tmp_27_i1_fu_816_p2 = (tmp_26_i1_fu_810_p2 != ap_const_lv64_0? 1'b1: 1'b0);

assign tmp_27_i_fu_646_p2 = (tmp_26_i_reg_1158 != ap_const_lv64_0? 1'b1: 1'b0);

assign tmp_28_fu_767_p3 = ((icmp1_fu_747_p2[0:0] === 1'b1) ? tmp_38_fu_753_p1 : tmp_27_fu_757_p4);

assign tmp_28_i1_fu_842_p2 = (bSig_2_reg_1175 != ap_const_lv63_0? 1'b1: 1'b0);

assign tmp_28_i_fu_679_p2 = (aSig_3_reg_1135 != ap_const_lv63_0? 1'b1: 1'b0);

assign tmp_29_fu_605_p4 = {{expDiff_1_fu_593_p3[ap_const_lv32_A : ap_const_lv32_6]}};

assign tmp_2_fu_337_p1 = expDiff_fu_331_p2[10:0];

assign tmp_2_i1_fu_826_p2 = (tmp_32_fu_822_p1 | tmp_27_i1_fu_816_p2);

assign tmp_2_i_fu_655_p2 = (tmp_36_fu_651_p1 | tmp_27_i_fu_646_p2);

assign tmp_30_fu_932_p4 = {{p_a_i_i_i_fu_910_p3[ap_const_lv32_17 : ap_const_lv32_10]}};

assign tmp_31_fu_942_p4 = {{p_a_i_i_i_fu_910_p3[ap_const_lv32_1F : ap_const_lv32_18]}};

assign tmp_32_fu_822_p1 = tmp_22_i8_fu_802_p2[0:0];

assign tmp_33_fu_503_p1 = expDiff_3_fu_495_p3[5:0];

assign tmp_34_fu_507_p1 = expDiff_3_fu_495_p3[10:0];

assign tmp_36_fu_651_p1 = tmp_22_i_fu_641_p2[0:0];

assign tmp_37_fu_737_p4 = {{zSig_assign_phi_fu_185_p4[ap_const_lv32_3F : ap_const_lv32_20]}};

assign tmp_38_fu_753_p1 = zSig_assign_phi_fu_185_p4[31:0];

assign tmp_39_fu_775_p4 = {{tmp_28_fu_767_p3[ap_const_lv32_1F : ap_const_lv32_10]}};

assign tmp_3_fu_627_p2 = (aSig_fu_345_p3 == ap_const_lv62_0? 1'b1: 1'b0);

assign tmp_40_fu_905_p2 = tmp_28_reg_1222 << ap_const_lv32_10;

assign tmp_41_fu_916_p4 = {{p_a_i_i_i_fu_910_p3[ap_const_lv32_1F : ap_const_lv32_18]}};

assign tmp_4_fu_563_p2 = (bExp_fu_317_p4 == ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_5_fu_461_p2 = (bExp_fu_317_p4 == ap_const_lv11_7FF? 1'b1: 1'b0);

assign tmp_72_i_fu_557_p2 = (tmp_i1_fu_549_p3 | ap_const_lv64_7FF0000000000000);

assign tmp_73_i_fu_1040_p1 = $unsigned(shiftCount_3_cast1_fu_1026_p1);

assign tmp_74_i_fu_1044_p2 = zSig_assign_reg_182 << tmp_73_i_fu_1040_p1;

assign tmp_85_i_i_i_fu_960_p1 = p_v_fu_952_p3;

assign tmp_9_fu_433_p2 = (bSig_fu_361_p3 | aSig_fu_345_p3);

assign tmp_fu_373_p2 = ($signed(expDiff_fu_331_p2) > $signed(12'b000000000000)? 1'b1: 1'b0);

assign tmp_i1_fu_549_p3 = {{grp_fu_288_p2}, {ap_const_lv63_0}};

assign tmp_i2_fu_425_p3 = {{tmp_20_fu_419_p2}, {ap_const_lv63_0}};

assign tmp_i3_12_fu_1034_p2 = ($signed(zExp_2_fu_1004_p2) - $signed(shiftCount_3_cast_fu_1030_p1));

assign tmp_i3_fu_517_p2 = (expDiff_3_fu_495_p3 == ap_const_lv12_0? 1'b1: 1'b0);

assign tmp_i5_fu_794_p2 = (expDiff_1_reg_1183 == ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_s_fu_543_p2 = (bSig_fu_361_p3 == ap_const_lv62_0? 1'b1: 1'b0);

assign zExp2_cast_fu_1000_p1 = zExp2_reg_210;

assign zExp_2_fu_1004_p2 = ($signed(ap_const_lv12_FFF) + $signed(zExp2_cast_fu_1000_p1));

assign zSig_1_fu_731_p2 = (tmp_19_cast_fu_727_p1 - aSig_cast_fu_723_p1);

assign zSig_fu_899_p2 = (tmp_17_cast_fu_895_p1 - bSig_cast_fu_891_p1);

assign z_1_cast_fu_864_p1 = tmp_28_i1_reg_1250;

assign z_2_fu_699_p3 = ((sel_tmp1_i_fu_693_p2[0:0] === 1'b1) ? tmp_24_fu_671_p3 : z_5_cast_fu_684_p1);

assign z_4_fu_707_p3 = ((tmp_i3_reg_1147[0:0] === 1'b1) ? aSig_3_reg_1135 : z_2_fu_699_p3);

assign z_5_cast_fu_684_p1 = tmp_28_i_fu_679_p2;

assign z_5_fu_874_p3 = ((tmp_i5_reg_1235[0:0] === 1'b1) ? bSig_2_reg_1175 : z_fu_867_p3);

assign z_fu_867_p3 = ((sel_tmp1_i1_reg_1255[0:0] === 1'b1) ? tmp_22_fu_858_p3 : z_1_cast_fu_864_p1);
always @ (posedge ap_clk) begin
    aSig_3_reg_1135[9:0] <= 10'b0000000000;
    bSig_2_reg_1175[9:0] <= 10'b0000000000;
    tmp_19_reg_153[9:0] <= 10'b0000000000;
    tmp_17_reg_201[9:0] <= 10'b0000000000;
end



endmodule //float64_add_subFloat64Sigs

