#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun May  5 21:16:23 2024
# Process ID: 12136
# Current directory: E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/impl_1
# Command line: vivado.exe -log soc_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc_top.tcl -notrace
# Log file: E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/impl_1/soc_top.vdi
# Journal file: E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/impl_1\vivado.jou
# Running On: ysxAshore, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34263 MB
#-----------------------------------------------------------
source soc_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 431.555 ; gain = 162.629
Command: link_design -top soc_top -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint 'E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/impl_1/.Xil/Vivado-12136-ysxAshore/axi_clock_converter_0/axi_clock_converter_0.dcp' for cell 'AXI_CLK_CONVERTER'
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/clk_wiz_0_loongson/clk_wiz_0.dcp' for cell 'clk_pll_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/clk_pll_33/clk_pll_33.dcp' for cell 'clk_pll_33'
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/mig_axi_32_loongson/mig_axi_32.dcp' for cell 'mig_axi'
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/axi_interconnect_0.dcp' for cell 'mig_axi_interconnect'
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/axi_2x1_mux.dcp' for cell 'u_axi_2x1_mux'
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/dpram_512x32/dpram_512x32.dcp' for cell 'ETHERNET_TOP/dpram_512x32_rx'
INFO: [Project 1-454] Reading design checkpoint 'E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/impl_1/.Xil/Vivado-12136-ysxAshore/data_bank_sram/data_bank_sram.dcp' for cell 'cpu_mid/d_cache/way0_bank0'
INFO: [Project 1-454] Reading design checkpoint 'E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/impl_1/.Xil/Vivado-12136-ysxAshore/tagv_sram/tagv_sram.dcp' for cell 'cpu_mid/d_cache/way0_tagv'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.932 . Memory (MB): peak = 1073.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2489 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/clk_pll_33/clk_pll_33_board.xdc] for cell 'clk_pll_33/inst'
Finished Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/clk_pll_33/clk_pll_33_board.xdc] for cell 'clk_pll_33/inst'
Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/clk_pll_33/clk_pll_33.xdc] for cell 'clk_pll_33/inst'
Finished Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/clk_pll_33/clk_pll_33.xdc] for cell 'clk_pll_33/inst'
Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/clk_wiz_0_loongson/clk_wiz_0_board.xdc] for cell 'clk_pll_1/inst'
Finished Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/clk_wiz_0_loongson/clk_wiz_0_board.xdc] for cell 'clk_pll_1/inst'
Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/clk_wiz_0_loongson/clk_wiz_0.xdc] for cell 'clk_pll_1/inst'
Finished Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/clk_wiz_0_loongson/clk_wiz_0.xdc] for cell 'clk_pll_1/inst'
Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/mig_axi_32_loongson/mig_axi_32/user_design/constraints/mig_axi_32.xdc] for cell 'mig_axi'
Finished Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/mig_axi_32_loongson/mig_axi_32/user_design/constraints/mig_axi_32.xdc] for cell 'mig_axi'
Parsing XDC File [E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/soc_up.xdc]
WARNING: [Vivado 12-507] No nets matched 'EJTAG_TCK_IBUF'. [E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/soc_up.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/soc_up.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/soc_up.xdc:197]
INFO: [Timing 38-2] Deriving generated clocks [E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/soc_up.xdc:197]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1907.598 ; gain = 612.250
Finished Parsing XDC File [E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/soc_up.xdc]
Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/axi_2x1_mux_impl_clocks.xdc] for cell 'u_axi_2x1_mux/inst'
Finished Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/axi_2x1_mux_impl_clocks.xdc] for cell 'u_axi_2x1_mux/inst'
Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/axi_2x1_mux_clocks.xdc] for cell 'u_axi_2x1_mux/inst'
Finished Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_2x1_mux/axi_2x1_mux_clocks.xdc] for cell 'u_axi_2x1_mux/inst'
Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_clock_converter_0/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell 'AXI_CLK_CONVERTER/inst'
Finished Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_clock_converter_0/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell 'AXI_CLK_CONVERTER/inst'
Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/axi_interconnect_0_impl_clocks.xdc] for cell 'mig_axi_interconnect/inst'
Finished Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/axi_interconnect_0_impl_clocks.xdc] for cell 'mig_axi_interconnect/inst'
Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/axi_interconnect_0_clocks.xdc] for cell 'mig_axi_interconnect/inst'
Finished Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/axi_interconnect_0/axi_interconnect_0_clocks.xdc] for cell 'mig_axi_interconnect/inst'
Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/clk_wiz_0_loongson/clk_wiz_0_late.xdc] for cell 'clk_pll_1/inst'
Finished Parsing XDC File [e:/Projects/Studying/LA/LA32R_GD/chiplab/IP/xilinx_ip/2019.2/clk_wiz_0_loongson/clk_wiz_0_late.xdc] for cell 'clk_pll_1/inst'
INFO: [Project 1-1714] 143 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 6 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1914.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 416 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 29 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 24 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 321 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 38 instances

20 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1914.969 ; gain = 1418.961
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1914.969 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: eec8a041

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1914.969 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 71 inverters resulting in an inversion of 427 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 569d9fec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2275.910 ; gain = 38.516
INFO: [Opt 31-389] Phase Retarget created 89 cells and removed 427 cells
INFO: [Opt 31-1021] In phase Retarget, 238 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 50306611

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2275.910 ; gain = 38.516
INFO: [Opt 31-389] Phase Constant propagation created 56 cells and removed 674 cells
INFO: [Opt 31-1021] In phase Constant propagation, 234 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: ea10b7ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2275.910 ; gain = 38.516
INFO: [Opt 31-389] Phase Sweep created 21 cells and removed 1021 cells
INFO: [Opt 31-1021] In phase Sweep, 952 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 100bb239d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2275.910 ; gain = 38.516
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 7163b872

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2275.910 ; gain = 38.516
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 72f6c40b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2275.910 ; gain = 38.516
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 306 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              89  |             427  |                                            238  |
|  Constant propagation         |              56  |             674  |                                            234  |
|  Sweep                        |              21  |            1021  |                                            952  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            306  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 2275.910 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14aa5699f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2275.910 ; gain = 38.516

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 25 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 2 Total Ports: 50
Ending PowerOpt Patch Enables Task | Checksum: ec010f41

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 2725.344 ; gain = 0.000
Ending Power Optimization Task | Checksum: ec010f41

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2725.344 ; gain = 449.434

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1cfb78848

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2725.344 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1cfb78848

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2725.344 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2725.344 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1cfb78848

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2725.344 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2725.344 ; gain = 810.375
INFO: [runtcl-4] Executing : report_drc -file soc_top_drc_opted.rpt -pb soc_top_drc_opted.pb -rpx soc_top_drc_opted.rpx
Command: report_drc -file soc_top_drc_opted.rpt -pb soc_top_drc_opted.pb -rpx soc_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/impl_1/soc_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.138 . Memory (MB): peak = 2725.344 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/impl_1/soc_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2725.344 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2725.344 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d6247be4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2725.344 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2725.344 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cdf58315

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2725.344 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d8ffc144

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2725.344 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d8ffc144

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2725.344 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: d8ffc144

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2725.344 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1516fa380

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2725.344 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 167ec653d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2725.344 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 16a53f75f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2725.344 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 119c139c3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2725.344 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 108 LUTNM shape to break, 1792 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 50, two critical 58, total 108, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 890 nets or LUTs. Breaked 108 LUTs, combined 782 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2725.344 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          108  |            782  |                   890  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          108  |            782  |                   890  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 178eb1a61

Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 2725.344 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1be98aeb1

Time (s): cpu = 00:00:41 ; elapsed = 00:01:00 . Memory (MB): peak = 2725.344 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1be98aeb1

Time (s): cpu = 00:00:41 ; elapsed = 00:01:00 . Memory (MB): peak = 2725.344 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1315c58a6

Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 2725.344 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d51e7520

Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 2725.344 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12c72b237

Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 2725.344 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1645ca48b

Time (s): cpu = 00:00:43 ; elapsed = 00:01:10 . Memory (MB): peak = 2725.344 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 14abbb0b6

Time (s): cpu = 00:00:46 ; elapsed = 00:01:21 . Memory (MB): peak = 2725.344 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 23b6e68c5

Time (s): cpu = 00:00:56 ; elapsed = 00:01:38 . Memory (MB): peak = 2725.344 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a284c21c

Time (s): cpu = 00:00:58 ; elapsed = 00:01:41 . Memory (MB): peak = 2725.344 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 211b250e0

Time (s): cpu = 00:00:58 ; elapsed = 00:01:41 . Memory (MB): peak = 2725.344 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22b62e3bd

Time (s): cpu = 00:01:04 ; elapsed = 00:02:00 . Memory (MB): peak = 2725.344 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 22b62e3bd

Time (s): cpu = 00:01:05 ; elapsed = 00:02:00 . Memory (MB): peak = 2725.344 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22a315cfb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.877 | TNS=-3305.754 |
Phase 1 Physical Synthesis Initialization | Checksum: 2711c5c5b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2789.633 ; gain = 39.762
INFO: [Place 46-33] Processed net APB_DEV/nand_module/NAND/bbstub_S00_AXI_ARESET_OUT_N, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net DMA_MASTER0/p_7_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net cpu_mid/d_cache/lfsr/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2711c5c5b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2792.383 ; gain = 42.512
Phase 4.1.1.1 BUFG Insertion | Checksum: 22a315cfb

Time (s): cpu = 00:01:11 ; elapsed = 00:02:15 . Memory (MB): peak = 2792.383 ; gain = 67.039

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-9.041. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1fd36d5a3

Time (s): cpu = 00:01:23 ; elapsed = 00:02:42 . Memory (MB): peak = 3414.512 ; gain = 689.168

Time (s): cpu = 00:01:23 ; elapsed = 00:02:42 . Memory (MB): peak = 3414.512 ; gain = 689.168
Phase 4.1 Post Commit Optimization | Checksum: 1fd36d5a3

Time (s): cpu = 00:01:23 ; elapsed = 00:02:42 . Memory (MB): peak = 3414.512 ; gain = 689.168

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fd36d5a3

Time (s): cpu = 00:01:23 ; elapsed = 00:02:43 . Memory (MB): peak = 3414.512 ; gain = 689.168

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                8x8|              16x16|
|___________|___________________|___________________|
|       East|                8x8|              16x16|
|___________|___________________|___________________|
|       West|                2x2|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1fd36d5a3

Time (s): cpu = 00:01:23 ; elapsed = 00:02:43 . Memory (MB): peak = 3414.512 ; gain = 689.168
Phase 4.3 Placer Reporting | Checksum: 1fd36d5a3

Time (s): cpu = 00:01:24 ; elapsed = 00:02:43 . Memory (MB): peak = 3414.512 ; gain = 689.168

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3414.512 ; gain = 0.000

Time (s): cpu = 00:01:24 ; elapsed = 00:02:43 . Memory (MB): peak = 3414.512 ; gain = 689.168
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1597f1924

Time (s): cpu = 00:01:24 ; elapsed = 00:02:44 . Memory (MB): peak = 3414.512 ; gain = 689.168
Ending Placer Task | Checksum: d5c439c8

Time (s): cpu = 00:01:24 ; elapsed = 00:02:44 . Memory (MB): peak = 3414.512 ; gain = 689.168
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:26 ; elapsed = 00:02:46 . Memory (MB): peak = 3414.512 ; gain = 689.168
INFO: [runtcl-4] Executing : report_io -file soc_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 3414.512 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file soc_top_utilization_placed.rpt -pb soc_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file soc_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 3414.512 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3414.570 ; gain = 0.059
INFO: [Common 17-1381] The checkpoint 'E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/impl_1/soc_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3414.570 ; gain = 0.059
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 902626c3 ConstDB: 0 ShapeSum: 459e1305 RouteDB: 0
Post Restoration Checksum: NetGraph: 4f017f71 | NumContArr: bec8e5da | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 126d4baf8

Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 3587.059 ; gain = 166.383

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 126d4baf8

Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 3587.059 ; gain = 166.383

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 126d4baf8

Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 3587.059 ; gain = 166.383
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 10c8d1e8f

Time (s): cpu = 00:01:07 ; elapsed = 00:01:24 . Memory (MB): peak = 3587.059 ; gain = 166.383
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.204 | TNS=-1497.690| WHS=-2.675 | THS=-1492.783|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 18c9e9e2e

Time (s): cpu = 00:01:12 ; elapsed = 00:01:34 . Memory (MB): peak = 3587.059 ; gain = 166.383
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.204 | TNS=-1480.471| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 13e58a21d

Time (s): cpu = 00:01:12 ; elapsed = 00:01:34 . Memory (MB): peak = 3587.059 ; gain = 166.383

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.384816 %
  Global Horizontal Routing Utilization  = 0.520225 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 45834
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 43453
  Number of Partially Routed Nets     = 2381
  Number of Node Overlaps             = 10588

Phase 2 Router Initialization | Checksum: 1cffa0e0e

Time (s): cpu = 00:01:13 ; elapsed = 00:01:35 . Memory (MB): peak = 3587.059 ; gain = 166.383

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1cffa0e0e

Time (s): cpu = 00:01:13 ; elapsed = 00:01:35 . Memory (MB): peak = 3587.059 ; gain = 166.383
Phase 3 Initial Routing | Checksum: 182987fbd

Time (s): cpu = 00:01:19 ; elapsed = 00:01:41 . Memory (MB): peak = 3587.059 ; gain = 166.383
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=====================+=====================+=============================================================================================================================================================================================================================================================+
| Launch Setup Clock  | Launch Hold Clock   | Pin                                                                                                                                                                                                                                                         |
+=====================+=====================+=============================================================================================================================================================================================================================================================+
| clk_out2_clk_pll_33 | clk_out2_clk_pll_33 | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/D |
| clk_out2_clk_pll_33 | clk_out2_clk_pll_33 | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/D |
| clk_out2_clk_pll_33 | clk_out2_clk_pll_33 | mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]/D |
+---------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11077
 Number of Nodes with overlaps = 3556
 Number of Nodes with overlaps = 1361
 Number of Nodes with overlaps = 354
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.429| TNS=-6108.944| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e97f33fb

Time (s): cpu = 00:02:36 ; elapsed = 00:03:11 . Memory (MB): peak = 3587.059 ; gain = 166.383

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.125| TNS=-4873.734| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18d0eb5ba

Time (s): cpu = 00:02:40 ; elapsed = 00:03:18 . Memory (MB): peak = 3587.059 ; gain = 166.383

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.953| TNS=-4839.012| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: cc1d21ba

Time (s): cpu = 00:02:43 ; elapsed = 00:03:25 . Memory (MB): peak = 3587.059 ; gain = 166.383

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.461| TNS=-4269.353| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 881f0a20

Time (s): cpu = 00:02:47 ; elapsed = 00:03:31 . Memory (MB): peak = 3587.059 ; gain = 166.383

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.341| TNS=-4145.269| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 2c13e720f

Time (s): cpu = 00:02:48 ; elapsed = 00:03:34 . Memory (MB): peak = 3587.059 ; gain = 166.383
Phase 4 Rip-up And Reroute | Checksum: 2c13e720f

Time (s): cpu = 00:02:48 ; elapsed = 00:03:35 . Memory (MB): peak = 3587.059 ; gain = 166.383

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 21b780522

Time (s): cpu = 00:02:49 ; elapsed = 00:03:38 . Memory (MB): peak = 3587.059 ; gain = 166.383
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.334| TNS=-4095.772| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d30e0484

Time (s): cpu = 00:02:51 ; elapsed = 00:03:40 . Memory (MB): peak = 3587.059 ; gain = 166.383

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d30e0484

Time (s): cpu = 00:02:51 ; elapsed = 00:03:40 . Memory (MB): peak = 3587.059 ; gain = 166.383
Phase 5 Delay and Skew Optimization | Checksum: 1d30e0484

Time (s): cpu = 00:02:51 ; elapsed = 00:03:40 . Memory (MB): peak = 3587.059 ; gain = 166.383

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a09d84b3

Time (s): cpu = 00:02:53 ; elapsed = 00:03:44 . Memory (MB): peak = 3587.059 ; gain = 166.383
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.276| TNS=-4086.572| WHS=-1.961 | THS=-21.050|

Phase 6.1 Hold Fix Iter | Checksum: 1e202d9e6

Time (s): cpu = 00:02:54 ; elapsed = 00:03:45 . Memory (MB): peak = 3587.059 ; gain = 166.383
WARNING: [Route 35-468] The router encountered 3 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]/D
	mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/D
	mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/D

Phase 6 Post Hold Fix | Checksum: 24f4d8558

Time (s): cpu = 00:02:54 ; elapsed = 00:03:45 . Memory (MB): peak = 3587.059 ; gain = 166.383

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.42942 %
  Global Horizontal Routing Utilization  = 6.93857 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 4x4 Area, Max Cong = 87.1622%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X68Y122 -> INT_R_X71Y125
South Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
East Dir 2x2 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X58Y114 -> INT_R_X59Y115
West Dir 2x2 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X70Y122 -> INT_R_X71Y123

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 0.625
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 203d5a61b

Time (s): cpu = 00:02:54 ; elapsed = 00:03:45 . Memory (MB): peak = 3587.059 ; gain = 166.383

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 203d5a61b

Time (s): cpu = 00:02:54 ; elapsed = 00:03:45 . Memory (MB): peak = 3587.059 ; gain = 166.383

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 161ce3037

Time (s): cpu = 00:02:56 ; elapsed = 00:03:49 . Memory (MB): peak = 3587.059 ; gain = 166.383

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 17014d8c8

Time (s): cpu = 00:02:58 ; elapsed = 00:03:53 . Memory (MB): peak = 3587.059 ; gain = 166.383
INFO: [Route 35-57] Estimated Timing Summary | WNS=-13.276| TNS=-4086.572| WHS=0.056  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 17014d8c8

Time (s): cpu = 00:02:58 ; elapsed = 00:03:53 . Memory (MB): peak = 3587.059 ; gain = 166.383
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 10d57d2fa

Time (s): cpu = 00:02:59 ; elapsed = 00:03:53 . Memory (MB): peak = 3587.059 ; gain = 166.383

Time (s): cpu = 00:02:59 ; elapsed = 00:03:53 . Memory (MB): peak = 3587.059 ; gain = 166.383

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:03 ; elapsed = 00:03:57 . Memory (MB): peak = 3587.059 ; gain = 172.488
INFO: [runtcl-4] Executing : report_drc -file soc_top_drc_routed.rpt -pb soc_top_drc_routed.pb -rpx soc_top_drc_routed.rpx
Command: report_drc -file soc_top_drc_routed.rpt -pb soc_top_drc_routed.pb -rpx soc_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/impl_1/soc_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3587.059 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file soc_top_methodology_drc_routed.rpt -pb soc_top_methodology_drc_routed.pb -rpx soc_top_methodology_drc_routed.rpx
Command: report_methodology -file soc_top_methodology_drc_routed.rpt -pb soc_top_methodology_drc_routed.pb -rpx soc_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/impl_1/soc_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 3587.059 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file soc_top_power_routed.rpt -pb soc_top_power_summary_routed.pb -rpx soc_top_power_routed.rpx
Command: report_power -file soc_top_power_routed.rpt -pb soc_top_power_summary_routed.pb -rpx soc_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
126 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3587.059 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file soc_top_route_status.rpt -pb soc_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file soc_top_timing_summary_routed.rpt -pb soc_top_timing_summary_routed.pb -rpx soc_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file soc_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file soc_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file soc_top_bus_skew_routed.rpt -pb soc_top_bus_skew_routed.pb -rpx soc_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3587.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Projects/Studying/LA/LA32R_GD/chiplab/fpga/loongson/2019.2/system_run.runs/impl_1/soc_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3587.059 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May  5 21:26:06 2024...
