$date
	Thu Jan 21 19:24:21 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module conv_tb $end
$var wire 1 ! done_o $end
$var wire 1 " done $end
$var wire 8 # data_o [7:0] $end
$var reg 1 $ clk $end
$var reg 8 % fifo1_data_i [7:0] $end
$var reg 8 & fifo2_data_i [7:0] $end
$var reg 8 ' fifo3_data_i [7:0] $end
$var reg 1 ( ready $end
$scope module MyConv $end
$var wire 1 $ clk $end
$var wire 8 ) fifo1_data_i [7:0] $end
$var wire 8 * fifo2_data_i [7:0] $end
$var wire 8 + fifo3_data_i [7:0] $end
$var wire 1 ( ready $end
$var reg 4 , count [3:0] $end
$var reg 8 - data_o [7:0] $end
$var reg 1 " done $end
$var reg 1 ! done_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#5
$dumpvars
b0 -
b1 ,
b101 +
b100 *
b1 )
1(
b101 '
b100 &
b1 %
1$
b0 #
0"
0!
$end
#10
0$
#15
b10 ,
b110 '
b110 +
b101 &
b101 *
b10 %
b10 )
1$
#20
0$
#25
1"
b11 ,
b111 '
b111 +
b110 &
b110 *
b11 %
b11 )
1$
#30
0$
#35
1!
0"
b1000 #
b1000 -
b100 ,
b1000 '
b1000 +
b111 &
b111 *
b100 %
b100 )
1$
#40
0$
#45
b101 ,
b1001 '
b1001 +
b1000 &
b1000 *
b101 %
b101 )
1$
