Analysis & Synthesis report for CGraphPZT
Wed Aug  3 10:40:14 2022
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for Top-level Entity: |CGraphPZTPorts
 13. Parameter Settings for User Entity Instance: ClockMultiplierPorts:MasterPll
 14. Parameter Settings for User Entity Instance: ClockMultiplierPorts:MasterPll|altpll:altpll_analog
 15. Parameter Settings for User Entity Instance: DnaRegisterPorts:DnaRegister
 16. Parameter Settings for User Entity Instance: DnaRegisterPorts:DnaRegister|altchip_id:DNA_i
 17. Parameter Settings for User Entity Instance: DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|a_graycounter:gen_cntr
 18. Parameter Settings for User Entity Instance: DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|lpm_shiftreg:shift_reg
 19. Parameter Settings for User Entity Instance: OneShotPorts:BootupReset
 20. Parameter Settings for User Entity Instance: RegisterSpacePorts:RegisterSpace
 21. Parameter Settings for User Entity Instance: SpiDacTrioPorts:PZTDacs_i
 22. Parameter Settings for User Entity Instance: SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA
 23. Parameter Settings for User Entity Instance: SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB
 24. Parameter Settings for User Entity Instance: SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC
 25. Parameter Settings for User Entity Instance: OneShotPorts:nLDacsOneShot
 26. altpll Parameter Settings by Entity Instance
 27. lpm_shiftreg Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC"
 29. Port Connectivity Checks: "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB"
 30. Port Connectivity Checks: "RegisterSpacePorts:RegisterSpace"
 31. Port Connectivity Checks: "OneShotPorts:BootupReset"
 32. Port Connectivity Checks: "ClockMultiplierPorts:MasterPll"
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug  3 10:40:14 2022       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; CGraphPZT                                   ;
; Top-level Entity Name              ; CGraphPZTPorts                              ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 736                                         ;
;     Total combinational functions  ; 332                                         ;
;     Dedicated logic registers      ; 500                                         ;
; Total registers                    ; 500                                         ;
; Total pins                         ; 36                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M08DAF256I7G     ;                    ;
; Top-level entity name                                                      ; CGraphPZTPorts     ; CGraphPZT          ;
; Family name                                                                ; Max 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                      ;
+-------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                       ; Library ;
+-------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+
; Main.vhd                                                    ; yes             ; User VHDL File               ; /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd                 ;         ;
; RegisterSpace.vhd                                           ; yes             ; User VHDL File               ; /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/RegisterSpace.vhd        ;         ;
; ../BuildNumber.vhd                                          ; yes             ; User VHDL File               ; /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/BuildNumber.vhd               ;         ;
; ../../../../../../../include/fpga/DnaRegisterAltera.vhd     ; yes             ; User Wizard-Generated File   ; /home/summer/projects/include/fpga/DnaRegisterAltera.vhd                                           ;         ;
; ../../../../../../../include/fpga/IOBufP2Generic.vhd        ; yes             ; User VHDL File               ; /home/summer/projects/include/fpga/IOBufP2Generic.vhd                                              ;         ;
; ../../../../../../../include/fpga/SpiMaster.vhd             ; yes             ; User VHDL File               ; /home/summer/projects/include/fpga/SpiMaster.vhd                                                   ;         ;
; ../../../../../../../include/fpga/OneShot.vhd               ; yes             ; User VHDL File               ; /home/summer/projects/include/fpga/OneShot.vhd                                                     ;         ;
; ../../../../../../../include/fpga/IBufP2.vhd                ; yes             ; User VHDL File               ; /home/summer/projects/include/fpga/IBufP2.vhd                                                      ;         ;
; ../../../../../../../include/fpga/ClockMultiplierAltera.vhd ; yes             ; User VHDL File               ; /home/summer/projects/include/fpga/ClockMultiplierAltera.vhd                                       ;         ;
; ../../../../../../../include/fpga/SpiDacTrio.vhd            ; yes             ; User VHDL File               ; /home/summer/projects/include/fpga/SpiDacTrio.vhd                                                  ;         ;
; /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v  ; yes             ; User Verilog HDL File        ; /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v                                         ;         ;
; altpll.tdf                                                  ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/altpll.tdf                                       ;         ;
; aglobal151.inc                                              ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/aglobal151.inc                                   ;         ;
; stratix_pll.inc                                             ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/stratix_pll.inc                                  ;         ;
; stratixii_pll.inc                                           ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/stratixii_pll.inc                                ;         ;
; cycloneii_pll.inc                                           ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/cycloneii_pll.inc                                ;         ;
; db/PLL2_altpll.v                                            ; yes             ; Auto-Generated Megafunction  ; /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/db/PLL2_altpll.v         ;         ;
; a_graycounter.tdf                                           ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/a_graycounter.tdf                                ;         ;
; db/a_graycounter_3ag.tdf                                    ; yes             ; Auto-Generated Megafunction  ; /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/db/a_graycounter_3ag.tdf ;         ;
; lpm_shiftreg.tdf                                            ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                 ;         ;
; lpm_constant.inc                                            ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/lpm_constant.inc                                 ;         ;
; dffeea.inc                                                  ; yes             ; Megafunction                 ; /usr/local/altera/quartus/libraries/megafunctions/dffeea.inc                                       ;         ;
+-------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 736                                                                                             ;
;                                             ;                                                                                                 ;
; Total combinational functions               ; 332                                                                                             ;
; Logic element usage by number of LUT inputs ;                                                                                                 ;
;     -- 4 input functions                    ; 202                                                                                             ;
;     -- 3 input functions                    ; 47                                                                                              ;
;     -- <=2 input functions                  ; 83                                                                                              ;
;                                             ;                                                                                                 ;
; Logic elements by mode                      ;                                                                                                 ;
;     -- normal mode                          ; 312                                                                                             ;
;     -- arithmetic mode                      ; 20                                                                                              ;
;                                             ;                                                                                                 ;
; Total registers                             ; 500                                                                                             ;
;     -- Dedicated logic registers            ; 500                                                                                             ;
;     -- I/O registers                        ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 36                                                                                              ;
;                                             ;                                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; Total PLLs                                  ; 1                                                                                               ;
;     -- PLLs                                 ; 1                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; ClockMultiplierPorts:MasterPll|altpll:altpll_analog|PLL2_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 424                                                                                             ;
; Total fan-out                               ; 2930                                                                                            ;
; Average fan-out                             ; 3.20                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                   ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; |CGraphPZTPorts                                    ; 332 (2)           ; 500 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 36   ; 0            ; 0          ; |CGraphPZTPorts                                                                                                       ; work         ;
;    |ClockMultiplierPorts:MasterPll|                ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|ClockMultiplierPorts:MasterPll                                                                        ; work         ;
;       |altpll:altpll_analog|                       ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|ClockMultiplierPorts:MasterPll|altpll:altpll_analog                                                   ; work         ;
;          |PLL2_altpll:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|ClockMultiplierPorts:MasterPll|altpll:altpll_analog|PLL2_altpll:auto_generated                        ; work         ;
;    |DnaRegisterPorts:DnaRegister|                  ; 56 (2)            ; 111 (34)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|DnaRegisterPorts:DnaRegister                                                                          ; work         ;
;       |altchip_id:DNA_i|                           ; 54 (10)           ; 77 (37)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|DnaRegisterPorts:DnaRegister|altchip_id:DNA_i                                                         ; work         ;
;          |a_graycounter:gen_cntr|                  ; 12 (0)            ; 8 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|a_graycounter:gen_cntr                                  ; work         ;
;             |a_graycounter_3ag:auto_generated|     ; 12 (12)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|a_graycounter:gen_cntr|a_graycounter_3ag:auto_generated ; work         ;
;          |lpm_shiftreg:shift_reg|                  ; 32 (32)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|lpm_shiftreg:shift_reg                                  ; work         ;
;    |IBufP2Ports:IBufCE|                            ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IBufP2Ports:IBufCE                                                                                    ; work         ;
;    |IBufP2Ports:IBufOE|                            ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IBufP2Ports:IBufOE                                                                                    ; work         ;
;    |IBufP2Ports:IBufPZTDacMisoA|                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IBufP2Ports:IBufPZTDacMisoA                                                                           ; work         ;
;    |IBufP2Ports:IBufPZTDacMisoB|                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IBufP2Ports:IBufPZTDacMisoB                                                                           ; work         ;
;    |IBufP2Ports:IBufPZTDacMisoC|                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IBufP2Ports:IBufPZTDacMisoC                                                                           ; work         ;
;    |IBufP2Ports:IBufWE|                            ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IBufP2Ports:IBufWE                                                                                    ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:0:IBUF_RamAddr_i|   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IBufP2Ports:\GenRamAddrBus:0:IBUF_RamAddr_i                                                           ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:1:IBUF_RamAddr_i|   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IBufP2Ports:\GenRamAddrBus:1:IBUF_RamAddr_i                                                           ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:2:IBUF_RamAddr_i|   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IBufP2Ports:\GenRamAddrBus:2:IBUF_RamAddr_i                                                           ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:3:IBUF_RamAddr_i|   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IBufP2Ports:\GenRamAddrBus:3:IBUF_RamAddr_i                                                           ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:4:IBUF_RamAddr_i|   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IBufP2Ports:\GenRamAddrBus:4:IBUF_RamAddr_i                                                           ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:5:IBUF_RamAddr_i|   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IBufP2Ports:\GenRamAddrBus:5:IBUF_RamAddr_i                                                           ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:6:IBUF_RamAddr_i|   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IBufP2Ports:\GenRamAddrBus:6:IBUF_RamAddr_i                                                           ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:7:IBUF_RamAddr_i|   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IBufP2Ports:\GenRamAddrBus:7:IBUF_RamAddr_i                                                           ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:8:IBUF_RamAddr_i|   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IBufP2Ports:\GenRamAddrBus:8:IBUF_RamAddr_i                                                           ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:9:IBUF_RamAddr_i|   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IBufP2Ports:\GenRamAddrBus:9:IBUF_RamAddr_i                                                           ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:0:IOBUF_RamData_i| ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IOBufP2Ports:\GenRamDataBus:0:IOBUF_RamData_i                                                         ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:1:IOBUF_RamData_i| ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IOBufP2Ports:\GenRamDataBus:1:IOBUF_RamData_i                                                         ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:2:IOBUF_RamData_i| ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IOBufP2Ports:\GenRamDataBus:2:IOBUF_RamData_i                                                         ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:3:IOBUF_RamData_i| ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IOBufP2Ports:\GenRamDataBus:3:IOBUF_RamData_i                                                         ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:4:IOBUF_RamData_i| ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IOBufP2Ports:\GenRamDataBus:4:IOBUF_RamData_i                                                         ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:5:IOBUF_RamData_i| ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IOBufP2Ports:\GenRamDataBus:5:IOBUF_RamData_i                                                         ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:6:IOBUF_RamData_i| ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IOBufP2Ports:\GenRamDataBus:6:IOBUF_RamData_i                                                         ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:7:IOBUF_RamData_i| ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|IOBufP2Ports:\GenRamDataBus:7:IOBUF_RamData_i                                                         ; work         ;
;    |OneShotPorts:BootupReset|                      ; 14 (14)           ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|OneShotPorts:BootupReset                                                                              ; work         ;
;    |OneShotPorts:nLDacsOneShot|                    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|OneShotPorts:nLDacsOneShot                                                                            ; work         ;
;    |RegisterSpacePorts:RegisterSpace|              ; 122 (122)         ; 81 (81)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|RegisterSpacePorts:RegisterSpace                                                                      ; work         ;
;    |SpiDacTrioPorts:PZTDacs_i|                     ; 138 (4)           ; 239 (75)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|SpiDacTrioPorts:PZTDacs_i                                                                             ; work         ;
;       |SpiMasterPorts:SpiA|                        ; 80 (80)           ; 66 (66)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA                                                         ; work         ;
;       |SpiMasterPorts:SpiB|                        ; 25 (25)           ; 49 (49)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB                                                         ; work         ;
;       |SpiMasterPorts:SpiC|                        ; 29 (29)           ; 49 (49)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CGraphPZTPorts|SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                            ;
+-----------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal                                                          ;
+-----------------------------------------------------------------+-----------------------------------------------------------------------------+
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|Sck_i             ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|Sck_i             ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|Sck_i             ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|Sck_i             ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|SpiBitPos[4]      ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|SpiBitPos[4]      ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|SpiBitPos[4]      ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|SpiBitPos[4]      ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|SpiBitPos[3]      ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|SpiBitPos[3]      ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|SpiBitPos[3]      ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|SpiBitPos[3]      ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|SpiBitPos[2]      ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|SpiBitPos[2]      ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|SpiBitPos[2]      ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|SpiBitPos[2]      ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|SpiBitPos[1]      ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|SpiBitPos[1]      ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|SpiBitPos[1]      ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|SpiBitPos[1]      ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|SpiBitPos[0]      ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|SpiBitPos[0]      ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|SpiBitPos[0]      ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|SpiBitPos[0]      ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|ClkDiv[8]         ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|ClkDiv[8]         ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|ClkDiv[8]         ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|ClkDiv[8]         ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|ClkDiv[7]         ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|ClkDiv[7]         ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|ClkDiv[7]         ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|ClkDiv[7]         ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|ClkDiv[6]         ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|ClkDiv[6]         ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|ClkDiv[6]         ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|ClkDiv[6]         ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|ClkDiv[5]         ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|ClkDiv[5]         ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|ClkDiv[5]         ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|ClkDiv[5]         ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|ClkDiv[4]         ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|ClkDiv[4]         ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|ClkDiv[4]         ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|ClkDiv[4]         ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|ClkDiv[3]         ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|ClkDiv[3]         ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|ClkDiv[3]         ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|ClkDiv[3]         ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|ClkDiv[2]         ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|ClkDiv[2]         ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|ClkDiv[2]         ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|ClkDiv[2]         ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|ClkDiv[1]         ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|ClkDiv[1]         ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|ClkDiv[1]         ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|ClkDiv[1]         ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|ClkDiv[0]         ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|ClkDiv[0]         ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|ClkDiv[0]         ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|ClkDiv[0]         ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|XferComplete_i    ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|XferComplete_i    ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|XferComplete_i    ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|XferComplete_i    ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|DataToMosiLatched ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|DataToMosiLatched ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|DataToMosiLatched ; Merged with SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|DataToMosiLatched ;
; Total Number of Removed Registers = 34                          ;                                                                             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 500   ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 321   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 417   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Inverted Register Statistics                                         ;
+------------------------------------------------------------+---------+
; Inverted Register                                          ; Fan out ;
+------------------------------------------------------------+---------+
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|Sck_i        ; 6       ;
; SpiDacTrioPorts:PZTDacs_i|SpiRst                           ; 182     ;
; OneShotPorts:nLDacsOneShot|shot_i                          ; 1       ;
; OneShotPorts:BootupReset|shot_i                            ; 166     ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|SpiBitPos[3] ; 24      ;
; SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|SpiBitPos[4] ; 14      ;
; Total number of inverted registers = 6                     ;         ;
+------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; Yes        ; |CGraphPZTPorts|SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|Mosi_i ;
; 20:1               ; 8 bits    ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; Yes        ; |CGraphPZTPorts|RegisterSpacePorts:RegisterSpace|DataOut[1]          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for Top-level Entity: |CGraphPZTPorts ;
+------------+---------+------+----------------------------+
; Assignment ; Value   ; From ; To                         ;
+------------+---------+------+----------------------------+
; LOCATION   ; Pin_B5  ; -    ; RamBusAddress[9]           ;
; LOCATION   ; Pin_A5  ; -    ; RamBusAddress[8]           ;
; LOCATION   ; Pin_B6  ; -    ; RamBusAddress[7]           ;
; LOCATION   ; Pin_A6  ; -    ; RamBusAddress[6]           ;
; LOCATION   ; Pin_B7  ; -    ; RamBusAddress[5]           ;
; LOCATION   ; Pin_A7  ; -    ; RamBusAddress[4]           ;
; LOCATION   ; Pin_A8  ; -    ; RamBusAddress[3]           ;
; LOCATION   ; Pin_B9  ; -    ; RamBusAddress[2]           ;
; LOCATION   ; Pin_B1  ; -    ; RamBusAddress[1]           ;
; LOCATION   ; Pin_C1  ; -    ; RamBusAddress[0]           ;
; LOCATION   ; Pin_P4  ; -    ; RamBusData[7]              ;
; LOCATION   ; Pin_P2  ; -    ; RamBusData[6]              ;
; LOCATION   ; Pin_R1  ; -    ; RamBusData[5]              ;
; LOCATION   ; Pin_R2  ; -    ; RamBusData[4]              ;
; LOCATION   ; Pin_T2  ; -    ; RamBusData[3]              ;
; LOCATION   ; Pin_R3  ; -    ; RamBusData[2]              ;
; LOCATION   ; Pin_T3  ; -    ; RamBusData[1]              ;
; LOCATION   ; Pin_R4  ; -    ; RamBusData[0]              ;
; LOCATION   ; Pin_F12 ; -    ; RamBusnCs[1]               ;
; LOCATION   ; Pin_F10 ; -    ; RamBusnCs[0]               ;
; LOCATION   ; Pin_A3  ; -    ; RamBusWE                   ;
; LOCATION   ; Pin_C2  ; -    ; RamBusOE                   ;
; LOCATION   ; Pin_M3  ; -    ; VCXO                       ;
; LOCATION   ; Pin_K14 ; -    ; SckDacs                    ;
; LOCATION   ; Pin_J6  ; -    ; MosiDacA                   ;
; LOCATION   ; Pin_K6  ; -    ; MosiDacB                   ;
; LOCATION   ; Pin_P1  ; -    ; MosiDacC                   ;
; LOCATION   ; Pin_M14 ; -    ; nCsDacA                    ;
; LOCATION   ; Pin_M16 ; -    ; nCsDacB                    ;
; LOCATION   ; Pin_L16 ; -    ; nCsDacC                    ;
; LOCATION   ; Pin_R14 ; -    ; nLDacs                     ;
; LOCATION   ; Pin_T14 ; -    ; nClrDacs                   ;
; LOCATION   ; Pin_P14 ; -    ; nRstDacs                   ;
; LOCATION   ; Pin_P10 ; -    ; HVPowernEn                 ;
; LOCATION   ; Pin_R11 ; -    ; nHVEn                      ;
; LOCATION   ; Pin_P11 ; -    ; AnalogPowernEn             ;
+------------+---------+------+----------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockMultiplierPorts:MasterPll ;
+------------------+---------+------------------------------------------------+
; Parameter Name   ; Value   ; Type                                           ;
+------------------+---------+------------------------------------------------+
; clock_divider    ; 1       ; Signed Integer                                 ;
; clock_multiplier ; 2       ; Signed Integer                                 ;
; clock_freq_khz   ; 49152.0 ; Signed Float                                   ;
+------------------+---------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockMultiplierPorts:MasterPll|altpll:altpll_analog ;
+-------------------------------+------------------------+-----------------------------------------+
; Parameter Name                ; Value                  ; Type                                    ;
+-------------------------------+------------------------+-----------------------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                                 ;
; PLL_TYPE                      ; AUTO                   ; Untyped                                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL2 ; Untyped                                 ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                                 ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                                 ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                                 ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                                 ;
; INCLK0_INPUT_FREQUENCY        ; 20345                  ; Signed Integer                          ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                                 ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                                 ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                                 ;
; LOCK_HIGH                     ; 1                      ; Untyped                                 ;
; LOCK_LOW                      ; 1                      ; Untyped                                 ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                                 ;
; SKIP_VCO                      ; OFF                    ; Untyped                                 ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                                 ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                                 ;
; BANDWIDTH                     ; 0                      ; Untyped                                 ;
; BANDWIDTH_TYPE                ; LOW                    ; Untyped                                 ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                                 ;
; DOWN_SPREAD                   ; 0                      ; Untyped                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                                 ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                     ; Untyped                                 ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                                 ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                                 ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                                 ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                                 ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                                 ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                                 ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                                 ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                                 ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped                                 ;
; CLK0_MULTIPLY_BY              ; 2                      ; Signed Integer                          ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                                 ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                                 ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                                 ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                                 ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                                 ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                                 ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                                 ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                                 ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped                                 ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer                          ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                                 ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                                 ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                                 ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                                 ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                                 ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                                 ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                                 ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                                 ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                                 ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                                 ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                                 ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                                 ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                                 ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                                 ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                                 ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                                 ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                                 ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                                 ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                                 ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                                 ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                                 ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                                 ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                                 ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                                 ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped                                 ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer                          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                 ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                                 ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                                 ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                                 ;
; DPA_DIVIDER                   ; 0                      ; Untyped                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                                 ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                                 ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                                 ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                                 ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                                 ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                                 ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                                 ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                                 ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                                 ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                                 ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                                 ;
; VCO_MIN                       ; 0                      ; Untyped                                 ;
; VCO_MAX                       ; 0                      ; Untyped                                 ;
; VCO_CENTER                    ; 0                      ; Untyped                                 ;
; PFD_MIN                       ; 0                      ; Untyped                                 ;
; PFD_MAX                       ; 0                      ; Untyped                                 ;
; M_INITIAL                     ; 0                      ; Untyped                                 ;
; M                             ; 0                      ; Untyped                                 ;
; N                             ; 1                      ; Untyped                                 ;
; M2                            ; 1                      ; Untyped                                 ;
; N2                            ; 1                      ; Untyped                                 ;
; SS                            ; 1                      ; Untyped                                 ;
; C0_HIGH                       ; 0                      ; Untyped                                 ;
; C1_HIGH                       ; 0                      ; Untyped                                 ;
; C2_HIGH                       ; 0                      ; Untyped                                 ;
; C3_HIGH                       ; 0                      ; Untyped                                 ;
; C4_HIGH                       ; 0                      ; Untyped                                 ;
; C5_HIGH                       ; 0                      ; Untyped                                 ;
; C6_HIGH                       ; 0                      ; Untyped                                 ;
; C7_HIGH                       ; 0                      ; Untyped                                 ;
; C8_HIGH                       ; 0                      ; Untyped                                 ;
; C9_HIGH                       ; 0                      ; Untyped                                 ;
; C0_LOW                        ; 0                      ; Untyped                                 ;
; C1_LOW                        ; 0                      ; Untyped                                 ;
; C2_LOW                        ; 0                      ; Untyped                                 ;
; C3_LOW                        ; 0                      ; Untyped                                 ;
; C4_LOW                        ; 0                      ; Untyped                                 ;
; C5_LOW                        ; 0                      ; Untyped                                 ;
; C6_LOW                        ; 0                      ; Untyped                                 ;
; C7_LOW                        ; 0                      ; Untyped                                 ;
; C8_LOW                        ; 0                      ; Untyped                                 ;
; C9_LOW                        ; 0                      ; Untyped                                 ;
; C0_INITIAL                    ; 0                      ; Untyped                                 ;
; C1_INITIAL                    ; 0                      ; Untyped                                 ;
; C2_INITIAL                    ; 0                      ; Untyped                                 ;
; C3_INITIAL                    ; 0                      ; Untyped                                 ;
; C4_INITIAL                    ; 0                      ; Untyped                                 ;
; C5_INITIAL                    ; 0                      ; Untyped                                 ;
; C6_INITIAL                    ; 0                      ; Untyped                                 ;
; C7_INITIAL                    ; 0                      ; Untyped                                 ;
; C8_INITIAL                    ; 0                      ; Untyped                                 ;
; C9_INITIAL                    ; 0                      ; Untyped                                 ;
; C0_MODE                       ; BYPASS                 ; Untyped                                 ;
; C1_MODE                       ; BYPASS                 ; Untyped                                 ;
; C2_MODE                       ; BYPASS                 ; Untyped                                 ;
; C3_MODE                       ; BYPASS                 ; Untyped                                 ;
; C4_MODE                       ; BYPASS                 ; Untyped                                 ;
; C5_MODE                       ; BYPASS                 ; Untyped                                 ;
; C6_MODE                       ; BYPASS                 ; Untyped                                 ;
; C7_MODE                       ; BYPASS                 ; Untyped                                 ;
; C8_MODE                       ; BYPASS                 ; Untyped                                 ;
; C9_MODE                       ; BYPASS                 ; Untyped                                 ;
; C0_PH                         ; 0                      ; Untyped                                 ;
; C1_PH                         ; 0                      ; Untyped                                 ;
; C2_PH                         ; 0                      ; Untyped                                 ;
; C3_PH                         ; 0                      ; Untyped                                 ;
; C4_PH                         ; 0                      ; Untyped                                 ;
; C5_PH                         ; 0                      ; Untyped                                 ;
; C6_PH                         ; 0                      ; Untyped                                 ;
; C7_PH                         ; 0                      ; Untyped                                 ;
; C8_PH                         ; 0                      ; Untyped                                 ;
; C9_PH                         ; 0                      ; Untyped                                 ;
; L0_HIGH                       ; 1                      ; Untyped                                 ;
; L1_HIGH                       ; 1                      ; Untyped                                 ;
; G0_HIGH                       ; 1                      ; Untyped                                 ;
; G1_HIGH                       ; 1                      ; Untyped                                 ;
; G2_HIGH                       ; 1                      ; Untyped                                 ;
; G3_HIGH                       ; 1                      ; Untyped                                 ;
; E0_HIGH                       ; 1                      ; Untyped                                 ;
; E1_HIGH                       ; 1                      ; Untyped                                 ;
; E2_HIGH                       ; 1                      ; Untyped                                 ;
; E3_HIGH                       ; 1                      ; Untyped                                 ;
; L0_LOW                        ; 1                      ; Untyped                                 ;
; L1_LOW                        ; 1                      ; Untyped                                 ;
; G0_LOW                        ; 1                      ; Untyped                                 ;
; G1_LOW                        ; 1                      ; Untyped                                 ;
; G2_LOW                        ; 1                      ; Untyped                                 ;
; G3_LOW                        ; 1                      ; Untyped                                 ;
; E0_LOW                        ; 1                      ; Untyped                                 ;
; E1_LOW                        ; 1                      ; Untyped                                 ;
; E2_LOW                        ; 1                      ; Untyped                                 ;
; E3_LOW                        ; 1                      ; Untyped                                 ;
; L0_INITIAL                    ; 1                      ; Untyped                                 ;
; L1_INITIAL                    ; 1                      ; Untyped                                 ;
; G0_INITIAL                    ; 1                      ; Untyped                                 ;
; G1_INITIAL                    ; 1                      ; Untyped                                 ;
; G2_INITIAL                    ; 1                      ; Untyped                                 ;
; G3_INITIAL                    ; 1                      ; Untyped                                 ;
; E0_INITIAL                    ; 1                      ; Untyped                                 ;
; E1_INITIAL                    ; 1                      ; Untyped                                 ;
; E2_INITIAL                    ; 1                      ; Untyped                                 ;
; E3_INITIAL                    ; 1                      ; Untyped                                 ;
; L0_MODE                       ; BYPASS                 ; Untyped                                 ;
; L1_MODE                       ; BYPASS                 ; Untyped                                 ;
; G0_MODE                       ; BYPASS                 ; Untyped                                 ;
; G1_MODE                       ; BYPASS                 ; Untyped                                 ;
; G2_MODE                       ; BYPASS                 ; Untyped                                 ;
; G3_MODE                       ; BYPASS                 ; Untyped                                 ;
; E0_MODE                       ; BYPASS                 ; Untyped                                 ;
; E1_MODE                       ; BYPASS                 ; Untyped                                 ;
; E2_MODE                       ; BYPASS                 ; Untyped                                 ;
; E3_MODE                       ; BYPASS                 ; Untyped                                 ;
; L0_PH                         ; 0                      ; Untyped                                 ;
; L1_PH                         ; 0                      ; Untyped                                 ;
; G0_PH                         ; 0                      ; Untyped                                 ;
; G1_PH                         ; 0                      ; Untyped                                 ;
; G2_PH                         ; 0                      ; Untyped                                 ;
; G3_PH                         ; 0                      ; Untyped                                 ;
; E0_PH                         ; 0                      ; Untyped                                 ;
; E1_PH                         ; 0                      ; Untyped                                 ;
; E2_PH                         ; 0                      ; Untyped                                 ;
; E3_PH                         ; 0                      ; Untyped                                 ;
; M_PH                          ; 0                      ; Untyped                                 ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                                 ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                                 ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                                 ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                                 ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                                 ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                                 ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                                 ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                                 ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                                 ;
; CLK0_COUNTER                  ; G0                     ; Untyped                                 ;
; CLK1_COUNTER                  ; G0                     ; Untyped                                 ;
; CLK2_COUNTER                  ; G0                     ; Untyped                                 ;
; CLK3_COUNTER                  ; G0                     ; Untyped                                 ;
; CLK4_COUNTER                  ; G0                     ; Untyped                                 ;
; CLK5_COUNTER                  ; G0                     ; Untyped                                 ;
; CLK6_COUNTER                  ; E0                     ; Untyped                                 ;
; CLK7_COUNTER                  ; E1                     ; Untyped                                 ;
; CLK8_COUNTER                  ; E2                     ; Untyped                                 ;
; CLK9_COUNTER                  ; E3                     ; Untyped                                 ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                                 ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                                 ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                                 ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                                 ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                                 ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                                 ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                                 ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                                 ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                                 ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                                 ;
; M_TIME_DELAY                  ; 0                      ; Untyped                                 ;
; N_TIME_DELAY                  ; 0                      ; Untyped                                 ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                                 ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                                 ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                                 ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                                 ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                                 ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                                 ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                                 ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                                 ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                                 ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                                 ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                                 ;
; VCO_POST_SCALE                ; 0                      ; Untyped                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                                 ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                 ; Untyped                                 ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                                 ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                                 ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                                 ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                                 ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                                 ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                                 ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                                 ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                                 ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                                 ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                                 ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                                 ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                                 ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                                 ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                                 ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                                 ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                                 ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                                 ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                                 ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                                 ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                                 ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                                 ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                                 ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                                 ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                                 ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                                 ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                                 ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                                 ;
; CBXI_PARAMETER                ; PLL2_altpll            ; Untyped                                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                                 ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                                 ;
; DEVICE_FAMILY                 ; MAX 10                 ; Untyped                                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE                          ;
+-------------------------------+------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DnaRegisterPorts:DnaRegister ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; bit_width      ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DnaRegisterPorts:DnaRegister|altchip_id:DNA_i          ;
+----------------+------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                            ; Type            ;
+----------------+------------------------------------------------------------------+-----------------+
; DEVICE_FAMILY  ; MAX 10                                                           ; String          ;
; ID_VALUE       ; 1111111111111111111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; ID_VALUE_STR   ; ffffffffffffffff                                                 ; String          ;
+----------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|a_graycounter:gen_cntr ;
+----------------+-------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                         ;
+----------------+-------------------+------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                      ;
; WIDTH          ; 7                 ; Signed Integer                                                               ;
; CBXI_PARAMETER ; a_graycounter_3ag ; Untyped                                                                      ;
+----------------+-------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|lpm_shiftreg:shift_reg ;
+------------------------+--------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                                            ;
+------------------------+--------+---------------------------------------------------------------------------------+
; LPM_WIDTH              ; 64     ; Signed Integer                                                                  ;
; LPM_DIRECTION          ; RIGHT  ; Untyped                                                                         ;
; LPM_AVALUE             ; UNUSED ; Untyped                                                                         ;
; LPM_SVALUE             ; UNUSED ; Untyped                                                                         ;
; DEVICE_FAMILY          ; MAX 10 ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON     ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF    ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON     ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF    ; IGNORE_CASCADE                                                                  ;
+------------------------+--------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OneShotPorts:BootupReset ;
+-----------------------+----------+------------------------------------+
; Parameter Name        ; Value    ; Type                               ;
+-----------------------+----------+------------------------------------+
; clock_freqhz          ; 98304000 ; Signed Integer                     ;
; delay_seconds         ; 1.0E-05  ; Signed Float                       ;
; shot_rst_state        ; '1'      ; Enumerated                         ;
; shot_pretrigger_state ; '1'      ; Enumerated                         ;
+-----------------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterSpacePorts:RegisterSpace ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; address_bits   ; 10    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpiDacTrioPorts:PZTDacs_i ;
+---------------------+----------+---------------------------------------+
; Parameter Name      ; Value    ; Type                                  ;
+---------------------+----------+---------------------------------------+
; master_clock_freqhz ; 98304000 ; Signed Integer                        ;
+---------------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; clock_divider  ; 983   ; Signed Integer                                                    ;
; byte_width     ; 3     ; Signed Integer                                                    ;
; cpol           ; '0'   ; Enumerated                                                        ;
; CPHA           ; '0'   ; Enumerated                                                        ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; clock_divider  ; 983   ; Signed Integer                                                    ;
; byte_width     ; 3     ; Signed Integer                                                    ;
; cpol           ; '0'   ; Enumerated                                                        ;
; CPHA           ; '0'   ; Enumerated                                                        ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; clock_divider  ; 983   ; Signed Integer                                                    ;
; byte_width     ; 3     ; Signed Integer                                                    ;
; cpol           ; '0'   ; Enumerated                                                        ;
; CPHA           ; '0'   ; Enumerated                                                        ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OneShotPorts:nLDacsOneShot ;
+-----------------------+----------+--------------------------------------+
; Parameter Name        ; Value    ; Type                                 ;
+-----------------------+----------+--------------------------------------+
; clock_freqhz          ; 98304000 ; Signed Integer                       ;
; delay_seconds         ; 2.5E-08  ; Signed Float                         ;
; shot_rst_state        ; '1'      ; Enumerated                           ;
; shot_pretrigger_state ; '1'      ; Enumerated                           ;
+-----------------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                        ;
+-------------------------------+-----------------------------------------------------+
; Name                          ; Value                                               ;
+-------------------------------+-----------------------------------------------------+
; Number of entity instances    ; 1                                                   ;
; Entity Instance               ; ClockMultiplierPorts:MasterPll|altpll:altpll_analog ;
;     -- OPERATION_MODE         ; NORMAL                                              ;
;     -- PLL_TYPE               ; AUTO                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20345                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                   ;
+-------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                ;
+----------------------------+----------------------------------------------------------------------+
; Name                       ; Value                                                                ;
+----------------------------+----------------------------------------------------------------------+
; Number of entity instances ; 1                                                                    ;
; Entity Instance            ; DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|lpm_shiftreg:shift_reg ;
;     -- LPM_WIDTH           ; 64                                                                   ;
;     -- LPM_DIRECTION       ; RIGHT                                                                ;
+----------------------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC"                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; sck  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB"                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; sck  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterSpacePorts:RegisterSpace"                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; readack  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; writeack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "OneShotPorts:BootupReset" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; rst  ; Input ; Info     ; Stuck at GND               ;
+------+-------+----------+----------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockMultiplierPorts:MasterPll"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------------+---------------------------+
; Type                    ; Count                     ;
+-------------------------+---------------------------+
; boundary_port           ; 36                        ;
; cycloneiii_ff           ; 500                       ;
;     CLR                 ; 15                        ;
;     CLR SCLR            ; 10                        ;
;     ENA                 ; 121                       ;
;     ENA CLR             ; 296                       ;
;     plain               ; 58                        ;
; cycloneiii_io_obuf      ; 11                        ;
; cycloneiii_lcell_comb   ; 336                       ;
;     arith               ; 20                        ;
;         2 data inputs   ; 19                        ;
;         3 data inputs   ; 1                         ;
;     normal              ; 316                       ;
;         0 data inputs   ; 1                         ;
;         1 data inputs   ; 10                        ;
;         2 data inputs   ; 57                        ;
;         3 data inputs   ; 46                        ;
;         4 data inputs   ; 202                       ;
; cycloneiii_pll          ; 1                         ;
; fiftyfivenm_chipidblock ; 1                         ;
;                         ;                           ;
; Max LUT depth           ; 8.00                      ;
; Average LUT depth       ; 2.69                      ;
+-------------------------+---------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Wed Aug  3 10:40:02 2022
Info: Command: quartus_map --read_settings_files=on --source=Main.vhd --source=RegisterSpace.vhd --source=../BuildNumber.vhd --source=../../../../../../../include/fpga/DnaRegisterAltera.vhd --source=../../../../../../../include/fpga/IOBufP2Generic.vhd --source=../../../../../../../include/fpga/SRamSlaveBus.vhd --source=../../../../../../../include/fpga/SpiRegisters.vhd --source=../../../../../../../include/fpga/SpiMaster.vhd --source=../../../../../../../include/fpga/SpiBus.vhd --source=../../../../../../../include/fpga/RamBus.vhd --source=../../../../../../../include/fpga/OneShot.vhd --source=../../../../../../../include/fpga/IBufP2.vhd --source=../../../../../../../include/fpga/ClockDivider.vhd --source=../../../../../../../include/fpga/ClockMultiplierAltera.vhd --source=../../../../../../../include/fpga/SpiDacTrio.vhd --source=/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v CGraphPZT
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file Main.vhd
    Info (12022): Found design unit 1: CGraphPZTPorts-CGraphPZT File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 114
    Info (12023): Found entity 1: CGraphPZTPorts File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file RegisterSpace.vhd
    Info (12022): Found design unit 1: RegisterSpacePorts-RegisterSpace File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/RegisterSpace.vhd Line: 46
    Info (12023): Found entity 1: RegisterSpacePorts File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/RegisterSpace.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/BuildNumber.vhd
    Info (12022): Found design unit 1: BuildNumberPorts-BuildNumber File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/BuildNumber.vhd Line: 21
    Info (12023): Found entity 1: BuildNumberPorts File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/BuildNumber.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/DnaRegisterAltera.vhd
    Info (12022): Found design unit 1: DnaRegisterPorts-aDnaRegister File: /home/summer/projects/include/fpga/DnaRegisterAltera.vhd Line: 29
    Info (12023): Found entity 1: DnaRegisterPorts File: /home/summer/projects/include/fpga/DnaRegisterAltera.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/IOBufP2Generic.vhd
    Info (12022): Found design unit 1: IOBufP2Ports-IOBufP2 File: /home/summer/projects/include/fpga/IOBufP2Generic.vhd Line: 23
    Info (12023): Found entity 1: IOBufP2Ports File: /home/summer/projects/include/fpga/IOBufP2Generic.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/SRamSlaveBus.vhd
    Info (12022): Found design unit 1: SRamSlaveBusPorts-SRamSlaveBus File: /home/summer/projects/include/fpga/SRamSlaveBus.vhd Line: 40
    Info (12023): Found entity 1: SRamSlaveBusPorts File: /home/summer/projects/include/fpga/SRamSlaveBus.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/SpiRegisters.vhd
    Info (12022): Found design unit 1: SpiRegistersPorts-SpiRegisters File: /home/summer/projects/include/fpga/SpiRegisters.vhd Line: 58
    Info (12023): Found entity 1: SpiRegistersPorts File: /home/summer/projects/include/fpga/SpiRegisters.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/SpiMaster.vhd
    Info (12022): Found design unit 1: SpiMasterPorts-SpiMaster File: /home/summer/projects/include/fpga/SpiMaster.vhd Line: 41
    Info (12023): Found entity 1: SpiMasterPorts File: /home/summer/projects/include/fpga/SpiMaster.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/SpiBus.vhd
    Info (12022): Found design unit 1: SpiBusPorts-SpiBus File: /home/summer/projects/include/fpga/SpiBus.vhd Line: 31
    Info (12023): Found entity 1: SpiBusPorts File: /home/summer/projects/include/fpga/SpiBus.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/RamBus.vhd
    Info (12022): Found design unit 1: RamBusPorts-RamBus File: /home/summer/projects/include/fpga/RamBus.vhd Line: 47
    Info (12023): Found entity 1: RamBusPorts File: /home/summer/projects/include/fpga/RamBus.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/OneShot.vhd
    Info (12022): Found design unit 1: OneShotPorts-OneShot File: /home/summer/projects/include/fpga/OneShot.vhd Line: 27
    Info (12023): Found entity 1: OneShotPorts File: /home/summer/projects/include/fpga/OneShot.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/IBufP2.vhd
    Info (12022): Found design unit 1: IBufP2Ports-IBufP2 File: /home/summer/projects/include/fpga/IBufP2.vhd Line: 21
    Info (12023): Found entity 1: IBufP2Ports File: /home/summer/projects/include/fpga/IBufP2.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/ClockDivider.vhd
    Info (12022): Found design unit 1: ClockDividerPorts-ClockDivider File: /home/summer/projects/include/fpga/ClockDivider.vhd Line: 26
    Info (12023): Found entity 1: ClockDividerPorts File: /home/summer/projects/include/fpga/ClockDivider.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/ClockMultiplierAltera.vhd
    Info (12022): Found design unit 1: ClockMultiplierPorts-aClockMultiplier File: /home/summer/projects/include/fpga/ClockMultiplierAltera.vhd Line: 30
    Info (12023): Found entity 1: ClockMultiplierPorts File: /home/summer/projects/include/fpga/ClockMultiplierAltera.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/summer/projects/include/fpga/SpiDacTrio.vhd
    Info (12022): Found design unit 1: SpiDacTrioPorts-SpiDacTrio File: /home/summer/projects/include/fpga/SpiDacTrio.vhd Line: 55
    Info (12023): Found entity 1: SpiDacTrioPorts File: /home/summer/projects/include/fpga/SpiDacTrio.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v
    Info (12023): Found entity 1: altchip_id File: /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v Line: 36
Info (12127): Elaborating entity "CGraphPZTPorts" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(642): object "WriteAck" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 642
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(645): object "ReadAck" assigned a value but never read File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 645
Info (12128): Elaborating entity "ClockMultiplierPorts" for hierarchy "ClockMultiplierPorts:MasterPll" File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 672
Info (12128): Elaborating entity "altpll" for hierarchy "ClockMultiplierPorts:MasterPll|altpll:altpll_analog" File: /home/summer/projects/include/fpga/ClockMultiplierAltera.vhd Line: 103
Info (12130): Elaborated megafunction instantiation "ClockMultiplierPorts:MasterPll|altpll:altpll_analog" File: /home/summer/projects/include/fpga/ClockMultiplierAltera.vhd Line: 103
Info (12133): Instantiated megafunction "ClockMultiplierPorts:MasterPll|altpll:altpll_analog" with the following parameter: File: /home/summer/projects/include/fpga/ClockMultiplierAltera.vhd Line: 103
    Info (12134): Parameter "bandwidth_type" = "LOW"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20345"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL2"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/PLL2_altpll.v
    Info (12023): Found entity 1: PLL2_altpll File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/db/PLL2_altpll.v Line: 31
Info (12128): Elaborating entity "PLL2_altpll" for hierarchy "ClockMultiplierPorts:MasterPll|altpll:altpll_analog|PLL2_altpll:auto_generated" File: /usr/local/altera/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "DnaRegisterPorts" for hierarchy "DnaRegisterPorts:DnaRegister" File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 686
Info (12128): Elaborating entity "altchip_id" for hierarchy "DnaRegisterPorts:DnaRegister|altchip_id:DNA_i" File: /home/summer/projects/include/fpga/DnaRegisterAltera.vhd Line: 52
Info (12128): Elaborating entity "a_graycounter" for hierarchy "DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|a_graycounter:gen_cntr" File: /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v Line: 99
Info (12130): Elaborated megafunction instantiation "DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|a_graycounter:gen_cntr" File: /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v Line: 99
Info (12133): Instantiated megafunction "DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|a_graycounter:gen_cntr" with the following parameter: File: /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v Line: 99
    Info (12134): Parameter "width" = "7"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3ag.tdf
    Info (12023): Found entity 1: a_graycounter_3ag File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/db/a_graycounter_3ag.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_3ag" for hierarchy "DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|a_graycounter:gen_cntr|a_graycounter_3ag:auto_generated" File: /usr/local/altera/quartus/libraries/megafunctions/a_graycounter.tdf Line: 51
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|lpm_shiftreg:shift_reg" File: /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v Line: 192
Info (12130): Elaborated megafunction instantiation "DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|lpm_shiftreg:shift_reg" File: /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v Line: 192
Info (12133): Instantiated megafunction "DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|lpm_shiftreg:shift_reg" with the following parameter: File: /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v Line: 192
    Info (12134): Parameter "lpm_direction" = "RIGHT"
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "64"
Info (12128): Elaborating entity "BuildNumberPorts" for hierarchy "BuildNumberPorts:BuildNumber_i" File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 698
Info (12128): Elaborating entity "OneShotPorts" for hierarchy "OneShotPorts:BootupReset" File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 704
Info (12128): Elaborating entity "IBufP2Ports" for hierarchy "IBufP2Ports:IBufOE" File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 721
Info (12128): Elaborating entity "IOBufP2Ports" for hierarchy "IOBufP2Ports:\GenRamDataBus:0:IOBUF_RamData_i" File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 759
Info (12128): Elaborating entity "RegisterSpacePorts" for hierarchy "RegisterSpacePorts:RegisterSpace" File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 782
Info (12128): Elaborating entity "SpiDacTrioPorts" for hierarchy "SpiDacTrioPorts:PZTDacs_i" File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 841
Warning (10036): Verilog HDL or VHDL warning at SpiDacTrio.vhd(86): object "SckB" assigned a value but never read File: /home/summer/projects/include/fpga/SpiDacTrio.vhd Line: 86
Warning (10036): Verilog HDL or VHDL warning at SpiDacTrio.vhd(87): object "SckC" assigned a value but never read File: /home/summer/projects/include/fpga/SpiDacTrio.vhd Line: 87
Info (12128): Elaborating entity "SpiMasterPorts" for hierarchy "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA" File: /home/summer/projects/include/fpga/SpiDacTrio.vhd Line: 102
Info (12128): Elaborating entity "OneShotPorts" for hierarchy "OneShotPorts:nLDacsOneShot" File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 879
Info (13014): Ignored 8 buffer(s)
    Info (13016): Ignored 8 CARRY_SUM buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "MosiDacA" and its non-tri-state driver. File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 41
    Warning (13035): Inserted always-enabled tri-state buffer between "MosiDacB" and its non-tri-state driver. File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "MosiDacC" and its non-tri-state driver. File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 43
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "MosiDacA" is moved to its source File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 41
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "MosiDacB" is moved to its source File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 42
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "MosiDacC" is moved to its source File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 43
Info (13000): Registers with preset signals will power-up high File: /home/summer/projects/include/fpga/SpiMaster.vhd Line: 80
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|Mosi_i" is converted into an equivalent circuit using register "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|Mosi_i~_emulated" and latch "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|Mosi_i~1" File: /home/summer/projects/include/fpga/SpiMaster.vhd Line: 80
    Warning (13310): Register "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|Mosi_i" is converted into an equivalent circuit using register "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|Mosi_i~_emulated" and latch "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|Mosi_i~1" File: /home/summer/projects/include/fpga/SpiMaster.vhd Line: 80
    Warning (13310): Register "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|Mosi_i" is converted into an equivalent circuit using register "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|Mosi_i~_emulated" and latch "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|Mosi_i~1" File: /home/summer/projects/include/fpga/SpiMaster.vhd Line: 80
    Warning (13310): Register "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|DataFromMiso[23]" is converted into an equivalent circuit using register "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|DataFromMiso[23]~_emulated" and latch "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiC|DataFromMiso[23]~1" File: /home/summer/projects/include/fpga/SpiMaster.vhd Line: 80
    Warning (13310): Register "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|DataFromMiso[23]" is converted into an equivalent circuit using register "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|DataFromMiso[23]~_emulated" and latch "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiB|DataFromMiso[23]~1" File: /home/summer/projects/include/fpga/SpiMaster.vhd Line: 80
    Warning (13310): Register "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|DataFromMiso[23]" is converted into an equivalent circuit using register "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|DataFromMiso[23]~_emulated" and latch "SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|DataFromMiso[23]~1" File: /home/summer/projects/include/fpga/SpiMaster.vhd Line: 80
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "MosiDacA~synth" File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 41
    Warning (13010): Node "MosiDacB~synth" File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 42
    Warning (13010): Node "MosiDacC~synth" File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 43
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "nClrDacs" is stuck at GND File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 51
    Warning (13410): Pin "HVPowernEn" is stuck at GND File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 91
    Warning (13410): Pin "nHVEn" is stuck at GND File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 92
    Warning (13410): Pin "AnalogPowernEn" is stuck at GND File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 97
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|SpiBitPos[4] will power up to High File: /home/summer/projects/include/fpga/SpiMaster.vhd Line: 80
    Critical Warning (18010): Register SpiDacTrioPorts:PZTDacs_i|SpiMasterPorts:SpiA|SpiBitPos[3] will power up to High File: /home/summer/projects/include/fpga/SpiMaster.vhd Line: 80
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "RamBusnCs[1]" File: /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd Line: 19
Info (21057): Implemented 777 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 10 output pins
    Info (21060): Implemented 11 bidirectional pins
    Info (21061): Implemented 739 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 1201 megabytes
    Info: Processing ended: Wed Aug  3 10:40:14 2022
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:23


