{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554777220358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554777220358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 23:33:40 2019 " "Processing started: Mon Apr 08 23:33:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554777220358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554777220358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj_seletor -c proj_qsys " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj_seletor -c proj_qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554777220358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554777221092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_test_bench " "Found entity 1: proj_qsys_nios_test_bench" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_test_bench.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_oci_test_bench " "Found entity 1: proj_qsys_nios_oci_test_bench" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_oci_test_bench.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_jtag_debug_module_wrapper " "Found entity 1: proj_qsys_nios_jtag_debug_module_wrapper" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_jtag_debug_module_tck " "Found entity 1: proj_qsys_nios_jtag_debug_module_tck" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_tck.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_jtag_debug_module_sysclk " "Found entity 1: proj_qsys_nios_jtag_debug_module_sysclk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_sysclk.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_custom_instruction_master_multi_xconnect " "Found entity 1: proj_qsys_nios_custom_instruction_master_multi_xconnect" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios.v 21 21 " "Found 21 design units, including 21 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_register_bank_a_module " "Found entity 1: proj_qsys_nios_register_bank_a_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_nios_register_bank_b_module " "Found entity 2: proj_qsys_nios_register_bank_b_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""} { "Info" "ISGN_ENTITY_NAME" "3 proj_qsys_nios_nios2_oci_debug " "Found entity 3: proj_qsys_nios_nios2_oci_debug" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""} { "Info" "ISGN_ENTITY_NAME" "4 proj_qsys_nios_ociram_sp_ram_module " "Found entity 4: proj_qsys_nios_ociram_sp_ram_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""} { "Info" "ISGN_ENTITY_NAME" "5 proj_qsys_nios_nios2_ocimem " "Found entity 5: proj_qsys_nios_nios2_ocimem" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""} { "Info" "ISGN_ENTITY_NAME" "6 proj_qsys_nios_nios2_avalon_reg " "Found entity 6: proj_qsys_nios_nios2_avalon_reg" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""} { "Info" "ISGN_ENTITY_NAME" "7 proj_qsys_nios_nios2_oci_break " "Found entity 7: proj_qsys_nios_nios2_oci_break" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""} { "Info" "ISGN_ENTITY_NAME" "8 proj_qsys_nios_nios2_oci_xbrk " "Found entity 8: proj_qsys_nios_nios2_oci_xbrk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""} { "Info" "ISGN_ENTITY_NAME" "9 proj_qsys_nios_nios2_oci_dbrk " "Found entity 9: proj_qsys_nios_nios2_oci_dbrk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""} { "Info" "ISGN_ENTITY_NAME" "10 proj_qsys_nios_nios2_oci_itrace " "Found entity 10: proj_qsys_nios_nios2_oci_itrace" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""} { "Info" "ISGN_ENTITY_NAME" "11 proj_qsys_nios_nios2_oci_td_mode " "Found entity 11: proj_qsys_nios_nios2_oci_td_mode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""} { "Info" "ISGN_ENTITY_NAME" "12 proj_qsys_nios_nios2_oci_dtrace " "Found entity 12: proj_qsys_nios_nios2_oci_dtrace" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""} { "Info" "ISGN_ENTITY_NAME" "13 proj_qsys_nios_nios2_oci_compute_input_tm_cnt " "Found entity 13: proj_qsys_nios_nios2_oci_compute_input_tm_cnt" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""} { "Info" "ISGN_ENTITY_NAME" "14 proj_qsys_nios_nios2_oci_fifo_wrptr_inc " "Found entity 14: proj_qsys_nios_nios2_oci_fifo_wrptr_inc" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""} { "Info" "ISGN_ENTITY_NAME" "15 proj_qsys_nios_nios2_oci_fifo_cnt_inc " "Found entity 15: proj_qsys_nios_nios2_oci_fifo_cnt_inc" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""} { "Info" "ISGN_ENTITY_NAME" "16 proj_qsys_nios_nios2_oci_fifo " "Found entity 16: proj_qsys_nios_nios2_oci_fifo" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""} { "Info" "ISGN_ENTITY_NAME" "17 proj_qsys_nios_nios2_oci_pib " "Found entity 17: proj_qsys_nios_nios2_oci_pib" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""} { "Info" "ISGN_ENTITY_NAME" "18 proj_qsys_nios_nios2_oci_im " "Found entity 18: proj_qsys_nios_nios2_oci_im" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""} { "Info" "ISGN_ENTITY_NAME" "19 proj_qsys_nios_nios2_performance_monitors " "Found entity 19: proj_qsys_nios_nios2_performance_monitors" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""} { "Info" "ISGN_ENTITY_NAME" "20 proj_qsys_nios_nios2_oci " "Found entity 20: proj_qsys_nios_nios2_oci" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""} { "Info" "ISGN_ENTITY_NAME" "21 proj_qsys_nios " "Found entity 21: proj_qsys_nios" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_xbar_mux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777221358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777221358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_id_router_002_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221358 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_id_router_002 " "Found entity 2: proj_qsys_mm_interconnect_0_id_router_002" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777221358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777221358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_id_router_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_id_router_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221358 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_id_router " "Found entity 2: proj_qsys_mm_interconnect_0_id_router" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_xbar_mux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_xbar_demux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221389 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777221389 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777221389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_addr_router_001_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221389 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_addr_router_001 " "Found entity 2: proj_qsys_mm_interconnect_0_addr_router_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221389 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777221405 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777221405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_addr_router_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_addr_router_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221405 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_addr_router " "Found entity 2: proj_qsys_mm_interconnect_0_addr_router" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0 " "Found entity 1: proj_qsys_mm_interconnect_0" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_memory " "Found entity 1: proj_qsys_memory" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_memory.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_leds " "Found entity 1: proj_qsys_leds" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_leds.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_jtag_sim_scfifo_w " "Found entity 1: proj_qsys_jtag_sim_scfifo_w" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221436 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_jtag_scfifo_w " "Found entity 2: proj_qsys_jtag_scfifo_w" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221436 ""} { "Info" "ISGN_ENTITY_NAME" "3 proj_qsys_jtag_sim_scfifo_r " "Found entity 3: proj_qsys_jtag_sim_scfifo_r" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221436 ""} { "Info" "ISGN_ENTITY_NAME" "4 proj_qsys_jtag_scfifo_r " "Found entity 4: proj_qsys_jtag_scfifo_r" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221436 ""} { "Info" "ISGN_ENTITY_NAME" "5 proj_qsys_jtag " "Found entity 5: proj_qsys_jtag" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_irq_mapper " "Found entity 1: proj_qsys_irq_mapper" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_buttons " "Found entity 1: proj_qsys_buttons" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_buttons.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/lcd_driver.v 0 0 " "Found 0 design units, including 0 entities, in source file proj_qsys/synthesis/submodules/lcd_driver.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "proj_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221498 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "proj_qsys/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/proj_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/proj_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys " "Found entity 1: proj_qsys" {  } { { "proj_qsys/synthesis/proj_qsys.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/proj_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "proj_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_irq_mapper " "Found entity 1: proj_qsys_irq_mapper" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0 " "Found entity 1: proj_qsys_mm_interconnect_0" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221561 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_xbar_mux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_xbar_mux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_xbar_demux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777221608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777221608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_id_router_002_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221608 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_id_router_002 " "Found entity 2: proj_qsys_mm_interconnect_0_id_router_002" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777221608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777221608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_id_router_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_id_router_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221608 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_id_router " "Found entity 2: proj_qsys_mm_interconnect_0_id_router" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777221608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777221608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_addr_router_001_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221623 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_addr_router_001 " "Found entity 2: proj_qsys_mm_interconnect_0_addr_router_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777221623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777221623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_addr_router_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_addr_router_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221623 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_addr_router " "Found entity 2: proj_qsys_mm_interconnect_0_addr_router" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_custom_instruction_master_multi_xconnect " "Found entity 1: proj_qsys_nios_custom_instruction_master_multi_xconnect" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "proj_qsys/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/lcd_driver.v 0 0 " "Found 0 design units, including 0 entities, in source file proj_qsys/synthesis/submodules/lcd_driver.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_leds " "Found entity 1: proj_qsys_leds" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_leds.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_buttons " "Found entity 1: proj_qsys_buttons" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_buttons.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_jtag_sim_scfifo_w " "Found entity 1: proj_qsys_jtag_sim_scfifo_w" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221701 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_jtag_scfifo_w " "Found entity 2: proj_qsys_jtag_scfifo_w" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221701 ""} { "Info" "ISGN_ENTITY_NAME" "3 proj_qsys_jtag_sim_scfifo_r " "Found entity 3: proj_qsys_jtag_sim_scfifo_r" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221701 ""} { "Info" "ISGN_ENTITY_NAME" "4 proj_qsys_jtag_scfifo_r " "Found entity 4: proj_qsys_jtag_scfifo_r" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221701 ""} { "Info" "ISGN_ENTITY_NAME" "5 proj_qsys_jtag " "Found entity 5: proj_qsys_jtag" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_memory " "Found entity 1: proj_qsys_memory" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_memory.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios.v 21 21 " "Found 21 design units, including 21 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_register_bank_a_module " "Found entity 1: proj_qsys_nios_register_bank_a_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_nios_register_bank_b_module " "Found entity 2: proj_qsys_nios_register_bank_b_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""} { "Info" "ISGN_ENTITY_NAME" "3 proj_qsys_nios_nios2_oci_debug " "Found entity 3: proj_qsys_nios_nios2_oci_debug" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""} { "Info" "ISGN_ENTITY_NAME" "4 proj_qsys_nios_ociram_sp_ram_module " "Found entity 4: proj_qsys_nios_ociram_sp_ram_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""} { "Info" "ISGN_ENTITY_NAME" "5 proj_qsys_nios_nios2_ocimem " "Found entity 5: proj_qsys_nios_nios2_ocimem" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""} { "Info" "ISGN_ENTITY_NAME" "6 proj_qsys_nios_nios2_avalon_reg " "Found entity 6: proj_qsys_nios_nios2_avalon_reg" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""} { "Info" "ISGN_ENTITY_NAME" "7 proj_qsys_nios_nios2_oci_break " "Found entity 7: proj_qsys_nios_nios2_oci_break" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""} { "Info" "ISGN_ENTITY_NAME" "8 proj_qsys_nios_nios2_oci_xbrk " "Found entity 8: proj_qsys_nios_nios2_oci_xbrk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""} { "Info" "ISGN_ENTITY_NAME" "9 proj_qsys_nios_nios2_oci_dbrk " "Found entity 9: proj_qsys_nios_nios2_oci_dbrk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""} { "Info" "ISGN_ENTITY_NAME" "10 proj_qsys_nios_nios2_oci_itrace " "Found entity 10: proj_qsys_nios_nios2_oci_itrace" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""} { "Info" "ISGN_ENTITY_NAME" "11 proj_qsys_nios_nios2_oci_td_mode " "Found entity 11: proj_qsys_nios_nios2_oci_td_mode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""} { "Info" "ISGN_ENTITY_NAME" "12 proj_qsys_nios_nios2_oci_dtrace " "Found entity 12: proj_qsys_nios_nios2_oci_dtrace" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""} { "Info" "ISGN_ENTITY_NAME" "13 proj_qsys_nios_nios2_oci_compute_input_tm_cnt " "Found entity 13: proj_qsys_nios_nios2_oci_compute_input_tm_cnt" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""} { "Info" "ISGN_ENTITY_NAME" "14 proj_qsys_nios_nios2_oci_fifo_wrptr_inc " "Found entity 14: proj_qsys_nios_nios2_oci_fifo_wrptr_inc" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""} { "Info" "ISGN_ENTITY_NAME" "15 proj_qsys_nios_nios2_oci_fifo_cnt_inc " "Found entity 15: proj_qsys_nios_nios2_oci_fifo_cnt_inc" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""} { "Info" "ISGN_ENTITY_NAME" "16 proj_qsys_nios_nios2_oci_fifo " "Found entity 16: proj_qsys_nios_nios2_oci_fifo" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""} { "Info" "ISGN_ENTITY_NAME" "17 proj_qsys_nios_nios2_oci_pib " "Found entity 17: proj_qsys_nios_nios2_oci_pib" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""} { "Info" "ISGN_ENTITY_NAME" "18 proj_qsys_nios_nios2_oci_im " "Found entity 18: proj_qsys_nios_nios2_oci_im" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""} { "Info" "ISGN_ENTITY_NAME" "19 proj_qsys_nios_nios2_performance_monitors " "Found entity 19: proj_qsys_nios_nios2_performance_monitors" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""} { "Info" "ISGN_ENTITY_NAME" "20 proj_qsys_nios_nios2_oci " "Found entity 20: proj_qsys_nios_nios2_oci" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""} { "Info" "ISGN_ENTITY_NAME" "21 proj_qsys_nios " "Found entity 21: proj_qsys_nios" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_jtag_debug_module_sysclk " "Found entity 1: proj_qsys_nios_jtag_debug_module_sysclk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_sysclk.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_jtag_debug_module_tck " "Found entity 1: proj_qsys_nios_jtag_debug_module_tck" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_tck.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_jtag_debug_module_wrapper " "Found entity 1: proj_qsys_nios_jtag_debug_module_wrapper" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_oci_test_bench " "Found entity 1: proj_qsys_nios_oci_test_bench" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_oci_test_bench.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_test_bench " "Found entity 1: proj_qsys_nios_test_bench" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_test_bench.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777221764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777221764 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proj_qsys_nios.v(1605) " "Verilog HDL or VHDL warning at proj_qsys_nios.v(1605): conditional expression evaluates to a constant" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1554777221780 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proj_qsys_nios.v(1607) " "Verilog HDL or VHDL warning at proj_qsys_nios.v(1607): conditional expression evaluates to a constant" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1554777221780 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proj_qsys_nios.v(1763) " "Verilog HDL or VHDL warning at proj_qsys_nios.v(1763): conditional expression evaluates to a constant" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1554777221780 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proj_qsys_nios.v(2587) " "Verilog HDL or VHDL warning at proj_qsys_nios.v(2587): conditional expression evaluates to a constant" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1554777221780 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554777221951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys proj_qsys:u0 " "Elaborating entity \"proj_qsys\" for hierarchy \"proj_qsys:u0\"" {  } { { "top.v" "u0" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777221967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios proj_qsys:u0\|proj_qsys_nios:nios " "Elaborating entity \"proj_qsys_nios\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "nios" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/proj_qsys.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_test_bench proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_test_bench:the_proj_qsys_nios_test_bench " "Elaborating entity \"proj_qsys_nios_test_bench\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_test_bench:the_proj_qsys_nios_test_bench\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_proj_qsys_nios_test_bench" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 3886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_register_bank_a_module proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_register_bank_a_module:proj_qsys_nios_register_bank_a " "Elaborating entity \"proj_qsys_nios_register_bank_a_module\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_register_bank_a_module:proj_qsys_nios_register_bank_a\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "proj_qsys_nios_register_bank_a" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 4385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_register_bank_a_module:proj_qsys_nios_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_register_bank_a_module:proj_qsys_nios_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_altsyncram" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_register_bank_a_module:proj_qsys_nios_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_register_bank_a_module:proj_qsys_nios_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554777222358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_register_bank_a_module:proj_qsys_nios_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_register_bank_a_module:proj_qsys_nios_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proj_qsys_nios_rf_ram_a.mif " "Parameter \"init_file\" = \"proj_qsys_nios_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222358 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554777222358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sgg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sgg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sgg1 " "Found entity 1: altsyncram_sgg1" {  } { { "db/altsyncram_sgg1.tdf" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/db/altsyncram_sgg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777222483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777222483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sgg1 proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_register_bank_a_module:proj_qsys_nios_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_sgg1:auto_generated " "Elaborating entity \"altsyncram_sgg1\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_register_bank_a_module:proj_qsys_nios_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_sgg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_register_bank_b_module proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_register_bank_b_module:proj_qsys_nios_register_bank_b " "Elaborating entity \"proj_qsys_nios_register_bank_b_module\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_register_bank_b_module:proj_qsys_nios_register_bank_b\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "proj_qsys_nios_register_bank_b" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 4406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_register_bank_b_module:proj_qsys_nios_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_register_bank_b_module:proj_qsys_nios_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_altsyncram" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_register_bank_b_module:proj_qsys_nios_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_register_bank_b_module:proj_qsys_nios_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554777222764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_register_bank_b_module:proj_qsys_nios_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_register_bank_b_module:proj_qsys_nios_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proj_qsys_nios_rf_ram_b.mif " "Parameter \"init_file\" = \"proj_qsys_nios_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222780 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554777222780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgg1 " "Found entity 1: altsyncram_tgg1" {  } { { "db/altsyncram_tgg1.tdf" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/db/altsyncram_tgg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777222873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777222873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgg1 proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_register_bank_b_module:proj_qsys_nios_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_tgg1:auto_generated " "Elaborating entity \"altsyncram_tgg1\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_register_bank_b_module:proj_qsys_nios_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_tgg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777222873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_nios2_oci proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci " "Elaborating entity \"proj_qsys_nios_nios2_oci\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_proj_qsys_nios_nios2_oci" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 4898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777223108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_nios2_oci_debug proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_debug:the_proj_qsys_nios_nios2_oci_debug " "Elaborating entity \"proj_qsys_nios_nios2_oci_debug\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_debug:the_proj_qsys_nios_nios2_oci_debug\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_proj_qsys_nios_nios2_oci_debug" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777223170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_debug:the_proj_qsys_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_debug:the_proj_qsys_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_altera_std_synchronizer" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777223217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_debug:the_proj_qsys_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_debug:the_proj_qsys_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554777223264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_debug:the_proj_qsys_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_debug:the_proj_qsys_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777223264 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554777223264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_nios2_ocimem proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_ocimem:the_proj_qsys_nios_nios2_ocimem " "Elaborating entity \"proj_qsys_nios_nios2_ocimem\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_ocimem:the_proj_qsys_nios_nios2_ocimem\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_proj_qsys_nios_nios2_ocimem" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777223264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_ociram_sp_ram_module proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_ocimem:the_proj_qsys_nios_nios2_ocimem\|proj_qsys_nios_ociram_sp_ram_module:proj_qsys_nios_ociram_sp_ram " "Elaborating entity \"proj_qsys_nios_ociram_sp_ram_module\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_ocimem:the_proj_qsys_nios_nios2_ocimem\|proj_qsys_nios_ociram_sp_ram_module:proj_qsys_nios_ociram_sp_ram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "proj_qsys_nios_ociram_sp_ram" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777223311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_ocimem:the_proj_qsys_nios_nios2_ocimem\|proj_qsys_nios_ociram_sp_ram_module:proj_qsys_nios_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_ocimem:the_proj_qsys_nios_nios2_ocimem\|proj_qsys_nios_ociram_sp_ram_module:proj_qsys_nios_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_altsyncram" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777223326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_ocimem:the_proj_qsys_nios_nios2_ocimem\|proj_qsys_nios_ociram_sp_ram_module:proj_qsys_nios_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_ocimem:the_proj_qsys_nios_nios2_ocimem\|proj_qsys_nios_ociram_sp_ram_module:proj_qsys_nios_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554777223576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_ocimem:the_proj_qsys_nios_nios2_ocimem\|proj_qsys_nios_ociram_sp_ram_module:proj_qsys_nios_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_ocimem:the_proj_qsys_nios_nios2_ocimem\|proj_qsys_nios_ociram_sp_ram_module:proj_qsys_nios_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proj_qsys_nios_ociram_default_contents.mif " "Parameter \"init_file\" = \"proj_qsys_nios_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777223576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777223576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777223576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777223576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777223576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777223576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777223576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777223576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777223576 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554777223576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fn81 " "Found entity 1: altsyncram_fn81" {  } { { "db/altsyncram_fn81.tdf" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/db/altsyncram_fn81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777223717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777223717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fn81 proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_ocimem:the_proj_qsys_nios_nios2_ocimem\|proj_qsys_nios_ociram_sp_ram_module:proj_qsys_nios_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_fn81:auto_generated " "Elaborating entity \"altsyncram_fn81\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_ocimem:the_proj_qsys_nios_nios2_ocimem\|proj_qsys_nios_ociram_sp_ram_module:proj_qsys_nios_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_fn81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777223717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_nios2_avalon_reg proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_avalon_reg:the_proj_qsys_nios_nios2_avalon_reg " "Elaborating entity \"proj_qsys_nios_nios2_avalon_reg\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_avalon_reg:the_proj_qsys_nios_nios2_avalon_reg\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_proj_qsys_nios_nios2_avalon_reg" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777223936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_nios2_oci_break proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_break:the_proj_qsys_nios_nios2_oci_break " "Elaborating entity \"proj_qsys_nios_nios2_oci_break\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_break:the_proj_qsys_nios_nios2_oci_break\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_proj_qsys_nios_nios2_oci_break" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777223967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_nios2_oci_xbrk proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_xbrk:the_proj_qsys_nios_nios2_oci_xbrk " "Elaborating entity \"proj_qsys_nios_nios2_oci_xbrk\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_xbrk:the_proj_qsys_nios_nios2_oci_xbrk\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_proj_qsys_nios_nios2_oci_xbrk" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_nios2_oci_dbrk proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_dbrk:the_proj_qsys_nios_nios2_oci_dbrk " "Elaborating entity \"proj_qsys_nios_nios2_oci_dbrk\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_dbrk:the_proj_qsys_nios_nios2_oci_dbrk\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_proj_qsys_nios_nios2_oci_dbrk" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_nios2_oci_itrace proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_itrace:the_proj_qsys_nios_nios2_oci_itrace " "Elaborating entity \"proj_qsys_nios_nios2_oci_itrace\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_itrace:the_proj_qsys_nios_nios2_oci_itrace\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_proj_qsys_nios_nios2_oci_itrace" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_nios2_oci_dtrace proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_dtrace:the_proj_qsys_nios_nios2_oci_dtrace " "Elaborating entity \"proj_qsys_nios_nios2_oci_dtrace\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_dtrace:the_proj_qsys_nios_nios2_oci_dtrace\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_proj_qsys_nios_nios2_oci_dtrace" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_nios2_oci_td_mode proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_dtrace:the_proj_qsys_nios_nios2_oci_dtrace\|proj_qsys_nios_nios2_oci_td_mode:proj_qsys_nios_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"proj_qsys_nios_nios2_oci_td_mode\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_dtrace:the_proj_qsys_nios_nios2_oci_dtrace\|proj_qsys_nios_nios2_oci_td_mode:proj_qsys_nios_nios2_oci_trc_ctrl_td_mode\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "proj_qsys_nios_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_nios2_oci_fifo proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_fifo:the_proj_qsys_nios_nios2_oci_fifo " "Elaborating entity \"proj_qsys_nios_nios2_oci_fifo\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_fifo:the_proj_qsys_nios_nios2_oci_fifo\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_proj_qsys_nios_nios2_oci_fifo" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_nios2_oci_compute_input_tm_cnt proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_fifo:the_proj_qsys_nios_nios2_oci_fifo\|proj_qsys_nios_nios2_oci_compute_input_tm_cnt:the_proj_qsys_nios_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"proj_qsys_nios_nios2_oci_compute_input_tm_cnt\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_fifo:the_proj_qsys_nios_nios2_oci_fifo\|proj_qsys_nios_nios2_oci_compute_input_tm_cnt:the_proj_qsys_nios_nios2_oci_compute_input_tm_cnt\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_proj_qsys_nios_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_nios2_oci_fifo_wrptr_inc proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_fifo:the_proj_qsys_nios_nios2_oci_fifo\|proj_qsys_nios_nios2_oci_fifo_wrptr_inc:the_proj_qsys_nios_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"proj_qsys_nios_nios2_oci_fifo_wrptr_inc\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_fifo:the_proj_qsys_nios_nios2_oci_fifo\|proj_qsys_nios_nios2_oci_fifo_wrptr_inc:the_proj_qsys_nios_nios2_oci_fifo_wrptr_inc\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_proj_qsys_nios_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_nios2_oci_fifo_cnt_inc proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_fifo:the_proj_qsys_nios_nios2_oci_fifo\|proj_qsys_nios_nios2_oci_fifo_cnt_inc:the_proj_qsys_nios_nios2_oci_fifo_cnt_inc " "Elaborating entity \"proj_qsys_nios_nios2_oci_fifo_cnt_inc\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_fifo:the_proj_qsys_nios_nios2_oci_fifo\|proj_qsys_nios_nios2_oci_fifo_cnt_inc:the_proj_qsys_nios_nios2_oci_fifo_cnt_inc\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_proj_qsys_nios_nios2_oci_fifo_cnt_inc" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_oci_test_bench proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_fifo:the_proj_qsys_nios_nios2_oci_fifo\|proj_qsys_nios_oci_test_bench:the_proj_qsys_nios_oci_test_bench " "Elaborating entity \"proj_qsys_nios_oci_test_bench\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_fifo:the_proj_qsys_nios_nios2_oci_fifo\|proj_qsys_nios_oci_test_bench:the_proj_qsys_nios_oci_test_bench\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_proj_qsys_nios_oci_test_bench" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224467 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "proj_qsys_nios_oci_test_bench " "Entity \"proj_qsys_nios_oci_test_bench\" contains only dangling pins" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_proj_qsys_nios_oci_test_bench" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1554777224467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_nios2_oci_pib proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_pib:the_proj_qsys_nios_nios2_oci_pib " "Elaborating entity \"proj_qsys_nios_nios2_oci_pib\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_pib:the_proj_qsys_nios_nios2_oci_pib\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_proj_qsys_nios_nios2_oci_pib" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_nios2_oci_im proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_im:the_proj_qsys_nios_nios2_oci_im " "Elaborating entity \"proj_qsys_nios_nios2_oci_im\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_nios2_oci_im:the_proj_qsys_nios_nios2_oci_im\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_proj_qsys_nios_nios2_oci_im" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_jtag_debug_module_wrapper proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_jtag_debug_module_wrapper:the_proj_qsys_nios_jtag_debug_module_wrapper " "Elaborating entity \"proj_qsys_nios_jtag_debug_module_wrapper\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_jtag_debug_module_wrapper:the_proj_qsys_nios_jtag_debug_module_wrapper\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "the_proj_qsys_nios_jtag_debug_module_wrapper" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_jtag_debug_module_tck proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_jtag_debug_module_wrapper:the_proj_qsys_nios_jtag_debug_module_wrapper\|proj_qsys_nios_jtag_debug_module_tck:the_proj_qsys_nios_jtag_debug_module_tck " "Elaborating entity \"proj_qsys_nios_jtag_debug_module_tck\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_jtag_debug_module_wrapper:the_proj_qsys_nios_jtag_debug_module_wrapper\|proj_qsys_nios_jtag_debug_module_tck:the_proj_qsys_nios_jtag_debug_module_tck\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" "the_proj_qsys_nios_jtag_debug_module_tck" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_jtag_debug_module_sysclk proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_jtag_debug_module_wrapper:the_proj_qsys_nios_jtag_debug_module_wrapper\|proj_qsys_nios_jtag_debug_module_sysclk:the_proj_qsys_nios_jtag_debug_module_sysclk " "Elaborating entity \"proj_qsys_nios_jtag_debug_module_sysclk\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_jtag_debug_module_wrapper:the_proj_qsys_nios_jtag_debug_module_wrapper\|proj_qsys_nios_jtag_debug_module_sysclk:the_proj_qsys_nios_jtag_debug_module_sysclk\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" "the_proj_qsys_nios_jtag_debug_module_sysclk" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_jtag_debug_module_wrapper:the_proj_qsys_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_jtag_debug_module_wrapper:the_proj_qsys_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios_jtag_debug_module_phy\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" "proj_qsys_nios_jtag_debug_module_phy" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_jtag_debug_module_wrapper:the_proj_qsys_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios_jtag_debug_module_phy " "Elaborated megafunction instantiation \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_jtag_debug_module_wrapper:the_proj_qsys_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios_jtag_debug_module_phy\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554777224717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_jtag_debug_module_wrapper:the_proj_qsys_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios_jtag_debug_module_phy " "Instantiated megafunction \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_jtag_debug_module_wrapper:the_proj_qsys_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224717 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554777224717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_jtag_debug_module_wrapper:the_proj_qsys_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_jtag_debug_module_wrapper:the_proj_qsys_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224733 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_jtag_debug_module_wrapper:the_proj_qsys_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_jtag_debug_module_wrapper:the_proj_qsys_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios_jtag_debug_module_phy " "Elaborated megafunction instantiation \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_jtag_debug_module_wrapper:the_proj_qsys_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"proj_qsys:u0\|proj_qsys_nios:nios\|proj_qsys_nios_nios2_oci:the_proj_qsys_nios_nios2_oci\|proj_qsys_nios_jtag_debug_module_wrapper:the_proj_qsys_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:proj_qsys_nios_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_memory proj_qsys:u0\|proj_qsys_memory:memory " "Elaborating entity \"proj_qsys_memory\" for hierarchy \"proj_qsys:u0\|proj_qsys_memory:memory\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "memory" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/proj_qsys.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proj_qsys:u0\|proj_qsys_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proj_qsys:u0\|proj_qsys_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_memory.v" "the_altsyncram" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys:u0\|proj_qsys_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proj_qsys:u0\|proj_qsys_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_memory.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554777224811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys:u0\|proj_qsys_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"proj_qsys:u0\|proj_qsys_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proj_qsys_memory.hex " "Parameter \"init_file\" = \"proj_qsys_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224811 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_memory.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554777224811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_odc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_odc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_odc1 " "Found entity 1: altsyncram_odc1" {  } { { "db/altsyncram_odc1.tdf" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/db/altsyncram_odc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777224920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777224920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_odc1 proj_qsys:u0\|proj_qsys_memory:memory\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated " "Elaborating entity \"altsyncram_odc1\" for hierarchy \"proj_qsys:u0\|proj_qsys_memory:memory\|altsyncram:the_altsyncram\|altsyncram_odc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777224920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_jtag proj_qsys:u0\|proj_qsys_jtag:jtag " "Elaborating entity \"proj_qsys_jtag\" for hierarchy \"proj_qsys:u0\|proj_qsys_jtag:jtag\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "jtag" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/proj_qsys.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777225236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_jtag_scfifo_w proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w " "Elaborating entity \"proj_qsys_jtag_scfifo_w\" for hierarchy \"proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "the_proj_qsys_jtag_scfifo_w" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777225268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "wfifo" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777225361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554777225424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777225424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777225424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777225424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777225424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777225424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777225424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777225424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777225424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777225424 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554777225424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777225518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777225518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777225518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777225580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777225580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777225580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777225627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777225627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777225627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777225752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777225752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777225752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777225877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777225877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777225877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777226002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777226002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777226018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777226129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777226129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_w:the_proj_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777226129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_jtag_scfifo_r proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_r:the_proj_qsys_jtag_scfifo_r " "Elaborating entity \"proj_qsys_jtag_scfifo_r\" for hierarchy \"proj_qsys:u0\|proj_qsys_jtag:jtag\|proj_qsys_jtag_scfifo_r:the_proj_qsys_jtag_scfifo_r\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "the_proj_qsys_jtag_scfifo_r" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777226161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic proj_qsys:u0\|proj_qsys_jtag:jtag\|alt_jtag_atlantic:proj_qsys_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"proj_qsys:u0\|proj_qsys_jtag:jtag\|alt_jtag_atlantic:proj_qsys_jtag_alt_jtag_atlantic\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "proj_qsys_jtag_alt_jtag_atlantic" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777226332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proj_qsys:u0\|proj_qsys_jtag:jtag\|alt_jtag_atlantic:proj_qsys_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"proj_qsys:u0\|proj_qsys_jtag:jtag\|alt_jtag_atlantic:proj_qsys_jtag_alt_jtag_atlantic\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554777226364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proj_qsys:u0\|proj_qsys_jtag:jtag\|alt_jtag_atlantic:proj_qsys_jtag_alt_jtag_atlantic " "Instantiated megafunction \"proj_qsys:u0\|proj_qsys_jtag:jtag\|alt_jtag_atlantic:proj_qsys_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777226364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777226364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777226364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777226364 ""}  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554777226364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_buttons proj_qsys:u0\|proj_qsys_buttons:buttons " "Elaborating entity \"proj_qsys_buttons\" for hierarchy \"proj_qsys:u0\|proj_qsys_buttons:buttons\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "buttons" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/proj_qsys.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777226379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_leds proj_qsys:u0\|proj_qsys_leds:leds " "Elaborating entity \"proj_qsys_leds\" for hierarchy \"proj_qsys:u0\|proj_qsys_leds:leds\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "leds" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/proj_qsys.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777226426 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_driver.v 1 1 " "Using design file lcd_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/lcd_driver.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777226473 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1554777226473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver proj_qsys:u0\|lcd_driver:lcd_driver_0 " "Elaborating entity \"lcd_driver\" for hierarchy \"proj_qsys:u0\|lcd_driver:lcd_driver_0\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "lcd_driver_0" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/proj_qsys.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777226473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator proj_qsys:u0\|altera_customins_master_translator:nios_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"proj_qsys:u0\|altera_customins_master_translator:nios_custom_instruction_master_translator\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "nios_custom_instruction_master_translator" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/proj_qsys.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777226504 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "proj_qsys/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1554777226520 "|top|proj_qsys:u0|altera_customins_master_translator:nios_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios_custom_instruction_master_multi_xconnect proj_qsys:u0\|proj_qsys_nios_custom_instruction_master_multi_xconnect:nios_custom_instruction_master_multi_xconnect " "Elaborating entity \"proj_qsys_nios_custom_instruction_master_multi_xconnect\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios_custom_instruction_master_multi_xconnect:nios_custom_instruction_master_multi_xconnect\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "nios_custom_instruction_master_multi_xconnect" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/proj_qsys.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777226536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator proj_qsys:u0\|altera_customins_slave_translator:nios_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"proj_qsys:u0\|altera_customins_slave_translator:nios_custom_instruction_master_multi_slave_translator0\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "nios_custom_instruction_master_multi_slave_translator0" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/proj_qsys.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777226567 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1554777226567 "|top|proj_qsys:u0|altera_customins_slave_translator:nios_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1554777226567 "|top|proj_qsys:u0|altera_customins_slave_translator:nios_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1554777226567 "|top|proj_qsys:u0|altera_customins_slave_translator:nios_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0 proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"proj_qsys_mm_interconnect_0\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "mm_interconnect_0" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/proj_qsys.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777226614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "nios_instruction_master_translator" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777226895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "nios_data_master_translator" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777226926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_jtag_debug_module_translator\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "nios_jtag_debug_module_translator" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777226942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "memory_s1_translator" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777226989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777227020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buttons_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buttons_s1_translator\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "buttons_s1_translator" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777227080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "nios_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777227117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "nios_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777227195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "nios_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777227210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777227257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777227429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_addr_router proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"proj_qsys_mm_interconnect_0_addr_router\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_addr_router:addr_router\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "addr_router" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777227538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_addr_router_default_decode proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_addr_router:addr_router\|proj_qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"proj_qsys_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_addr_router:addr_router\|proj_qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777227585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_addr_router_001 proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"proj_qsys_mm_interconnect_0_addr_router_001\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "addr_router_001" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777227601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_addr_router_001_default_decode proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_addr_router_001:addr_router_001\|proj_qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"proj_qsys_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_addr_router_001:addr_router_001\|proj_qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777227648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_id_router proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_id_router:id_router " "Elaborating entity \"proj_qsys_mm_interconnect_0_id_router\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_id_router:id_router\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "id_router" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777227663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_id_router_default_decode proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_id_router:id_router\|proj_qsys_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"proj_qsys_mm_interconnect_0_id_router_default_decode\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_id_router:id_router\|proj_qsys_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777227710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_id_router_002 proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"proj_qsys_mm_interconnect_0_id_router_002\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "id_router_002" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777227726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_id_router_002_default_decode proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_id_router_002:id_router_002\|proj_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"proj_qsys_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_id_router_002:id_router_002\|proj_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777227757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_cmd_xbar_demux proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"proj_qsys_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777227788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_cmd_xbar_demux_001 proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"proj_qsys_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777227835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_cmd_xbar_mux proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"proj_qsys_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777227867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777227945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777227960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_cmd_xbar_mux_002 proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"proj_qsys_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777228007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_rsp_xbar_demux_002 proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"proj_qsys_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 1973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777228038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_rsp_xbar_mux proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"proj_qsys_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 2030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777228067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777228098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_mm_interconnect_0_rsp_xbar_mux_001 proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"proj_qsys_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777228129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777228192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"proj_qsys:u0\|proj_qsys_mm_interconnect_0:mm_interconnect_0\|proj_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777228223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_irq_mapper proj_qsys:u0\|proj_qsys_irq_mapper:irq_mapper " "Elaborating entity \"proj_qsys_irq_mapper\" for hierarchy \"proj_qsys:u0\|proj_qsys_irq_mapper:irq_mapper\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "irq_mapper" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/proj_qsys.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777228254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller proj_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"proj_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "rst_controller" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/proj_qsys.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777228270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer proj_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"proj_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "proj_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777228301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer proj_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"proj_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "proj_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777228332 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1554777234810 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd_driver.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/lcd_driver.v" 18 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 348 -1 0 } } { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 3834 -1 0 } } { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 3240 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 4239 -1 0 } } { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 611 -1 0 } } { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1554777235013 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1554777235013 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554777235966 "|top|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1554777235966 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554777236356 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1554777237591 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1554777237700 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1554777237700 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554777237794 "|top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1554777237794 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554777237981 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/output_files/proj_qsys.map.smsg " "Generated suppressed messages file C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/output_files/proj_qsys.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1554777238648 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554777239700 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554777239700 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1965 " "Implemented 1965 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554777240279 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554777240279 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1796 " "Implemented 1796 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554777240279 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1554777240279 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554777240279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554777240560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 23:34:00 2019 " "Processing ended: Mon Apr 08 23:34:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554777240560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554777240560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554777240560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554777240560 ""}
