NVMe register module
====================

Copyright (c) 2021 [Antmicro](https://www.antmicro.com)

This module implements logic for the NVMe registers.

To generate synthesisable verilog file, run:

`make verilog`
