<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<register_list name="CP15"
               xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
               xmlns="http://www.arm.com/core_reg"
               xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd"
               xmlns:tcf="http://com.arm.targetconfigurationeditor">

<register_group name="SBanked">
        <gui_name language="en">Secure Mode Registers</gui_name>
        <description language="en">Secure World Registers</description>
    <register access="RW" name="S_SCTLR" size="4">
        <gui_name language="en">S_SCTLR</gui_name>
        <alias_name>CP15_S_SCTLR</alias_name>
        <device_name type="rvi">CP15_S_SCTLR</device_name>
        <device_name type="cadi">S_SCTLR</device_name>
        <description language="en">[S] System Control Register</description>
          <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="TE">
              <gui_name language="en">TE</gui_name>
              <description language="en">Banked Thumb exception enable bit</description>
              <definition>[30]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="AFE">
              <gui_name language="en">AFE</gui_name>
              <description language="en">Banked This is the Access Flag Enable bit</description>
              <definition>[29]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="TRE">
              <gui_name language="en">TRE</gui_name>
              <description language="en">Banked This bit controls the TEX remap functionality in the MMU</description>
              <definition>[28]</definition>
          </bitField>
          <bitField conditional="false" name="EE" enumerationId="GENERIC_CLEAR_SET">
              <gui_name language="en">EE</gui_name>
              <description language="en">Banked Determines how the E bit in the CPSR is set on an exception</description>
              <definition>[25]</definition>
          </bitField>
          <bitField conditional="false" name="HA" enumerationId="GENERIC_CLEAR_SET">
              <gui_name language="en">HA</gui_name>
              <description language="en">Hardware management access flag disabled, the Cortex-A5 processor does not support this feature</description>
              <definition>[17]</definition>
          </bitField>
          <bitField conditional="false" name="RR" enumerationId="GENERIC_CLEAR_SET">
              <gui_name language="en">RR</gui_name>
              <description language="en">Cache replacement strategy, the Cortex-A5 processor only supports a fixed random replacement strategy</description>
              <definition>[14]</definition>
          </bitField>
          <bitField conditional="false" name="V" enumerationId="SCTLR_V">
              <gui_name language="en">V</gui_name>
              <description language="en">Determines the location of exception vectors: 0 = 0x00000000, 1 = 0xFFFF0000</description>
              <definition>[13]</definition>
          </bitField>
          <bitField conditional="false" name="I" enumerationId="GENERIC_DIS_ENABLE">
              <gui_name language="en">I</gui_name>
              <description language="en">Determines if instructions can be cached in any instruction cache at any cache level</description>
              <definition>[12]</definition>
          </bitField>
          <bitField conditional="false" name="Z"  enumerationId="GENERIC_DIS_ENABLE">
              <gui_name language="en">Z</gui_name>
              <description language="en">Program flow prediction control, branch prediction is always enabled on the Cortex-A5 processor when the MMU is enabled</description>
              <definition>[11]</definition>
          </bitField>
          <bitField conditional="false" name="SW" enumerationId="GENERIC_DIS_ENABLE">
              <gui_name language="en">SW</gui_name>
              <description language="en">SWP/SWPB enable bit</description>
              <definition>[10]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE"  name="C">
              <gui_name language="en">C</gui_name>
              <description language="en">Determines if data can be cached in a data or unified cache at any cache level</description>
              <definition>[2]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="A">
              <gui_name language="en">A</gui_name>
              <description language="en">Enables strict alignment of data to detect alignment faults in data accesses</description>
              <definition>[1]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="M">
              <gui_name language="en">M</gui_name>
              <description language="en">Enables the MMU</description>
              <definition>[0]</definition>
          </bitField>
    </register>
    <register access="RW" name="S_ACTLR" size="4">
        <gui_name language="en">S_ACTLR</gui_name>
        <alias_name>CP15_S_ACTLR</alias_name>
        <device_name type="rvi">CP15_S_ACTLR</device_name>
        <device_name type="cadi">S_ACTLR</device_name>
        <description language="en">[S] Auxiliary Control Register</description>
        <bitField conditional="false" name="DBDI" enumerationId="GENERIC_EN_DISABLE">
        <gui_name language="en">DBDI</gui_name>
        <description language="en">Disable branch dual issue</description>
        <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="BTDIS" enumerationId="GENERIC_EN_DISABLE">
        <gui_name language="en">BTDIS</gui_name>
        <description language="en">Disable indirect Branch Target Address Cache (BTAC)</description>
        <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="RSDIS" enumerationId="GENERIC_EN_DISABLE">
        <gui_name language="en">RSDIS</gui_name>
        <description language="en">Disable return stack operation</description>
        <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="BP" enumerationId="ACTLR_BP">
        <gui_name language="en">BP</gui_name>
        <description language="en">Branch prediction policy</description>
        <definition>[16:15]</definition>
        </bitField>
        <bitField conditional="false" name="L1PCTL" enumerationId="ACTLR_L1PCTL">
        <gui_name language="en">L1PCTL</gui_name>
        <description language="en">L1 Data prefetch control</description>
        <definition>[14:13]</definition>
        </bitField>
        <bitField conditional="false" name="RADIS" enumerationId="GENERIC_EN_DISABLE">
        <gui_name language="en">RADIS</gui_name>
        <description language="en">Disable Data cache read-allocate mode</description>
        <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="DWBST" enumerationId="GENERIC_EN_DISABLE">
        <gui_name language="en">DWBST</gui_name>
        <description language="en">Disable data write bursts to normal non-cacheable memory</description>
        <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="DODMBS" enumerationId="GENERIC_EN_DISABLE">
        <gui_name language="en">DODMBS</gui_name>
        <description language="en">Disable optimized Data Memory Barrier behavior</description>
        <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="EXCL" enumerationId="GENERIC_DIS_ENABLE">
        <gui_name language="en">EXCL</gui_name>
        <description language="en">Exclusive L1/L2 cache control</description>
        <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="SMP" enumerationId="GENERIC_DIS_ENABLE">
        <gui_name language="en">SMP</gui_name>
        <description language="en">If this bit is set, data requests with Inner Cacheable Shared attributes are treated as cacheable</description>
        <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="FW" enumerationId="GENERIC_CLEAR_SET">
        <gui_name language="en">FW</gui_name>
        <description language="en">RAZ/WI</description>
        <definition>[0]</definition>
        </bitField>
    </register>
    <register access="RW" name="SCR" size="4">
        <gui_name language="en">SCR</gui_name>
        <alias_name>CP15_SCR</alias_name>
        <device_name type="rvi">CP15_SCR</device_name>
        <device_name type="cadi">SCR</device_name>
        <description language="en">Secure Configuration Register</description>
        <bitField conditional="false" name="AW" enumerationId="GENERIC_DIS_ENABLE">
        <gui_name language="en">AW</gui_name>
        <description language="en">Determines if the A bit in the CPSR can be modified when in the Non-secure state</description>
        <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="FW" enumerationId="GENERIC_DIS_ENABLE">
        <gui_name language="en">FW</gui_name>
        <description language="en">Determines if the F bit in the CPSR can be modified when in the Non-secure state</description>
        <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="EA" enumerationId="SCR_EA">
        <gui_name language="en">EA</gui_name>
        <description language="en">Determines external abort behavior for Secure and Non-secure states</description>
        <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="FIQ" enumerationId="SCR_FIQ">
        <gui_name language="en">FIQ</gui_name>
        <description language="en">Determines FIQ behavior for Secure and Non-secure states</description>
        <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="IRQ" enumerationId="SCR_IRQ">
        <gui_name language="en">IRQ</gui_name>
        <description language="en">Determines IRQ behavior for Secure and Non-secure states</description>
        <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="NS" enumerationId="SCR_NS">
        <gui_name language="en">NS</gui_name>
        <description language="en">Indicates whether the processor is in Secure or Non-secure state</description>
        <definition>[0]</definition>
        </bitField>
    </register>
    <register access="RW" name="SDER" size="4">
        <gui_name language="en">SDER</gui_name>
        <alias_name>CP15_SDER</alias_name>
        <device_name type="rvi">CP15_SDER</device_name>
        <device_name type="cadi">SDER</device_name>
        <description language="en">Secure Debug Enable Register</description>
        <bitField conditional="false" name="SUNIDEN" enumerationId="GENERIC_DIS_ENABLE">
        <gui_name language="en">SUNIDEN</gui_name>
        <description language="en">Secure User Non-Invasive Debug</description>
        <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="SUIDEN" enumerationId="GENERIC_DIS_ENABLE">
        <gui_name language="en">SUIDEN</gui_name>
        <description language="en">Secure User Invasive Debug</description>
        <definition>[0]</definition>
        </bitField>
    </register>
    <register access="RW" name="S_TTBR0" size="4">
        <gui_name language="en">S_TTBR0</gui_name>
        <alias_name>CP15_S_TTBR0</alias_name>
        <device_name type="rvi">CP15_S_TTBR0</device_name>
        <device_name type="cadi">S_TTBR0</device_name>
        <description language="en">[S] Translation Table Base Register 0</description>
        <bitField conditional="false" name="IRGN0" enumerationId="GENERIC_CLEAR_SET">
        <gui_name language="en">IRGN0</gui_name>
        <description language="en">Used with bit 0, IRGN[1] to describe inner cacheability</description>
        <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="RGN" enumerationId="TTBR_RGN">
        <gui_name language="en">RGN</gui_name>
        <description language="en">Outer Cacheable attributes for translation table walking</description>
        <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="TTBR0_S">
        <gui_name language="en">S</gui_name>
        <description language="en">Translation table walk</description>
        <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN1" enumerationId="GENERIC_CLEAR_SET">
        <gui_name language="en">IRGN1</gui_name>
        <description language="en">Indicates inner cacheability for the translation table walk along with IRGN0</description>
        <definition>[0]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN" enumerationId="TTBR0_IRGN">
        <gui_name language="en">IRGN</gui_name>
        <description language="en">Indicates inner cacheability for the translation table walk</description>
        <definition>[6][0]</definition>
        </bitField>
    </register>
    <register access="RW" name="S_TTBR1" size="4">
        <gui_name language="en">S_TTBR1</gui_name>
        <alias_name>CP15_S_TTBR1</alias_name>
        <device_name type="rvi">CP15_S_TTBR1</device_name>
        <device_name type="cadi">S_TTBR1</device_name>
        <description language="en">[S] Translation Table Base Register 1</description>
        <bitField conditional="false" name="IRGN0" enumerationId="GENERIC_CLEAR_SET">
        <gui_name language="en">IRGN0</gui_name>
        <description language="en">Used with bit 0, IRGN[1] to describe inner cacheability</description>
        <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="RGN" enumerationId="TTBR_RGN">
        <gui_name language="en">RGN</gui_name>
        <description language="en">Outer Cacheable attributes for translation table walking</description>
        <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="TTBR0_S">
        <gui_name language="en">S</gui_name>
        <description language="en">Translation table walk</description>
        <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN1" enumerationId="GENERIC_CLEAR_SET">
        <gui_name language="en">IRGN1</gui_name>
        <description language="en">Indicates inner cacheability for the translation table walk along with IRGN0</description>
        <definition>[0]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN" enumerationId="TTBR0_IRGN">
        <gui_name language="en">IRGN</gui_name>
        <description language="en">Indicates inner cacheability for the translation table walk</description>
        <definition>[6][0]</definition>
        </bitField>
    </register>
    <register access="RW" name="S_TTBCR" size="4">
        <gui_name language="en">S_TTBCR</gui_name>
        <alias_name>CP15_S_TTBCR</alias_name>
        <device_name type="rvi">CP15_S_TTBCR</device_name>
        <device_name type="cadi">S_TTBCR</device_name>
        <description language="en">[S] Translation Table Base Control Register</description>
        <bitField conditional="false" name="PD1" enumerationId="GENERIC_EN_DISABLE">
        <gui_name language="en">PD1</gui_name>
        <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using TTBR1. When translation table walk is disabled, a section translation fault occurs instead of a TLB miss</description>
        <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="PD0" enumerationId="GENERIC_EN_DISABLE">
        <gui_name language="en">PD0</gui_name>
        <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using TTBR0. When translation table walk is disabled, a section translation fault occurs instead of a TLB miss</description>
        <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="N" enumerationId="TTBCR_N">
        <gui_name language="en">N</gui_name>
        <description language="en">Specifies the boundary size of TTBR0</description>
        <definition>[2:0]</definition>
        </bitField>
    </register>
    <register access="RW" name="S_DACR" size="4">
        <gui_name language="en">S_DACR</gui_name>
        <alias_name>CP15_S_DACR</alias_name>
        <device_name type="rvi">CP15_S_DACR</device_name>
        <device_name type="cadi">S_DACR</device_name>
        <description language="en">[S] Domain Access Control</description>
        <bitField conditional="false" name="D15" enumerationId="ARCHv7_DACR_DN">
        <gui_name language="en">D15</gui_name>
        <description language="en">D15 permissions</description>
        <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" name="D14" enumerationId="ARCHv7_DACR_DN">
        <gui_name language="en">D14</gui_name>
        <description language="en">D14 permissions</description>
        <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" name="D13" enumerationId="ARCHv7_DACR_DN">
        <gui_name language="en">D13</gui_name>
        <description language="en">D13 permissions</description>
        <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" name="D12" enumerationId="ARCHv7_DACR_DN">
        <gui_name language="en">D12</gui_name>
        <description language="en">D12 permissions</description>
        <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" name="D11" enumerationId="ARCHv7_DACR_DN">
        <gui_name language="en">D11</gui_name>
        <description language="en">D11 permissions</description>
        <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" name="D10" enumerationId="ARCHv7_DACR_DN">
        <gui_name language="en">D10</gui_name>
        <description language="en">D10 permissions</description>
        <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" name="D9" enumerationId="ARCHv7_DACR_DN">
        <gui_name language="en">D9</gui_name>
        <description language="en">D9 permissions</description>
        <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" name="D8" enumerationId="ARCHv7_DACR_DN">
        <gui_name language="en">D8</gui_name>
        <description language="en">D8 permissions</description>
        <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" name="D7" enumerationId="ARCHv7_DACR_DN">
        <gui_name language="en">D7</gui_name>
        <description language="en">D7 permissions</description>
        <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="D6" enumerationId="ARCHv7_DACR_DN">
        <gui_name language="en">D6</gui_name>
        <description language="en">D6 permissions</description>
        <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" name="D5" enumerationId="ARCHv7_DACR_DN">
        <gui_name language="en">D5</gui_name>
        <description language="en">D5 permissions</description>
        <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" name="D4" enumerationId="ARCHv7_DACR_DN">
        <gui_name language="en">D4</gui_name>
        <description language="en">D4 permissions</description>
        <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" name="D3" enumerationId="ARCHv7_DACR_DN">
        <gui_name language="en">D3</gui_name>
        <description language="en">D3 permissions</description>
        <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" name="D2" enumerationId="ARCHv7_DACR_DN">
        <gui_name language="en">D2</gui_name>
        <description language="en">D2 permissions</description>
        <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" name="D1" enumerationId="ARCHv7_DACR_DN">
        <gui_name language="en">D1</gui_name>
        <description language="en">D1 permissions</description>
        <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="D0" enumerationId="ARCHv7_DACR_DN">
        <gui_name language="en">D0</gui_name>
        <description language="en">D0 permissions</description>
        <definition>[1:0]</definition>
        </bitField>
    </register>
    <register access="RW" name="S_DFSR" size="4">
        <gui_name language="en">S_DFSR</gui_name>
        <alias_name>CP15_S_DFSR</alias_name>
        <device_name type="rvi">CP15_S_DFSR</device_name>
        <device_name type="cadi">S_DFSR</device_name>
        <description language="en">[S] Data Fault Status Register</description>
        <bitField conditional="false" name="EXT" enumerationId="DFSR_EXT">
        <gui_name language="en">ExT</gui_name>
        <description language="en">External Abort Qualifier: Indicates whether an AXI Decode or Slave error caused an abort. Only valid for External Aborts, for all other aborts this bit Should Be Zero</description>
        <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="WNR" enumerationId="DFSR_WNR">
        <gui_name language="en">WnR</gui_name>
        <description language="en">Not read and write, indicates what type of access caused the abort</description>
        <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="FS4" enumerationId="GENERIC_CLEAR_SET">
        <gui_name language="en">FS4</gui_name>
        <description language="en">Part of the Status field: See bit [12] and bits [3:0]</description>
        <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="D" enumerationId="DFSR_DOMAIN">
        <gui_name language="en">Domain</gui_name>
        <description language="en">Specifies which of the 16 domains, D15-D0, was being accessed when a data fault occurred</description>
        <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_I_D_FAULT_STATUS" name="Status">
        <gui_name language="en">Status</gui_name>
        <description language="en">Indicates the type of exception generated, to determine the data fault, bits [12] and [10] must be used in conjunction with bits [3:0]</description>
        <definition>[3:0][10][12]</definition>
        </bitField>
    </register>
    <register access="RW" name="S_IFSR" size="4">
    <gui_name language="en">S_IFSR</gui_name>
        <alias_name>CP15_S_IFSR</alias_name>
        <device_name type="rvi">CP15_S_IFSR</device_name>
        <device_name type="cadi">S_IFSR</device_name>
        <description language="en">[S] Instruction Fault Status Register</description>
        <bitField conditional="false" name="EXT" enumerationId="DFSR_EXT">
        <gui_name language="en">ExT</gui_name>
        <description language="en">External Abort Qualifier: Indicates whether an AXI Decode or Slave error caused an abort. Only valid for External Aborts, for all other aborts this bit Should Be Zero</description>
        <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="GENERIC_CLEAR_SET">
        <gui_name language="en">S</gui_name>
        <description language="en">Part of the Status field: See bit [12] and bits [3:0]</description>
        <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_I_D_FAULT_STATUS" name="Status">
            <gui_name language="en">Status</gui_name>
            <description language="en">Indicates the type of exception generated, to determine the data fault, bits [12] and [10] must be used in conjunction with bits [3:0]</description>
            <definition>[3:0][10][12]</definition>
        </bitField>
    </register>
    <register access="RW" name="S_DFAR" size="4">
        <gui_name language="en">S_DFAR</gui_name>
        <alias_name>CP15_S_DFAR</alias_name>
        <device_name type="rvi">CP15_S_DFAR</device_name>
        <device_name type="cadi">S_DFAR</device_name>
        <description language="en">[S] Data Fault Address</description>
    </register>
    <register access="RW" name="S_IFAR" size="4">
        <gui_name language="en">S_IFAR</gui_name>
        <alias_name>CP15_S_IFAR</alias_name>
        <device_name type="rvi">CP15_S_IFAR</device_name>
        <device_name type="cadi">S_IFAR</device_name>
        <description language="en">[S] Instruction Fault Address</description>
    </register>
    <register access="RW" name="S_PRRR" size="4">
        <gui_name language="en">S_PRRR</gui_name>
        <alias_name>CP15_S_PRRR</alias_name>
        <device_name type="rvi">CP15_S_PRRR</device_name>
        <device_name type="cadi">S_PRRR</device_name>
        <description language="en">[S] Primary Region Remap Register</description>
    </register>
    <register access="RW" name="S_NMRR" size="4">
        <gui_name language="en">S_NMRR</gui_name>
        <alias_name>CP15_S_NMRR</alias_name>
        <device_name type="rvi">CP15_S_NMRR</device_name>
        <device_name type="cadi">S_NMRR</device_name>
        <description language="en">[S] Normal Memory Remap Register</description>
    </register>
    <register access="RW" name="S_VBAR" size="4">
        <gui_name language="en">S_VBAR</gui_name>
        <alias_name>CP15_S_VBAR</alias_name>
        <device_name type="rvi">CP15_S_VBAR</device_name>
        <device_name type="cadi">S_VBAR</device_name>
        <description language="en">[S] Vector Base Address Register</description>
    </register>
    <register access="RW" name="S_MVBAR" size="4">
        <gui_name language="en">MVBAR</gui_name>
        <alias_name>CP15_S_MVBAR</alias_name>
        <device_name type="rvi">CP15_S_MVBAR</device_name>
        <device_name type="cadi">S_MVBAR</device_name>
        <description language="en">Monitor Vector Base Address Register</description>
    </register>
    <register access="RW" name="S_FCSEIDR" size="4">
        <gui_name language="en">S_FCSEIDR</gui_name>
        <alias_name>CP15_S_FCSEIDR</alias_name>
        <device_name type="rvi">CP15_S_FCSEIDR</device_name>
        <device_name type="cadi">S_FCSEIDR</device_name>
        <description language="en">FCSE Process ID (not implemented)</description>
    </register>
    <register access="RW" name="S_CONTEXTIDR" size="4">
        <gui_name language="en">S_CONTEXTIDR</gui_name>
        <alias_name>CP15_S_CONTEXTIDR</alias_name>
        <device_name type="rvi">CP15_S_CONTEXTIDR</device_name>
        <device_name type="cadi">S_CONTEXTIDR</device_name>
        <description language="en">[S] Context ID Register</description>
        <bitField conditional="false" name="PROCID">
        <gui_name language="en">PROCID</gui_name>
        <description language="en">Process Identifier</description>
        <definition>[31:8]</definition>
        </bitField>
        <bitField conditional="false" name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">Address Space Identifier</description>
        <definition>[7:0]</definition>
        </bitField>
    </register>
    <register access="RW" name="S_TPIDRURW" size="4">
        <gui_name language="en">S_TPIDRURW</gui_name>
        <alias_name>CP15_S_TPIDRURW</alias_name>
        <device_name type="rvi">CP15_S_TPIDRURW</device_name>
        <device_name type="cadi">S_TPIDRURW</device_name>
        <description language="en">[S] User Read/Write Thread ID</description>
    </register>
    <register access="RW" name="S_TPIDRURO" size="4">
        <gui_name language="en">S_TPIDRURO</gui_name>
        <alias_name>CP15_S_TPIDRURO</alias_name>
        <device_name type="rvi">CP15_S_TPIDRURO</device_name>
        <device_name type="cadi">S_TPIDRURO</device_name>
        <description language="en">[S] User Read Only Thread ID</description>
    </register>
    <register access="RW" name="S_TPIDRPRW" size="4">
        <gui_name language="en">S_TPIDRPRW</gui_name>
        <alias_name>CP15_S_TPIDRPRW</alias_name>
        <device_name type="rvi">CP15_S_TPIDRPRW</device_name>
        <device_name type="cadi">S_TPIDRPRW</device_name>
        <description language="en">[S] Privileged Only Thread ID</description>
    </register>
        <register access="RW" name="S_CSSELR" size="4">
        <gui_name language="en">S_CSSELR</gui_name>
            <alias_name>CP15_S_CSSELR</alias_name>
            <device_name type="rvi">CP15_S_CSSELR</device_name>
            <device_name type="cadi">S_CSSELR</device_name>
        <description language="en">[S] Cache Size Selection Register</description>
        <bitField conditional="false" name="L">
        <gui_name language="en">L</gui_name>
        <description language="en">Level</description>
        <definition>[3:1]</definition>
        </bitField>
        <bitField conditional="false" name="IND" enumerationId="CSSELR_IND">
        <gui_name language="en">IND</gui_name>
        <description language="en">Type</description>
        <definition>[0]</definition>
        </bitField>
    </register>
</register_group>
</register_list>

