/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [2:0] _02_;
  wire [3:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [19:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [5:0] celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [17:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [12:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [35:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_2z & celloutsig_1_4z[2]);
  assign celloutsig_1_0z = !(in_data[152] ? in_data[114] : in_data[114]);
  assign celloutsig_0_38z = ~celloutsig_0_1z;
  assign celloutsig_1_7z = celloutsig_1_4z[0] ^ celloutsig_1_0z;
  assign celloutsig_0_6z = ~(celloutsig_0_4z ^ celloutsig_0_5z);
  assign celloutsig_1_3z = in_data[188:153] + { in_data[123:100], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_1z[6:5], celloutsig_1_5z, celloutsig_1_2z } + { in_data[168:161], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_6z[8:5], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_13z } + { celloutsig_1_13z[0], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_13z = { celloutsig_0_12z[5], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_0z } + { in_data[95:92], celloutsig_0_12z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_9z[7:6], celloutsig_0_7z };
  reg [3:0] _14_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _14_ <= 4'h0;
    else _14_ <= { celloutsig_0_14z[15:13], celloutsig_0_4z };
  assign { _00_, _03_[2], _01_, _03_[0] } = _14_;
  assign celloutsig_0_3z = in_data[55:52] / { 1'h1, in_data[78:76] };
  assign celloutsig_1_5z = { celloutsig_1_3z[13:6], celloutsig_1_2z } / { 1'h1, celloutsig_1_1z[7:0] };
  assign celloutsig_0_5z = in_data[87:79] == { celloutsig_0_3z[3:1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } < { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_16z = { celloutsig_1_14z[0], celloutsig_1_6z, celloutsig_1_13z } < in_data[166:151];
  assign celloutsig_0_1z = in_data[69:67] < in_data[45:43];
  assign celloutsig_0_4z = celloutsig_0_1z & ~(celloutsig_0_3z[3]);
  assign celloutsig_1_15z = celloutsig_1_11z & ~(celloutsig_1_10z[2]);
  assign celloutsig_1_1z = { in_data[155:149], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[150:145], celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_10z = celloutsig_1_5z[5:3] % { 1'h1, celloutsig_1_6z[10:9] };
  assign celloutsig_1_12z = celloutsig_1_3z[18:15] % { 1'h1, celloutsig_1_5z[3:2], celloutsig_1_9z };
  assign celloutsig_1_19z = in_data[111:109] % { 1'h1, celloutsig_1_15z, celloutsig_1_16z };
  assign celloutsig_0_12z = { in_data[56], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, celloutsig_0_9z[9:4], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_15z = { celloutsig_0_13z[7:5], celloutsig_0_6z } % { 1'h1, celloutsig_0_9z[0], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_13z[3:1], celloutsig_0_0z } % { 1'h1, celloutsig_0_15z[2:0] };
  assign celloutsig_1_8z = { celloutsig_1_5z[8:1], celloutsig_1_7z } % { 1'h1, in_data[156:149] };
  assign celloutsig_0_9z = { in_data[93:87], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_7z } % { 1'h1, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, in_data[0] };
  assign celloutsig_1_13z = ~ celloutsig_1_1z[5:3];
  assign celloutsig_0_63z = { celloutsig_0_17z[3:1], celloutsig_0_41z } | { celloutsig_0_14z[12:11], celloutsig_0_15z };
  assign celloutsig_0_8z = ^ { celloutsig_0_3z[3:1], celloutsig_0_7z };
  assign celloutsig_1_4z = { celloutsig_1_1z[2:1], celloutsig_1_0z } >> { celloutsig_1_3z[14:13], celloutsig_1_2z };
  assign celloutsig_0_41z = { _03_[2], _01_, _03_[0] } ^ { celloutsig_0_1z, celloutsig_0_38z, celloutsig_0_6z };
  assign celloutsig_1_18z = { celloutsig_1_12z[2:0], celloutsig_1_7z, celloutsig_1_8z } ^ { celloutsig_1_1z[8:5], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_15z };
  assign celloutsig_0_14z = { in_data[56:41], celloutsig_0_3z } ^ { celloutsig_0_3z[3:1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_62z = ~((celloutsig_0_6z & _02_[2]) | celloutsig_0_41z[1]);
  assign celloutsig_1_2z = ~((in_data[187] & celloutsig_1_0z) | in_data[114]);
  assign celloutsig_1_11z = ~((celloutsig_1_4z[2] & celloutsig_1_0z) | celloutsig_1_7z);
  assign celloutsig_0_11z = ~((celloutsig_0_5z & celloutsig_0_1z) | celloutsig_0_6z);
  assign celloutsig_0_0z = ~((in_data[52] & in_data[24]) | (in_data[79] & in_data[60]));
  assign { _03_[3], _03_[1] } = { _00_, _01_ };
  assign { out_data[140:128], out_data[98:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
