$comment
	File created using the following command:
		vcd file Aula5_1.msim.vcd -direction
$end
$date
	Tue Sep  9 17:45:50 2025
$end
$version
	Questa Intel Starter FPGA Edition Version 2023.3
$end
$timescale
	1ps
$end

$scope module aula5_1_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " EntradaB_ULA [7] $end
$var wire 1 # EntradaB_ULA [6] $end
$var wire 1 $ EntradaB_ULA [5] $end
$var wire 1 % EntradaB_ULA [4] $end
$var wire 1 & EntradaB_ULA [3] $end
$var wire 1 ' EntradaB_ULA [2] $end
$var wire 1 ( EntradaB_ULA [1] $end
$var wire 1 ) EntradaB_ULA [0] $end
$var wire 1 * KEY [3] $end
$var wire 1 + KEY [2] $end
$var wire 1 , KEY [1] $end
$var wire 1 - KEY [0] $end
$var wire 1 . LEDR [9] $end
$var wire 1 / LEDR [8] $end
$var wire 1 0 LEDR [7] $end
$var wire 1 1 LEDR [6] $end
$var wire 1 2 LEDR [5] $end
$var wire 1 3 LEDR [4] $end
$var wire 1 4 LEDR [3] $end
$var wire 1 5 LEDR [2] $end
$var wire 1 6 LEDR [1] $end
$var wire 1 7 LEDR [0] $end
$var wire 1 8 Palavra_Controle [5] $end
$var wire 1 9 Palavra_Controle [4] $end
$var wire 1 : Palavra_Controle [3] $end
$var wire 1 ; Palavra_Controle [2] $end
$var wire 1 < Palavra_Controle [1] $end
$var wire 1 = Palavra_Controle [0] $end
$var wire 1 > PC_OUT [8] $end
$var wire 1 ? PC_OUT [7] $end
$var wire 1 @ PC_OUT [6] $end
$var wire 1 A PC_OUT [5] $end
$var wire 1 B PC_OUT [4] $end
$var wire 1 C PC_OUT [3] $end
$var wire 1 D PC_OUT [2] $end
$var wire 1 E PC_OUT [1] $end
$var wire 1 F PC_OUT [0] $end

$scope module i1 $end
$var wire 1 G gnd $end
$var wire 1 H vcc $end
$var wire 1 I unknown $end
$var wire 1 J devoe $end
$var wire 1 K devclrn $end
$var wire 1 L devpor $end
$var wire 1 M ww_devoe $end
$var wire 1 N ww_devclrn $end
$var wire 1 O ww_devpor $end
$var wire 1 P ww_CLOCK_50 $end
$var wire 1 Q ww_KEY [3] $end
$var wire 1 R ww_KEY [2] $end
$var wire 1 S ww_KEY [1] $end
$var wire 1 T ww_KEY [0] $end
$var wire 1 U ww_PC_OUT [8] $end
$var wire 1 V ww_PC_OUT [7] $end
$var wire 1 W ww_PC_OUT [6] $end
$var wire 1 X ww_PC_OUT [5] $end
$var wire 1 Y ww_PC_OUT [4] $end
$var wire 1 Z ww_PC_OUT [3] $end
$var wire 1 [ ww_PC_OUT [2] $end
$var wire 1 \ ww_PC_OUT [1] $end
$var wire 1 ] ww_PC_OUT [0] $end
$var wire 1 ^ ww_LEDR [9] $end
$var wire 1 _ ww_LEDR [8] $end
$var wire 1 ` ww_LEDR [7] $end
$var wire 1 a ww_LEDR [6] $end
$var wire 1 b ww_LEDR [5] $end
$var wire 1 c ww_LEDR [4] $end
$var wire 1 d ww_LEDR [3] $end
$var wire 1 e ww_LEDR [2] $end
$var wire 1 f ww_LEDR [1] $end
$var wire 1 g ww_LEDR [0] $end
$var wire 1 h ww_Palavra_Controle [5] $end
$var wire 1 i ww_Palavra_Controle [4] $end
$var wire 1 j ww_Palavra_Controle [3] $end
$var wire 1 k ww_Palavra_Controle [2] $end
$var wire 1 l ww_Palavra_Controle [1] $end
$var wire 1 m ww_Palavra_Controle [0] $end
$var wire 1 n ww_EntradaB_ULA [7] $end
$var wire 1 o ww_EntradaB_ULA [6] $end
$var wire 1 p ww_EntradaB_ULA [5] $end
$var wire 1 q ww_EntradaB_ULA [4] $end
$var wire 1 r ww_EntradaB_ULA [3] $end
$var wire 1 s ww_EntradaB_ULA [2] $end
$var wire 1 t ww_EntradaB_ULA [1] $end
$var wire 1 u ww_EntradaB_ULA [0] $end
$var wire 1 v \CLOCK_50~input_o\ $end
$var wire 1 w \KEY[1]~input_o\ $end
$var wire 1 x \KEY[2]~input_o\ $end
$var wire 1 y \KEY[3]~input_o\ $end
$var wire 1 z \KEY[0]~input_o\ $end
$var wire 1 { \incrementaPC|Add0~1_sumout\ $end
$var wire 1 | \incrementaPC|Add0~2\ $end
$var wire 1 } \incrementaPC|Add0~5_sumout\ $end
$var wire 1 ~ \ROM1|memROM~1_combout\ $end
$var wire 1 !! \ROM1|memROM~4_combout\ $end
$var wire 1 "! \ROM1|memROM~7_combout\ $end
$var wire 1 #! \ROM1|memROM~0_combout\ $end
$var wire 1 $! \ROM1|memROM~2_combout\ $end
$var wire 1 %! \incrementaPC|Add0~6\ $end
$var wire 1 &! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 '! \ROM1|memROM~5_combout\ $end
$var wire 1 (! \ROM1|memROM~8_combout\ $end
$var wire 1 )! \incrementaPC|Add0~10\ $end
$var wire 1 *! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 +! \~GND~combout\ $end
$var wire 1 ,! \incrementaPC|Add0~14\ $end
$var wire 1 -! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 .! \incrementaPC|Add0~18\ $end
$var wire 1 /! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 0! \incrementaPC|Add0~22\ $end
$var wire 1 1! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 2! \incrementaPC|Add0~26\ $end
$var wire 1 3! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 4! \incrementaPC|Add0~30\ $end
$var wire 1 5! \incrementaPC|Add0~33_sumout\ $end
$var wire 1 6! \ROM1|memROM~3_combout\ $end
$var wire 1 7! \ROM1|memROM~6_combout\ $end
$var wire 1 8! \MUX_B_ULA|saida_MUX[0]~0_combout\ $end
$var wire 1 9! \MUX_B_ULA|saida_MUX[1]~1_combout\ $end
$var wire 1 :! \MUX_B_ULA|saida_MUX[2]~2_combout\ $end
$var wire 1 ;! \PC|DOUT\ [8] $end
$var wire 1 <! \PC|DOUT\ [7] $end
$var wire 1 =! \PC|DOUT\ [6] $end
$var wire 1 >! \PC|DOUT\ [5] $end
$var wire 1 ?! \PC|DOUT\ [4] $end
$var wire 1 @! \PC|DOUT\ [3] $end
$var wire 1 A! \PC|DOUT\ [2] $end
$var wire 1 B! \PC|DOUT\ [1] $end
$var wire 1 C! \PC|DOUT\ [0] $end
$var wire 1 D! \MUX_B_ULA|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 E! \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 F! \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 G! \MUX_B_ULA|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 H! \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 I! \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 J! \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 K! \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 L! \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 M! \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 N! \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 O! \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 P! \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 Q! \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 R! \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 S! \PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0G
1H
xI
1J
1K
1L
1M
1N
1O
xP
xv
xw
xx
xy
1z
1{
0|
0}
1~
0!!
0"!
1#!
1$!
0%!
0&!
1'!
1(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
18!
09!
0:!
1D!
0E!
1F!
0G!
1H!
0I!
0J!
x*
x+
x,
1-
xQ
xR
xS
1T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
1h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
1s
0t
0u
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
1K!
1L!
1M!
1N!
1O!
1P!
1Q!
1R!
1S!
0"
0#
0$
0%
0&
1'
0(
0)
0.
0/
00
01
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
$end
#10000
0-
0T
0z
#20000
1-
1T
1z
1A!
0Q!
1&!
0'!
16!
1E!
0H!
1[
17!
08!
0(!
1:!
1D
1G!
0D!
0s
1u
1)
0'
#30000
0-
0T
0z
#40000
1-
1T
1z
0A!
1C!
1Q!
0S!
0{
1|
0&!
1'!
0E!
1]
0[
1}
1(!
0:!
1F
0D
1D!
1s
1'
#50000
0-
0T
0z
#60000
1-
1T
1z
1A!
0Q!
0#!
1&!
0'!
06!
1J!
1E!
1H!
1[
07!
0(!
0$!
18!
1:!
1D
0G!
0D!
0h
0s
0u
08
0)
0'
#70000
0-
0T
0z
#80000
1-
1T
1z
1B!
0C!
0R!
1S!
1{
0|
0}
1%!
1!!
1#!
1'!
0F!
0J!
0E!
0]
1\
0&!
1)!
1}
0%!
1(!
1$!
0:!
1"!
19!
0F
1E
1&!
0)!
1*!
1D!
0*!
1t
1h
1s
1(
18
1'
#90000
0-
0T
0z
#100000
1-
1T
1z
#110000
0-
0T
0z
#120000
1-
1T
1z
#130000
0-
0T
0z
#140000
1-
1T
1z
#150000
0-
0T
0z
#160000
