<u> COCOTB <u>

This Page is about CoCotb (Coroutine-based co-simulation testbench) to verify a Verilog/SystemVerilog design.
Cocotb allows writing testbenches in Python,making it possible to tun comples simulations with an easy-toiunderstnad Pythonic interface.
