Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov  6 09:07:25 2025
| Host         : ANC-BRLKKQ3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file KeyboardToSevenSegment_timing_summary_routed.rpt -pb KeyboardToSevenSegment_timing_summary_routed.pb -rpx KeyboardToSevenSegment_timing_summary_routed.rpx -warn_on_violation
| Design       : KeyboardToSevenSegment
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.533        0.000                      0                   55        0.187        0.000                      0                   55        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.533        0.000                      0                   55        0.187        0.000                      0                   55        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_decoder_instance/l_COUNTER_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 1.862ns (74.473%)  route 0.638ns (25.527%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.624     5.145    seven_segment_decoder_instance/CLK
    SLICE_X64Y21         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  seven_segment_decoder_instance/l_COUNTER_reg[1]/Q
                         net (fo=1, routed)           0.629     6.292    seven_segment_decoder_instance/l_COUNTER_reg_n_0_[1]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.949 r  seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.066 r  seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.066    seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.300 r  seven_segment_decoder_instance/l_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.309    seven_segment_decoder_instance/l_COUNTER_reg[12]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.426 r  seven_segment_decoder_instance/l_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.426    seven_segment_decoder_instance/l_COUNTER_reg[16]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.645 r  seven_segment_decoder_instance/l_COUNTER_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.645    seven_segment_decoder_instance/l_COUNTER_reg[20]_i_1_n_7
    SLICE_X64Y26         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504    14.845    seven_segment_decoder_instance/CLK
    SLICE_X64Y26         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[20]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.179    seven_segment_decoder_instance/l_COUNTER_reg[20]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  7.533    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_decoder_instance/l_COUNTER_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 1.849ns (74.340%)  route 0.638ns (25.660%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.624     5.145    seven_segment_decoder_instance/CLK
    SLICE_X64Y21         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  seven_segment_decoder_instance/l_COUNTER_reg[1]/Q
                         net (fo=1, routed)           0.629     6.292    seven_segment_decoder_instance/l_COUNTER_reg_n_0_[1]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.949 r  seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.066 r  seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.066    seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.300 r  seven_segment_decoder_instance/l_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.309    seven_segment_decoder_instance/l_COUNTER_reg[12]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.632 r  seven_segment_decoder_instance/l_COUNTER_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.632    seven_segment_decoder_instance/l_COUNTER_reg[16]_i_1_n_6
    SLICE_X64Y25         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.502    14.843    seven_segment_decoder_instance/CLK
    SLICE_X64Y25         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[17]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.177    seven_segment_decoder_instance/l_COUNTER_reg[17]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_decoder_instance/l_COUNTER_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 1.841ns (74.257%)  route 0.638ns (25.743%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.624     5.145    seven_segment_decoder_instance/CLK
    SLICE_X64Y21         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  seven_segment_decoder_instance/l_COUNTER_reg[1]/Q
                         net (fo=1, routed)           0.629     6.292    seven_segment_decoder_instance/l_COUNTER_reg_n_0_[1]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.949 r  seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.066 r  seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.066    seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.300 r  seven_segment_decoder_instance/l_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.309    seven_segment_decoder_instance/l_COUNTER_reg[12]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.624 r  seven_segment_decoder_instance/l_COUNTER_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.624    seven_segment_decoder_instance/l_COUNTER_reg[16]_i_1_n_4
    SLICE_X64Y25         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.502    14.843    seven_segment_decoder_instance/CLK
    SLICE_X64Y25         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[19]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.177    seven_segment_decoder_instance/l_COUNTER_reg[19]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                  7.552    

Slack (MET) :             7.628ns  (required time - arrival time)
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_decoder_instance/l_COUNTER_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.765ns (73.443%)  route 0.638ns (26.557%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.624     5.145    seven_segment_decoder_instance/CLK
    SLICE_X64Y21         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  seven_segment_decoder_instance/l_COUNTER_reg[1]/Q
                         net (fo=1, routed)           0.629     6.292    seven_segment_decoder_instance/l_COUNTER_reg_n_0_[1]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.949 r  seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.066 r  seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.066    seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.300 r  seven_segment_decoder_instance/l_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.309    seven_segment_decoder_instance/l_COUNTER_reg[12]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.548 r  seven_segment_decoder_instance/l_COUNTER_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.548    seven_segment_decoder_instance/l_COUNTER_reg[16]_i_1_n_5
    SLICE_X64Y25         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.502    14.843    seven_segment_decoder_instance/CLK
    SLICE_X64Y25         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[18]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.177    seven_segment_decoder_instance/l_COUNTER_reg[18]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  7.628    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_decoder_instance/l_COUNTER_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 1.745ns (73.220%)  route 0.638ns (26.780%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.624     5.145    seven_segment_decoder_instance/CLK
    SLICE_X64Y21         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  seven_segment_decoder_instance/l_COUNTER_reg[1]/Q
                         net (fo=1, routed)           0.629     6.292    seven_segment_decoder_instance/l_COUNTER_reg_n_0_[1]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.949 r  seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.066 r  seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.066    seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.300 r  seven_segment_decoder_instance/l_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.309    seven_segment_decoder_instance/l_COUNTER_reg[12]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.528 r  seven_segment_decoder_instance/l_COUNTER_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.528    seven_segment_decoder_instance/l_COUNTER_reg[16]_i_1_n_7
    SLICE_X64Y25         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.502    14.843    seven_segment_decoder_instance/CLK
    SLICE_X64Y25         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[16]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.177    seven_segment_decoder_instance/l_COUNTER_reg[16]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.684ns  (required time - arrival time)
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_decoder_instance/l_COUNTER_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.732ns (73.352%)  route 0.629ns (26.648%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.624     5.145    seven_segment_decoder_instance/CLK
    SLICE_X64Y21         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  seven_segment_decoder_instance/l_COUNTER_reg[1]/Q
                         net (fo=1, routed)           0.629     6.292    seven_segment_decoder_instance/l_COUNTER_reg_n_0_[1]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.949 r  seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.066 r  seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.066    seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.506 r  seven_segment_decoder_instance/l_COUNTER_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.506    seven_segment_decoder_instance/l_COUNTER_reg[12]_i_1_n_6
    SLICE_X64Y24         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.502    14.843    seven_segment_decoder_instance/CLK
    SLICE_X64Y24         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[13]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    15.191    seven_segment_decoder_instance/l_COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                  7.684    

Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_decoder_instance/l_COUNTER_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.724ns (73.261%)  route 0.629ns (26.739%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.624     5.145    seven_segment_decoder_instance/CLK
    SLICE_X64Y21         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  seven_segment_decoder_instance/l_COUNTER_reg[1]/Q
                         net (fo=1, routed)           0.629     6.292    seven_segment_decoder_instance/l_COUNTER_reg_n_0_[1]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.949 r  seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.066 r  seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.066    seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.498 r  seven_segment_decoder_instance/l_COUNTER_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.498    seven_segment_decoder_instance/l_COUNTER_reg[12]_i_1_n_4
    SLICE_X64Y24         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.502    14.843    seven_segment_decoder_instance/CLK
    SLICE_X64Y24         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[15]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    15.191    seven_segment_decoder_instance/l_COUNTER_reg[15]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_decoder_instance/l_COUNTER_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.648ns (72.369%)  route 0.629ns (27.631%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.624     5.145    seven_segment_decoder_instance/CLK
    SLICE_X64Y21         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  seven_segment_decoder_instance/l_COUNTER_reg[1]/Q
                         net (fo=1, routed)           0.629     6.292    seven_segment_decoder_instance/l_COUNTER_reg_n_0_[1]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.949 r  seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.066 r  seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.066    seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.422 r  seven_segment_decoder_instance/l_COUNTER_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.422    seven_segment_decoder_instance/l_COUNTER_reg[12]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.502    14.843    seven_segment_decoder_instance/CLK
    SLICE_X64Y24         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[14]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    15.191    seven_segment_decoder_instance/l_COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  7.768    

Slack (MET) :             7.788ns  (required time - arrival time)
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_decoder_instance/l_COUNTER_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.628ns (72.124%)  route 0.629ns (27.876%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.624     5.145    seven_segment_decoder_instance/CLK
    SLICE_X64Y21         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  seven_segment_decoder_instance/l_COUNTER_reg[1]/Q
                         net (fo=1, routed)           0.629     6.292    seven_segment_decoder_instance/l_COUNTER_reg_n_0_[1]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.949 r  seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.066 r  seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.066    seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.402 r  seven_segment_decoder_instance/l_COUNTER_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.402    seven_segment_decoder_instance/l_COUNTER_reg[12]_i_1_n_7
    SLICE_X64Y24         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.502    14.843    seven_segment_decoder_instance/CLK
    SLICE_X64Y24         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[12]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    15.191    seven_segment_decoder_instance/l_COUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                  7.788    

Slack (MET) :             7.803ns  (required time - arrival time)
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_decoder_instance/l_COUNTER_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.615ns (71.963%)  route 0.629ns (28.037%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.624     5.145    seven_segment_decoder_instance/CLK
    SLICE_X64Y21         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  seven_segment_decoder_instance/l_COUNTER_reg[1]/Q
                         net (fo=1, routed)           0.629     6.292    seven_segment_decoder_instance/l_COUNTER_reg_n_0_[1]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.949 r  seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.066 r  seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.066    seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.389 r  seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.389    seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1_n_6
    SLICE_X64Y23         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504    14.845    seven_segment_decoder_instance/CLK
    SLICE_X64Y23         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[9]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    15.193    seven_segment_decoder_instance/l_COUNTER_reg[9]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  7.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 synchronizer_ps2clk/l_SIGNAL_FIRST_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synchronizer_ps2clk/l_SYNCHRONIZED_SIGNAL_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.585     1.468    synchronizer_ps2clk/CLK
    SLICE_X62Y27         FDRE                                         r  synchronizer_ps2clk/l_SIGNAL_FIRST_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  synchronizer_ps2clk/l_SIGNAL_FIRST_FF_reg/Q
                         net (fo=1, routed)           0.126     1.735    synchronizer_ps2clk/l_SIGNAL_FIRST_FF_reg_n_0
    SLICE_X62Y25         FDRE                                         r  synchronizer_ps2clk/l_SYNCHRONIZED_SIGNAL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.850     1.977    synchronizer_ps2clk/CLK
    SLICE_X62Y25         FDRE                                         r  synchronizer_ps2clk/l_SYNCHRONIZED_SIGNAL_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.070     1.548    synchronizer_ps2clk/l_SYNCHRONIZED_SIGNAL_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 synchronizer_btn_c/l_SIGNAL_FIRST_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synchronizer_btn_c/l_SYNCHRONIZED_SIGNAL_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.585     1.468    synchronizer_btn_c/CLK
    SLICE_X62Y21         FDRE                                         r  synchronizer_btn_c/l_SIGNAL_FIRST_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  synchronizer_btn_c/l_SIGNAL_FIRST_FF_reg/Q
                         net (fo=1, routed)           0.157     1.766    synchronizer_btn_c/l_SIGNAL_FIRST_FF
    SLICE_X65Y21         FDRE                                         r  synchronizer_btn_c/l_SYNCHRONIZED_SIGNAL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.854     1.981    synchronizer_btn_c/CLK
    SLICE_X65Y21         FDRE                                         r  synchronizer_btn_c/l_SYNCHRONIZED_SIGNAL_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.070     1.552    synchronizer_btn_c/l_SYNCHRONIZED_SIGNAL_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ps2_decoder_instance/l_RECEIVED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_decoder_instance/l_RECEIVED_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.673%)  route 0.197ns (58.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.582     1.465    ps2_decoder_instance/CLK
    SLICE_X65Y25         FDRE                                         r  ps2_decoder_instance/l_RECEIVED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ps2_decoder_instance/l_RECEIVED_reg[9]/Q
                         net (fo=1, routed)           0.197     1.803    ps2_decoder_instance/p_1_in[8]
    SLICE_X65Y23         FDRE                                         r  ps2_decoder_instance/l_RECEIVED_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.851     1.978    ps2_decoder_instance/CLK
    SLICE_X65Y23         FDRE                                         r  ps2_decoder_instance/l_RECEIVED_reg[8]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.078     1.578    ps2_decoder_instance/l_RECEIVED_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 synchronizer_ps2data/l_SIGNAL_FIRST_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synchronizer_ps2data/l_SYNCHRONIZED_SIGNAL_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.585     1.468    synchronizer_ps2data/CLK
    SLICE_X62Y27         FDRE                                         r  synchronizer_ps2data/l_SIGNAL_FIRST_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  synchronizer_ps2data/l_SIGNAL_FIRST_FF_reg/Q
                         net (fo=1, routed)           0.172     1.781    synchronizer_ps2data/l_SIGNAL_FIRST_FF_reg_n_0
    SLICE_X62Y27         FDRE                                         r  synchronizer_ps2data/l_SYNCHRONIZED_SIGNAL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.853     1.980    synchronizer_ps2data/CLK
    SLICE_X62Y27         FDRE                                         r  synchronizer_ps2data/l_SYNCHRONIZED_SIGNAL_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.070     1.538    synchronizer_ps2data/l_SYNCHRONIZED_SIGNAL_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ps2_decoder_instance/l_RECEIVED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_decoder_instance/l_RECEIVED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.158%)  route 0.171ns (54.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.583     1.466    ps2_decoder_instance/CLK
    SLICE_X65Y23         FDRE                                         r  ps2_decoder_instance/l_RECEIVED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ps2_decoder_instance/l_RECEIVED_reg[4]/Q
                         net (fo=2, routed)           0.171     1.778    ps2_decoder_instance/l_DATA[3]
    SLICE_X65Y23         FDRE                                         r  ps2_decoder_instance/l_RECEIVED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.851     1.978    ps2_decoder_instance/CLK
    SLICE_X65Y23         FDRE                                         r  ps2_decoder_instance/l_RECEIVED_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.060     1.526    ps2_decoder_instance/l_RECEIVED_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_decoder_instance/l_COUNTER_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.583     1.466    seven_segment_decoder_instance/CLK
    SLICE_X64Y23         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  seven_segment_decoder_instance/l_COUNTER_reg[10]/Q
                         net (fo=1, routed)           0.114     1.745    seven_segment_decoder_instance/l_COUNTER_reg_n_0_[10]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    seven_segment_decoder_instance/l_COUNTER_reg[8]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.851     1.978    seven_segment_decoder_instance/CLK
    SLICE_X64Y23         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[10]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    seven_segment_decoder_instance/l_COUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_decoder_instance/l_COUNTER_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.582     1.465    seven_segment_decoder_instance/CLK
    SLICE_X64Y24         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  seven_segment_decoder_instance/l_COUNTER_reg[14]/Q
                         net (fo=1, routed)           0.114     1.744    seven_segment_decoder_instance/l_COUNTER_reg_n_0_[14]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  seven_segment_decoder_instance/l_COUNTER_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    seven_segment_decoder_instance/l_COUNTER_reg[12]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.850     1.977    seven_segment_decoder_instance/CLK
    SLICE_X64Y24         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[14]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    seven_segment_decoder_instance/l_COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_decoder_instance/l_COUNTER_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.582     1.465    seven_segment_decoder_instance/CLK
    SLICE_X64Y25         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  seven_segment_decoder_instance/l_COUNTER_reg[18]/Q
                         net (fo=1, routed)           0.114     1.744    seven_segment_decoder_instance/l_COUNTER_reg_n_0_[18]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  seven_segment_decoder_instance/l_COUNTER_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    seven_segment_decoder_instance/l_COUNTER_reg[16]_i_1_n_5
    SLICE_X64Y25         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.850     1.977    seven_segment_decoder_instance/CLK
    SLICE_X64Y25         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[18]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.599    seven_segment_decoder_instance/l_COUNTER_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_decoder_instance/l_COUNTER_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.585     1.468    seven_segment_decoder_instance/CLK
    SLICE_X64Y21         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  seven_segment_decoder_instance/l_COUNTER_reg[2]/Q
                         net (fo=1, routed)           0.114     1.747    seven_segment_decoder_instance/l_COUNTER_reg_n_0_[2]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    seven_segment_decoder_instance/l_COUNTER_reg[0]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.854     1.981    seven_segment_decoder_instance/CLK
    SLICE_X64Y21         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    seven_segment_decoder_instance/l_COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_decoder_instance/l_COUNTER_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.585     1.468    seven_segment_decoder_instance/CLK
    SLICE_X64Y22         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  seven_segment_decoder_instance/l_COUNTER_reg[6]/Q
                         net (fo=1, routed)           0.114     1.747    seven_segment_decoder_instance/l_COUNTER_reg_n_0_[6]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    seven_segment_decoder_instance/l_COUNTER_reg[4]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.853     1.980    seven_segment_decoder_instance/CLK
    SLICE_X64Y22         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[6]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    seven_segment_decoder_instance/l_COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   ps2_decoder_instance/l_PREV_PS2_CLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   ps2_decoder_instance/l_RECEIVED_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   ps2_decoder_instance/l_RECEIVED_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   ps2_decoder_instance/l_RECEIVED_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   ps2_decoder_instance/l_RECEIVED_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   ps2_decoder_instance/l_RECEIVED_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   ps2_decoder_instance/l_RECEIVED_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   ps2_decoder_instance/l_RECEIVED_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   ps2_decoder_instance/l_RECEIVED_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   ps2_decoder_instance/l_PREV_PS2_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   ps2_decoder_instance/l_PREV_PS2_CLK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   ps2_decoder_instance/l_RECEIVED_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   ps2_decoder_instance/l_RECEIVED_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   ps2_decoder_instance/l_RECEIVED_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   ps2_decoder_instance/l_RECEIVED_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   ps2_decoder_instance/l_RECEIVED_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   ps2_decoder_instance/l_RECEIVED_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   ps2_decoder_instance/l_RECEIVED_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   ps2_decoder_instance/l_RECEIVED_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   ps2_decoder_instance/l_PREV_PS2_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   ps2_decoder_instance/l_PREV_PS2_CLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   ps2_decoder_instance/l_RECEIVED_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   ps2_decoder_instance/l_RECEIVED_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   ps2_decoder_instance/l_RECEIVED_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   ps2_decoder_instance/l_RECEIVED_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   ps2_decoder_instance/l_RECEIVED_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   ps2_decoder_instance/l_RECEIVED_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   ps2_decoder_instance/l_RECEIVED_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   ps2_decoder_instance/l_RECEIVED_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.567ns  (logic 4.506ns (52.599%)  route 4.061ns (47.401%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.620     5.141    seven_segment_decoder_instance/CLK
    SLICE_X64Y26         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  seven_segment_decoder_instance/l_COUNTER_reg[20]/Q
                         net (fo=9, routed)           1.169     6.829    ps2_decoder_instance/l_SLOW_COUNTER[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.953 r  ps2_decoder_instance/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.030     7.982    ps2_decoder_instance/seven_segment_decoder_instance/l_DIGIT_TO_DISPLAY__12[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.152     8.134 r  ps2_decoder_instance/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.862     9.996    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    13.709 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.709    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.511ns  (logic 4.507ns (52.953%)  route 4.004ns (47.047%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.620     5.141    seven_segment_decoder_instance/CLK
    SLICE_X64Y26         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  seven_segment_decoder_instance/l_COUNTER_reg[20]/Q
                         net (fo=9, routed)           1.169     6.829    ps2_decoder_instance/l_SLOW_COUNTER[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.953 r  ps2_decoder_instance/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.028     7.980    ps2_decoder_instance/seven_segment_decoder_instance/l_DIGIT_TO_DISPLAY__12[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.152     8.132 r  ps2_decoder_instance/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807     9.939    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    13.652 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.652    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.380ns  (logic 4.297ns (51.285%)  route 4.082ns (48.715%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.620     5.141    seven_segment_decoder_instance/CLK
    SLICE_X64Y26         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  seven_segment_decoder_instance/l_COUNTER_reg[20]/Q
                         net (fo=9, routed)           1.169     6.829    ps2_decoder_instance/l_SLOW_COUNTER[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.953 r  ps2_decoder_instance/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.856     7.808    ps2_decoder_instance/seven_segment_decoder_instance/l_DIGIT_TO_DISPLAY__12[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.124     7.932 r  ps2_decoder_instance/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.057     9.989    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.521 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.521    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.211ns  (logic 4.519ns (55.037%)  route 3.692ns (44.963%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.620     5.141    seven_segment_decoder_instance/CLK
    SLICE_X64Y26         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  seven_segment_decoder_instance/l_COUNTER_reg[20]/Q
                         net (fo=9, routed)           1.169     6.829    ps2_decoder_instance/l_SLOW_COUNTER[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.953 f  ps2_decoder_instance/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.806     7.759    ps2_decoder_instance/seven_segment_decoder_instance/l_DIGIT_TO_DISPLAY__12[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.154     7.913 r  ps2_decoder_instance/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.716     9.629    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723    13.352 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.352    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.164ns  (logic 4.295ns (52.608%)  route 3.869ns (47.392%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.620     5.141    seven_segment_decoder_instance/CLK
    SLICE_X64Y26         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  seven_segment_decoder_instance/l_COUNTER_reg[20]/Q
                         net (fo=9, routed)           1.169     6.829    ps2_decoder_instance/l_SLOW_COUNTER[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.953 r  ps2_decoder_instance/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.028     7.980    ps2_decoder_instance/seven_segment_decoder_instance/l_DIGIT_TO_DISPLAY__12[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.104 r  ps2_decoder_instance/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     9.776    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.306 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.306    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.026ns  (logic 4.301ns (53.593%)  route 3.724ns (46.407%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.620     5.141    seven_segment_decoder_instance/CLK
    SLICE_X64Y26         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  seven_segment_decoder_instance/l_COUNTER_reg[20]/Q
                         net (fo=9, routed)           1.169     6.829    ps2_decoder_instance/l_SLOW_COUNTER[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.953 r  ps2_decoder_instance/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.030     7.982    ps2_decoder_instance/seven_segment_decoder_instance/l_DIGIT_TO_DISPLAY__12[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.106 r  ps2_decoder_instance/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     9.632    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.167 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.167    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.952ns  (logic 4.302ns (54.097%)  route 3.650ns (45.903%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.620     5.141    seven_segment_decoder_instance/CLK
    SLICE_X64Y26         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  seven_segment_decoder_instance/l_COUNTER_reg[20]/Q
                         net (fo=9, routed)           1.169     6.829    ps2_decoder_instance/l_SLOW_COUNTER[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.953 r  ps2_decoder_instance/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.806     7.759    ps2_decoder_instance/seven_segment_decoder_instance/l_DIGIT_TO_DISPLAY__12[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.883 r  ps2_decoder_instance/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.674     9.557    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.093 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.093    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.926ns  (logic 4.375ns (63.169%)  route 2.551ns (36.831%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.618     5.139    seven_segment_decoder_instance/CLK
    SLICE_X64Y25         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  seven_segment_decoder_instance/l_COUNTER_reg[19]/Q
                         net (fo=9, routed)           0.834     6.491    seven_segment_decoder_instance/l_SLOW_COUNTER[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     6.643 r  seven_segment_decoder_instance/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.717     8.360    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.065 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.065    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.782ns  (logic 4.141ns (61.064%)  route 2.640ns (38.936%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.618     5.139    seven_segment_decoder_instance/CLK
    SLICE_X64Y25         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  seven_segment_decoder_instance/l_COUNTER_reg[19]/Q
                         net (fo=9, routed)           0.834     6.491    seven_segment_decoder_instance/l_SLOW_COUNTER[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.615 r  seven_segment_decoder_instance/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.422    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.921 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.921    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.749ns  (logic 4.382ns (64.931%)  route 2.367ns (35.069%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.618     5.139    seven_segment_decoder_instance/CLK
    SLICE_X64Y25         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  seven_segment_decoder_instance/l_COUNTER_reg[19]/Q
                         net (fo=9, routed)           0.703     6.360    seven_segment_decoder_instance/l_SLOW_COUNTER[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.152     6.512 r  seven_segment_decoder_instance/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.176    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    11.888 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.888    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.409ns (73.893%)  route 0.498ns (26.107%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.583     1.466    seven_segment_decoder_instance/CLK
    SLICE_X64Y26         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  seven_segment_decoder_instance/l_COUNTER_reg[20]/Q
                         net (fo=9, routed)           0.106     1.737    seven_segment_decoder_instance/l_SLOW_COUNTER[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.782 r  seven_segment_decoder_instance/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.173    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.373 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.373    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.478ns (75.941%)  route 0.468ns (24.059%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.583     1.466    seven_segment_decoder_instance/CLK
    SLICE_X64Y26         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  seven_segment_decoder_instance/l_COUNTER_reg[20]/Q
                         net (fo=9, routed)           0.106     1.737    seven_segment_decoder_instance/l_SLOW_COUNTER[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.048     1.785 r  seven_segment_decoder_instance/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.146    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.412 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.412    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 1.479ns (71.899%)  route 0.578ns (28.101%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.583     1.466    seven_segment_decoder_instance/CLK
    SLICE_X64Y26         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  seven_segment_decoder_instance/l_COUNTER_reg[20]/Q
                         net (fo=9, routed)           0.243     1.873    seven_segment_decoder_instance/l_SLOW_COUNTER[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.042     1.915 r  seven_segment_decoder_instance/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.250    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     3.524 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.524    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_decoder_instance/l_COUNTER_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.433ns (69.299%)  route 0.635ns (30.701%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.583     1.466    seven_segment_decoder_instance/CLK
    SLICE_X64Y26         FDRE                                         r  seven_segment_decoder_instance/l_COUNTER_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  seven_segment_decoder_instance/l_COUNTER_reg[20]/Q
                         net (fo=9, routed)           0.243     1.873    seven_segment_decoder_instance/l_SLOW_COUNTER[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.918 r  seven_segment_decoder_instance/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.310    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.534 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.534    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_decoder_instance/l_RECEIVED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.467ns (69.745%)  route 0.637ns (30.255%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.583     1.466    ps2_decoder_instance/CLK
    SLICE_X65Y23         FDRE                                         r  ps2_decoder_instance/l_RECEIVED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ps2_decoder_instance/l_RECEIVED_reg[4]/Q
                         net (fo=2, routed)           0.150     1.757    ps2_decoder_instance/l_DATA[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.045     1.802 r  ps2_decoder_instance/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.162     1.964    ps2_decoder_instance/seven_segment_decoder_instance/l_DIGIT_TO_DISPLAY__12[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.045     2.009 r  ps2_decoder_instance/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.334    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.570 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.570    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_decoder_instance/l_RECEIVED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.467ns (69.208%)  route 0.653ns (30.792%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.583     1.466    ps2_decoder_instance/CLK
    SLICE_X65Y23         FDRE                                         r  ps2_decoder_instance/l_RECEIVED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ps2_decoder_instance/l_RECEIVED_reg[3]/Q
                         net (fo=2, routed)           0.201     1.808    ps2_decoder_instance/l_DATA[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.853 r  ps2_decoder_instance/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.171     2.024    ps2_decoder_instance/seven_segment_decoder_instance/l_DIGIT_TO_DISPLAY__12[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.045     2.069 r  ps2_decoder_instance/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.350    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.586 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.586    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_decoder_instance/l_RECEIVED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.461ns (67.654%)  route 0.699ns (32.346%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.583     1.466    ps2_decoder_instance/CLK
    SLICE_X65Y23         FDRE                                         r  ps2_decoder_instance/l_RECEIVED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ps2_decoder_instance/l_RECEIVED_reg[3]/Q
                         net (fo=2, routed)           0.201     1.808    ps2_decoder_instance/l_DATA[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.853 r  ps2_decoder_instance/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.170     2.023    ps2_decoder_instance/seven_segment_decoder_instance/l_DIGIT_TO_DISPLAY__12[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.045     2.068 r  ps2_decoder_instance/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.396    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.626 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.626    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_decoder_instance/l_RECEIVED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.523ns (69.438%)  route 0.670ns (30.562%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.583     1.466    ps2_decoder_instance/CLK
    SLICE_X65Y23         FDRE                                         r  ps2_decoder_instance/l_RECEIVED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  ps2_decoder_instance/l_RECEIVED_reg[4]/Q
                         net (fo=2, routed)           0.150     1.757    ps2_decoder_instance/l_DATA[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.045     1.802 f  ps2_decoder_instance/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.162     1.964    ps2_decoder_instance/seven_segment_decoder_instance/l_DIGIT_TO_DISPLAY__12[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.051     2.015 r  ps2_decoder_instance/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.373    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.286     3.659 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.659    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_decoder_instance/l_RECEIVED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.463ns (64.566%)  route 0.803ns (35.434%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.583     1.466    ps2_decoder_instance/CLK
    SLICE_X65Y23         FDRE                                         r  ps2_decoder_instance/l_RECEIVED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ps2_decoder_instance/l_RECEIVED_reg[4]/Q
                         net (fo=2, routed)           0.150     1.757    ps2_decoder_instance/l_DATA[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.045     1.802 r  ps2_decoder_instance/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.159     1.961    ps2_decoder_instance/seven_segment_decoder_instance/l_DIGIT_TO_DISPLAY__12[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.045     2.006 r  ps2_decoder_instance/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.494     2.500    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.733 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.733    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_decoder_instance/l_RECEIVED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.508ns (66.299%)  route 0.766ns (33.701%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.583     1.466    ps2_decoder_instance/CLK
    SLICE_X65Y23         FDRE                                         r  ps2_decoder_instance/l_RECEIVED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ps2_decoder_instance/l_RECEIVED_reg[3]/Q
                         net (fo=2, routed)           0.201     1.808    ps2_decoder_instance/l_DATA[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.853 r  ps2_decoder_instance/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.170     2.023    ps2_decoder_instance/seven_segment_decoder_instance/l_DIGIT_TO_DISPLAY__12[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.048     2.071 r  ps2_decoder_instance/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.467    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.740 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.740    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            synchronizer_ps2clk/l_SIGNAL_FIRST_FF_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.862ns  (logic 1.448ns (21.108%)  route 5.414ns (78.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=1, routed)           5.414     6.862    synchronizer_ps2clk/PS2Clk_IBUF
    SLICE_X62Y27         FDRE                                         r  synchronizer_ps2clk/l_SIGNAL_FIRST_FF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.505     4.846    synchronizer_ps2clk/CLK
    SLICE_X62Y27         FDRE                                         r  synchronizer_ps2clk/l_SIGNAL_FIRST_FF_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            synchronizer_ps2data/l_SIGNAL_FIRST_FF_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.842ns  (logic 1.452ns (21.223%)  route 5.390ns (78.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=1, routed)           5.390     6.842    synchronizer_ps2data/PS2Data_IBUF
    SLICE_X62Y27         FDRE                                         r  synchronizer_ps2data/l_SIGNAL_FIRST_FF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.505     4.846    synchronizer_ps2data/CLK
    SLICE_X62Y27         FDRE                                         r  synchronizer_ps2data/l_SIGNAL_FIRST_FF_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            synchronizer_btn_c/l_SIGNAL_FIRST_FF_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.358ns  (logic 1.441ns (33.072%)  route 2.917ns (66.928%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.917     4.358    synchronizer_btn_c/btnC_IBUF
    SLICE_X62Y21         FDRE                                         r  synchronizer_btn_c/l_SIGNAL_FIRST_FF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.507     4.848    synchronizer_btn_c/CLK
    SLICE_X62Y21         FDRE                                         r  synchronizer_btn_c/l_SIGNAL_FIRST_FF_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            synchronizer_btn_c/l_SIGNAL_FIRST_FF_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.210ns (12.996%)  route 1.403ns (87.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.403     1.612    synchronizer_btn_c/btnC_IBUF
    SLICE_X62Y21         FDRE                                         r  synchronizer_btn_c/l_SIGNAL_FIRST_FF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.854     1.981    synchronizer_btn_c/CLK
    SLICE_X62Y21         FDRE                                         r  synchronizer_btn_c/l_SIGNAL_FIRST_FF_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            synchronizer_ps2data/l_SIGNAL_FIRST_FF_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.652ns  (logic 0.220ns (8.300%)  route 2.432ns (91.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IBUF_inst/O
                         net (fo=1, routed)           2.432     2.652    synchronizer_ps2data/PS2Data_IBUF
    SLICE_X62Y27         FDRE                                         r  synchronizer_ps2data/l_SIGNAL_FIRST_FF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.853     1.980    synchronizer_ps2data/CLK
    SLICE_X62Y27         FDRE                                         r  synchronizer_ps2data/l_SIGNAL_FIRST_FF_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            synchronizer_ps2clk/l_SIGNAL_FIRST_FF_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.664ns  (logic 0.217ns (8.130%)  route 2.448ns (91.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IBUF_inst/O
                         net (fo=1, routed)           2.448     2.664    synchronizer_ps2clk/PS2Clk_IBUF
    SLICE_X62Y27         FDRE                                         r  synchronizer_ps2clk/l_SIGNAL_FIRST_FF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.853     1.980    synchronizer_ps2clk/CLK
    SLICE_X62Y27         FDRE                                         r  synchronizer_ps2clk/l_SIGNAL_FIRST_FF_reg/C





