// Seed: 3709577765
module module_0 (
    input wor id_0,
    output uwire id_1,
    output wire id_2,
    output uwire id_3,
    output supply0 id_4,
    output wire id_5,
    input wand id_6,
    input supply1 id_7,
    input wand id_8,
    output wor id_9
);
  assign id_2 = id_7 ? 1'b0 - id_7 : 1;
  assign id_5 = 1;
  wire id_11;
endmodule
module module_1 (
    output wor   id_0,
    input  logic id_1,
    input  wire  id_2,
    input  tri0  id_3
);
  reg id_5;
  wire id_6;
  logic [7:0] id_7;
  module_0(
      id_3, id_0, id_0, id_0, id_0, id_0, id_2, id_3, id_2, id_0
  );
  assign id_7[1-1] = id_2;
  wire id_8;
  always @(1 ~^ 1) begin
    id_5 <= id_1;
  end
endmodule
