$date
	Tue Feb 22 17:02:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ms
$end
$scope module main $end
$var wire 1 ! y2 $end
$var wire 1 " y1 $end
$var wire 1 # out2 $end
$var wire 1 $ out1 $end
$var wire 1 % F $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) d $end
$scope module func1 $end
$var wire 1 * i0 $end
$var wire 1 + i1 $end
$var wire 1 , i2 $end
$var wire 1 & i3 $end
$var wire 1 - i4 $end
$var wire 1 . i5 $end
$var wire 1 / i6 $end
$var wire 1 & i7 $end
$var wire 1 ) sel0 $end
$var wire 1 ( sel1 $end
$var wire 1 ' sel2 $end
$var reg 1 " out $end
$upscope $end
$scope module func2 $end
$var wire 1 ' E $end
$var wire 1 0 i0 $end
$var wire 1 1 i1 $end
$var wire 1 2 i2 $end
$var wire 1 & i3 $end
$var wire 1 ) sel0 $end
$var wire 1 ( sel1 $end
$var reg 1 $ out $end
$upscope $end
$scope module func3 $end
$var wire 1 3 E $end
$var wire 1 4 i0 $end
$var wire 1 5 i1 $end
$var wire 1 6 i2 $end
$var wire 1 & i3 $end
$var wire 1 ) sel0 $end
$var wire 1 ( sel1 $end
$var reg 1 # out $end
$upscope $end
$scope module func4 $end
$var wire 1 $ in1 $end
$var wire 1 # in2 $end
$var wire 1 ! out $end
$upscope $end
$scope module func5 $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( C $end
$var wire 1 ) D $end
$var wire 1 % out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
16
15
04
13
12
11
10
1/
1.
0-
1,
1+
1*
0)
0(
0'
0&
1%
1$
0#
1"
1!
$end
#100
1)
#200
0)
1(
#300
0%
0!
0"
0$
1)
#400
03
0)
0(
1'
#500
1%
1!
1"
1#
1)
#600
0)
1(
#700
0%
0!
0"
0#
1)
#800
1%
1!
13
1"
1$
02
0,
0)
0(
0'
1&
#900
1)
#1000
0%
0!
0"
0$
0)
1(
#1100
1%
1!
1"
1$
1)
#1200
0%
0!
0"
0$
03
0)
0(
1'
#1300
1%
1!
1"
1#
1)
#1400
0)
1(
#1500
1%
1)
#1600
