// Seed: 3062718896
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_16;
endmodule
module module_1 #(
    parameter id_10 = 32'd40,
    parameter id_4  = 32'd54
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire _id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_12,
      id_6,
      id_8,
      id_11,
      id_5,
      id_6,
      id_7,
      id_11,
      id_12,
      id_11,
      id_8,
      id_2,
      id_2,
      id_11,
      id_12
  );
  input wire _id_4;
  inout uwire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_13;
  wire [id_10 : id_4] id_14;
  wire id_15;
  parameter id_16 = 1;
  parameter id_17 = id_16;
  wire id_18;
  assign id_3 = 1;
endmodule
