Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  4 17:26:49 2023
| Host         : IC_EDA running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -file z1top_timing_summary_routed.rpt -pb z1top_timing_summary_routed.pb -rpx z1top_timing_summary_routed.rpx -warn_on_violation
| Design       : z1top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.527        0.000                      0                 3582        0.084        0.000                      0                 3582        7.000        0.000                       0                  1041  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clk_pin                      {0.000 10.000}     20.000          50.000          
  clk_out1_design_1_clk_wiz_0_1  {0.000 8.500}      17.000          58.824          
  clkfbout_design_1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                        7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1        0.527        0.000                      0                 3424        0.084        0.000                      0                 3424        7.370        0.000                       0                  1037  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1       10.546        0.000                      0                  158        1.194        0.000                      0                  158  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK_125MHZ_FPGA }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/imem/mem_reg_3_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.787ns  (logic 5.389ns (34.136%)  route 10.398ns (65.864%))
  Logic Levels:           23  (CARRY4=8 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 15.578 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.397    -1.841    cpu/dmem/clk
    RAMB36_X1Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.284 f  cpu/dmem/mem_reg_3_1/DOADO[1]
                         net (fo=1, routed)           1.268     1.552    cpu/exm_wb_regs_u1/read_data_reg[27]
    SLICE_X48Y39         LUT5 (Prop_lut5_I2_O)        0.105     1.657 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_15/O
                         net (fo=3, routed)           0.746     2.403    cpu/exm_wb_regs_u1/MEM_Out[27]
    SLICE_X50Y32         LUT6 (Prop_lut6_I2_O)        0.105     2.508 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_25/O
                         net (fo=2, routed)           0.472     2.980    cpu/exm_wb_regs_u1/LDX_u1/data0[3]
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.105     3.085 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_14/O
                         net (fo=8, routed)           0.517     3.602    cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.105     3.707 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=9, routed)           0.514     4.221    cpu/exm_wb_regs_u1/d0[3]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.105     4.326 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_153/O
                         net (fo=3, routed)           0.468     4.794    cpu/exm_wb_regs_u1/Branchrs1[3]
    SLICE_X48Y28         LUT4 (Prop_lut4_I2_O)        0.105     4.899 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_171/O
                         net (fo=2, routed)           0.814     5.713    cpu/exm_wb_regs_u1/Inst_o[31]_i_171_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.131 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000     6.131    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_121_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.229 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.229    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_61_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.327 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.327    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_19_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.425 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.715     7.140    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_9_n_0
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.105     7.245 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=3, routed)           0.251     7.496    cpu/id_exm_regs_u1/BrLt
    SLICE_X39Y28         LUT5 (Prop_lut5_I4_O)        0.105     7.601 r  cpu/id_exm_regs_u1/Inst_o[1]_i_4/O
                         net (fo=8, routed)           0.373     7.974    cpu/id_exm_regs_u1/Inst_o[1]_i_4_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I4_O)        0.105     8.079 r  cpu/id_exm_regs_u1/BSel_o_rep_i_2/O
                         net (fo=10, routed)          0.511     8.590    cpu/imem/BSel_o_reg_rep__1_0
    SLICE_X37Y23         LUT4 (Prop_lut4_I3_O)        0.105     8.695 f  cpu/imem/ALUSel_o[1]_i_4/O
                         net (fo=9, routed)           0.396     9.091    cpu/imem/ALUSel_o[1]_i_4_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.105     9.196 r  cpu/imem/imm_o[31]_i_10/O
                         net (fo=10, routed)          0.428     9.624    cpu/imem/imm_o[31]_i_10_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I0_O)        0.105     9.729 r  cpu/imem/imm_o[10]_i_2/O
                         net (fo=7, routed)           0.507    10.235    cpu/imm_gen_u1/imm_o_reg[10]_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.105    10.340 r  cpu/imm_gen_u1/imm_o[1]_i_1/O
                         net (fo=2, routed)           0.368    10.709    cpu/pc_reg_u1/pc_reg[31]_i_2_0[0]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.105    10.814 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_116/O
                         net (fo=1, routed)           0.000    10.814    cpu/pc_reg_u1/read_data0_reg_reg_0_i_116_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.271 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.271    cpu/pc_reg_u1/read_data0_reg_reg_0_i_38_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.369 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_32/CO[3]
                         net (fo=1, routed)           0.008    11.377    cpu/pc_reg_u1/read_data0_reg_reg_0_i_32_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.475 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.475    cpu/pc_reg_u1/read_data0_reg_reg_0_i_26_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.655 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_23/O[0]
                         net (fo=4, routed)           0.549    12.204    cpu/pc_reg_u1/jal_addr[12]
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.249    12.453 r  cpu/pc_reg_u1/mem_reg_2_2_i_4/O
                         net (fo=6, routed)           1.493    13.945    cpu/imem/addr0[10]
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/imem/mem_reg_3_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.286    15.578    cpu/imem/clk
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/imem/mem_reg_3_2/CLKARDCLK
                         clock pessimism             -0.524    15.055    
                         clock uncertainty           -0.092    14.963    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490    14.473    cpu/imem/mem_reg_3_2
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -13.945    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/imem/mem_reg_3_2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.741ns  (logic 5.193ns (32.990%)  route 10.548ns (67.010%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 15.578 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.397    -1.841    cpu/dmem/clk
    RAMB36_X1Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.284 f  cpu/dmem/mem_reg_3_1/DOADO[1]
                         net (fo=1, routed)           1.268     1.552    cpu/exm_wb_regs_u1/read_data_reg[27]
    SLICE_X48Y39         LUT5 (Prop_lut5_I2_O)        0.105     1.657 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_15/O
                         net (fo=3, routed)           0.746     2.403    cpu/exm_wb_regs_u1/MEM_Out[27]
    SLICE_X50Y32         LUT6 (Prop_lut6_I2_O)        0.105     2.508 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_25/O
                         net (fo=2, routed)           0.472     2.980    cpu/exm_wb_regs_u1/LDX_u1/data0[3]
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.105     3.085 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_14/O
                         net (fo=8, routed)           0.517     3.602    cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.105     3.707 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=9, routed)           0.514     4.221    cpu/exm_wb_regs_u1/d0[3]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.105     4.326 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_153/O
                         net (fo=3, routed)           0.468     4.794    cpu/exm_wb_regs_u1/Branchrs1[3]
    SLICE_X48Y28         LUT4 (Prop_lut4_I2_O)        0.105     4.899 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_171/O
                         net (fo=2, routed)           0.814     5.713    cpu/exm_wb_regs_u1/Inst_o[31]_i_171_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.131 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000     6.131    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_121_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.229 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.229    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_61_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.327 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.327    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_19_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.425 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.715     7.140    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_9_n_0
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.105     7.245 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=3, routed)           0.251     7.496    cpu/id_exm_regs_u1/BrLt
    SLICE_X39Y28         LUT5 (Prop_lut5_I4_O)        0.105     7.601 r  cpu/id_exm_regs_u1/Inst_o[1]_i_4/O
                         net (fo=8, routed)           0.373     7.974    cpu/id_exm_regs_u1/Inst_o[1]_i_4_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I4_O)        0.105     8.079 r  cpu/id_exm_regs_u1/BSel_o_rep_i_2/O
                         net (fo=10, routed)          0.511     8.590    cpu/imem/BSel_o_reg_rep__1_0
    SLICE_X37Y23         LUT4 (Prop_lut4_I3_O)        0.105     8.695 f  cpu/imem/ALUSel_o[1]_i_4/O
                         net (fo=9, routed)           0.396     9.091    cpu/imem/ALUSel_o[1]_i_4_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.105     9.196 r  cpu/imem/imm_o[31]_i_10/O
                         net (fo=10, routed)          0.428     9.624    cpu/imem/imm_o[31]_i_10_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I0_O)        0.105     9.729 r  cpu/imem/imm_o[10]_i_2/O
                         net (fo=7, routed)           0.507    10.235    cpu/imm_gen_u1/imm_o_reg[10]_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.105    10.340 r  cpu/imm_gen_u1/imm_o[1]_i_1/O
                         net (fo=2, routed)           0.368    10.709    cpu/pc_reg_u1/pc_reg[31]_i_2_0[0]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.105    10.814 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_116/O
                         net (fo=1, routed)           0.000    10.814    cpu/pc_reg_u1/read_data0_reg_reg_0_i_116_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.271 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.271    cpu/pc_reg_u1/read_data0_reg_reg_0_i_38_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.451 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_32/O[0]
                         net (fo=4, routed)           0.580    12.031    cpu/pc_reg_u1/jal_addr[4]
    SLICE_X15Y25         LUT3 (Prop_lut3_I0_O)        0.249    12.280 r  cpu/pc_reg_u1/mem_reg_2_2_i_12/O
                         net (fo=6, routed)           1.620    13.900    cpu/imem/addr0[2]
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/imem/mem_reg_3_2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.286    15.578    cpu/imem/clk
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/imem/mem_reg_3_2/CLKARDCLK
                         clock pessimism             -0.524    15.055    
                         clock uncertainty           -0.092    14.963    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.490    14.473    cpu/imem/mem_reg_3_2
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/imem/mem_reg_3_2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.727ns  (logic 5.279ns (33.566%)  route 10.448ns (66.434%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 15.578 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.397    -1.841    cpu/dmem/clk
    RAMB36_X1Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.284 f  cpu/dmem/mem_reg_3_1/DOADO[1]
                         net (fo=1, routed)           1.268     1.552    cpu/exm_wb_regs_u1/read_data_reg[27]
    SLICE_X48Y39         LUT5 (Prop_lut5_I2_O)        0.105     1.657 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_15/O
                         net (fo=3, routed)           0.746     2.403    cpu/exm_wb_regs_u1/MEM_Out[27]
    SLICE_X50Y32         LUT6 (Prop_lut6_I2_O)        0.105     2.508 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_25/O
                         net (fo=2, routed)           0.472     2.980    cpu/exm_wb_regs_u1/LDX_u1/data0[3]
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.105     3.085 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_14/O
                         net (fo=8, routed)           0.517     3.602    cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.105     3.707 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=9, routed)           0.514     4.221    cpu/exm_wb_regs_u1/d0[3]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.105     4.326 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_153/O
                         net (fo=3, routed)           0.468     4.794    cpu/exm_wb_regs_u1/Branchrs1[3]
    SLICE_X48Y28         LUT4 (Prop_lut4_I2_O)        0.105     4.899 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_171/O
                         net (fo=2, routed)           0.814     5.713    cpu/exm_wb_regs_u1/Inst_o[31]_i_171_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.131 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000     6.131    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_121_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.229 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.229    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_61_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.327 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.327    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_19_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.425 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.715     7.140    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_9_n_0
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.105     7.245 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=3, routed)           0.251     7.496    cpu/id_exm_regs_u1/BrLt
    SLICE_X39Y28         LUT5 (Prop_lut5_I4_O)        0.105     7.601 r  cpu/id_exm_regs_u1/Inst_o[1]_i_4/O
                         net (fo=8, routed)           0.373     7.974    cpu/id_exm_regs_u1/Inst_o[1]_i_4_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I4_O)        0.105     8.079 r  cpu/id_exm_regs_u1/BSel_o_rep_i_2/O
                         net (fo=10, routed)          0.511     8.590    cpu/imem/BSel_o_reg_rep__1_0
    SLICE_X37Y23         LUT4 (Prop_lut4_I3_O)        0.105     8.695 f  cpu/imem/ALUSel_o[1]_i_4/O
                         net (fo=9, routed)           0.396     9.091    cpu/imem/ALUSel_o[1]_i_4_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.105     9.196 r  cpu/imem/imm_o[31]_i_10/O
                         net (fo=10, routed)          0.428     9.624    cpu/imem/imm_o[31]_i_10_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I0_O)        0.105     9.729 r  cpu/imem/imm_o[10]_i_2/O
                         net (fo=7, routed)           0.507    10.235    cpu/imm_gen_u1/imm_o_reg[10]_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.105    10.340 r  cpu/imm_gen_u1/imm_o[1]_i_1/O
                         net (fo=2, routed)           0.368    10.709    cpu/pc_reg_u1/pc_reg[31]_i_2_0[0]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.105    10.814 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_116/O
                         net (fo=1, routed)           0.000    10.814    cpu/pc_reg_u1/read_data0_reg_reg_0_i_116_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.271 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.271    cpu/pc_reg_u1/read_data0_reg_reg_0_i_38_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.536 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_32/O[1]
                         net (fo=4, routed)           0.722    12.258    cpu/pc_reg_u1/jal_addr[5]
    SLICE_X15Y25         LUT3 (Prop_lut3_I0_O)        0.250    12.508 r  cpu/pc_reg_u1/mem_reg_2_2_i_11/O
                         net (fo=6, routed)           1.378    13.886    cpu/imem/addr0[3]
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/imem/mem_reg_3_2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.286    15.578    cpu/imem/clk
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/imem/mem_reg_3_2/CLKARDCLK
                         clock pessimism             -0.524    15.055    
                         clock uncertainty           -0.092    14.963    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    14.473    cpu/imem/mem_reg_3_2
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -13.886    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/imem/mem_reg_3_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.724ns  (logic 5.377ns (34.195%)  route 10.347ns (65.805%))
  Logic Levels:           22  (CARRY4=7 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 15.578 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.397    -1.841    cpu/dmem/clk
    RAMB36_X1Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.284 f  cpu/dmem/mem_reg_3_1/DOADO[1]
                         net (fo=1, routed)           1.268     1.552    cpu/exm_wb_regs_u1/read_data_reg[27]
    SLICE_X48Y39         LUT5 (Prop_lut5_I2_O)        0.105     1.657 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_15/O
                         net (fo=3, routed)           0.746     2.403    cpu/exm_wb_regs_u1/MEM_Out[27]
    SLICE_X50Y32         LUT6 (Prop_lut6_I2_O)        0.105     2.508 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_25/O
                         net (fo=2, routed)           0.472     2.980    cpu/exm_wb_regs_u1/LDX_u1/data0[3]
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.105     3.085 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_14/O
                         net (fo=8, routed)           0.517     3.602    cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.105     3.707 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=9, routed)           0.514     4.221    cpu/exm_wb_regs_u1/d0[3]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.105     4.326 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_153/O
                         net (fo=3, routed)           0.468     4.794    cpu/exm_wb_regs_u1/Branchrs1[3]
    SLICE_X48Y28         LUT4 (Prop_lut4_I2_O)        0.105     4.899 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_171/O
                         net (fo=2, routed)           0.814     5.713    cpu/exm_wb_regs_u1/Inst_o[31]_i_171_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.131 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000     6.131    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_121_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.229 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.229    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_61_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.327 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.327    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_19_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.425 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.715     7.140    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_9_n_0
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.105     7.245 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=3, routed)           0.251     7.496    cpu/id_exm_regs_u1/BrLt
    SLICE_X39Y28         LUT5 (Prop_lut5_I4_O)        0.105     7.601 r  cpu/id_exm_regs_u1/Inst_o[1]_i_4/O
                         net (fo=8, routed)           0.373     7.974    cpu/id_exm_regs_u1/Inst_o[1]_i_4_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I4_O)        0.105     8.079 r  cpu/id_exm_regs_u1/BSel_o_rep_i_2/O
                         net (fo=10, routed)          0.511     8.590    cpu/imem/BSel_o_reg_rep__1_0
    SLICE_X37Y23         LUT4 (Prop_lut4_I3_O)        0.105     8.695 f  cpu/imem/ALUSel_o[1]_i_4/O
                         net (fo=9, routed)           0.396     9.091    cpu/imem/ALUSel_o[1]_i_4_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.105     9.196 r  cpu/imem/imm_o[31]_i_10/O
                         net (fo=10, routed)          0.428     9.624    cpu/imem/imm_o[31]_i_10_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I0_O)        0.105     9.729 r  cpu/imem/imm_o[10]_i_2/O
                         net (fo=7, routed)           0.507    10.235    cpu/imm_gen_u1/imm_o_reg[10]_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.105    10.340 r  cpu/imm_gen_u1/imm_o[1]_i_1/O
                         net (fo=2, routed)           0.368    10.709    cpu/pc_reg_u1/pc_reg[31]_i_2_0[0]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.105    10.814 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_116/O
                         net (fo=1, routed)           0.000    10.814    cpu/pc_reg_u1/read_data0_reg_reg_0_i_116_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.271 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.271    cpu/pc_reg_u1/read_data0_reg_reg_0_i_38_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.369 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_32/CO[3]
                         net (fo=1, routed)           0.008    11.377    cpu/pc_reg_u1/read_data0_reg_reg_0_i_32_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.642 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_26/O[1]
                         net (fo=4, routed)           1.065    12.707    cpu/pc_reg_u1/jal_addr[9]
    SLICE_X13Y39         LUT3 (Prop_lut3_I0_O)        0.250    12.957 r  cpu/pc_reg_u1/mem_reg_2_2_i_7/O
                         net (fo=6, routed)           0.926    13.883    cpu/imem/addr0[7]
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/imem/mem_reg_3_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.286    15.578    cpu/imem/clk
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/imem/mem_reg_3_2/CLKARDCLK
                         clock pessimism             -0.524    15.055    
                         clock uncertainty           -0.092    14.963    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    14.473    cpu/imem/mem_reg_3_2
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -13.883    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/imem/mem_reg_3_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.705ns  (logic 5.377ns (34.237%)  route 10.328ns (65.763%))
  Logic Levels:           22  (CARRY4=7 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 15.581 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.397    -1.841    cpu/dmem/clk
    RAMB36_X1Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.284 f  cpu/dmem/mem_reg_3_1/DOADO[1]
                         net (fo=1, routed)           1.268     1.552    cpu/exm_wb_regs_u1/read_data_reg[27]
    SLICE_X48Y39         LUT5 (Prop_lut5_I2_O)        0.105     1.657 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_15/O
                         net (fo=3, routed)           0.746     2.403    cpu/exm_wb_regs_u1/MEM_Out[27]
    SLICE_X50Y32         LUT6 (Prop_lut6_I2_O)        0.105     2.508 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_25/O
                         net (fo=2, routed)           0.472     2.980    cpu/exm_wb_regs_u1/LDX_u1/data0[3]
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.105     3.085 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_14/O
                         net (fo=8, routed)           0.517     3.602    cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.105     3.707 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=9, routed)           0.514     4.221    cpu/exm_wb_regs_u1/d0[3]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.105     4.326 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_153/O
                         net (fo=3, routed)           0.468     4.794    cpu/exm_wb_regs_u1/Branchrs1[3]
    SLICE_X48Y28         LUT4 (Prop_lut4_I2_O)        0.105     4.899 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_171/O
                         net (fo=2, routed)           0.814     5.713    cpu/exm_wb_regs_u1/Inst_o[31]_i_171_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.131 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000     6.131    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_121_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.229 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.229    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_61_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.327 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.327    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_19_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.425 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.715     7.140    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_9_n_0
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.105     7.245 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=3, routed)           0.251     7.496    cpu/id_exm_regs_u1/BrLt
    SLICE_X39Y28         LUT5 (Prop_lut5_I4_O)        0.105     7.601 r  cpu/id_exm_regs_u1/Inst_o[1]_i_4/O
                         net (fo=8, routed)           0.373     7.974    cpu/id_exm_regs_u1/Inst_o[1]_i_4_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I4_O)        0.105     8.079 r  cpu/id_exm_regs_u1/BSel_o_rep_i_2/O
                         net (fo=10, routed)          0.511     8.590    cpu/imem/BSel_o_reg_rep__1_0
    SLICE_X37Y23         LUT4 (Prop_lut4_I3_O)        0.105     8.695 f  cpu/imem/ALUSel_o[1]_i_4/O
                         net (fo=9, routed)           0.396     9.091    cpu/imem/ALUSel_o[1]_i_4_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.105     9.196 r  cpu/imem/imm_o[31]_i_10/O
                         net (fo=10, routed)          0.428     9.624    cpu/imem/imm_o[31]_i_10_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I0_O)        0.105     9.729 r  cpu/imem/imm_o[10]_i_2/O
                         net (fo=7, routed)           0.507    10.235    cpu/imm_gen_u1/imm_o_reg[10]_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.105    10.340 r  cpu/imm_gen_u1/imm_o[1]_i_1/O
                         net (fo=2, routed)           0.368    10.709    cpu/pc_reg_u1/pc_reg[31]_i_2_0[0]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.105    10.814 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_116/O
                         net (fo=1, routed)           0.000    10.814    cpu/pc_reg_u1/read_data0_reg_reg_0_i_116_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.271 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.271    cpu/pc_reg_u1/read_data0_reg_reg_0_i_38_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.369 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_32/CO[3]
                         net (fo=1, routed)           0.008    11.377    cpu/pc_reg_u1/read_data0_reg_reg_0_i_32_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.642 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_26/O[1]
                         net (fo=4, routed)           1.065    12.707    cpu/pc_reg_u1/jal_addr[9]
    SLICE_X13Y39         LUT3 (Prop_lut3_I0_O)        0.250    12.957 r  cpu/pc_reg_u1/mem_reg_2_2_i_7/O
                         net (fo=6, routed)           0.907    13.864    cpu/imem/addr0[7]
    RAMB36_X0Y5          RAMB36E1                                     r  cpu/imem/mem_reg_3_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.288    15.581    cpu/imem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  cpu/imem/mem_reg_3_1/CLKARDCLK
                         clock pessimism             -0.531    15.050    
                         clock uncertainty           -0.092    14.958    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    14.468    cpu/imem/mem_reg_3_1
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -13.864    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/imem/mem_reg_1_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.714ns  (logic 5.475ns (34.841%)  route 10.239ns (65.159%))
  Logic Levels:           23  (CARRY4=8 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 15.594 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.397    -1.841    cpu/dmem/clk
    RAMB36_X1Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.284 f  cpu/dmem/mem_reg_3_1/DOADO[1]
                         net (fo=1, routed)           1.268     1.552    cpu/exm_wb_regs_u1/read_data_reg[27]
    SLICE_X48Y39         LUT5 (Prop_lut5_I2_O)        0.105     1.657 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_15/O
                         net (fo=3, routed)           0.746     2.403    cpu/exm_wb_regs_u1/MEM_Out[27]
    SLICE_X50Y32         LUT6 (Prop_lut6_I2_O)        0.105     2.508 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_25/O
                         net (fo=2, routed)           0.472     2.980    cpu/exm_wb_regs_u1/LDX_u1/data0[3]
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.105     3.085 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_14/O
                         net (fo=8, routed)           0.517     3.602    cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.105     3.707 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=9, routed)           0.514     4.221    cpu/exm_wb_regs_u1/d0[3]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.105     4.326 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_153/O
                         net (fo=3, routed)           0.468     4.794    cpu/exm_wb_regs_u1/Branchrs1[3]
    SLICE_X48Y28         LUT4 (Prop_lut4_I2_O)        0.105     4.899 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_171/O
                         net (fo=2, routed)           0.814     5.713    cpu/exm_wb_regs_u1/Inst_o[31]_i_171_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.131 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000     6.131    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_121_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.229 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.229    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_61_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.327 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.327    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_19_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.425 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.715     7.140    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_9_n_0
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.105     7.245 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=3, routed)           0.251     7.496    cpu/id_exm_regs_u1/BrLt
    SLICE_X39Y28         LUT5 (Prop_lut5_I4_O)        0.105     7.601 r  cpu/id_exm_regs_u1/Inst_o[1]_i_4/O
                         net (fo=8, routed)           0.373     7.974    cpu/id_exm_regs_u1/Inst_o[1]_i_4_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I4_O)        0.105     8.079 r  cpu/id_exm_regs_u1/BSel_o_rep_i_2/O
                         net (fo=10, routed)          0.511     8.590    cpu/imem/BSel_o_reg_rep__1_0
    SLICE_X37Y23         LUT4 (Prop_lut4_I3_O)        0.105     8.695 f  cpu/imem/ALUSel_o[1]_i_4/O
                         net (fo=9, routed)           0.396     9.091    cpu/imem/ALUSel_o[1]_i_4_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.105     9.196 r  cpu/imem/imm_o[31]_i_10/O
                         net (fo=10, routed)          0.428     9.624    cpu/imem/imm_o[31]_i_10_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I0_O)        0.105     9.729 r  cpu/imem/imm_o[10]_i_2/O
                         net (fo=7, routed)           0.507    10.235    cpu/imm_gen_u1/imm_o_reg[10]_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.105    10.340 r  cpu/imm_gen_u1/imm_o[1]_i_1/O
                         net (fo=2, routed)           0.368    10.709    cpu/pc_reg_u1/pc_reg[31]_i_2_0[0]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.105    10.814 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_116/O
                         net (fo=1, routed)           0.000    10.814    cpu/pc_reg_u1/read_data0_reg_reg_0_i_116_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.271 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.271    cpu/pc_reg_u1/read_data0_reg_reg_0_i_38_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.369 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_32/CO[3]
                         net (fo=1, routed)           0.008    11.377    cpu/pc_reg_u1/read_data0_reg_reg_0_i_32_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.475 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.475    cpu/pc_reg_u1/read_data0_reg_reg_0_i_26_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.740 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_23/O[1]
                         net (fo=3, routed)           0.609    12.349    cpu/pc_reg_u1/jal_addr[13]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.250    12.599 r  cpu/pc_reg_u1/mem_reg_0_0_i_4/O
                         net (fo=10, routed)          1.274    13.873    cpu/imem/ADDRARDADDR[11]
    RAMB36_X1Y0          RAMB36E1                                     r  cpu/imem/mem_reg_1_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.301    15.594    cpu/imem/clk
    RAMB36_X1Y0          RAMB36E1                                     r  cpu/imem/mem_reg_1_2/CLKARDCLK
                         clock pessimism             -0.531    15.063    
                         clock uncertainty           -0.092    14.971    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    14.481    cpu/imem/mem_reg_1_2
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -13.873    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/imem/mem_reg_2_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.689ns  (logic 5.377ns (34.272%)  route 10.312ns (65.728%))
  Logic Levels:           22  (CARRY4=7 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 15.587 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.397    -1.841    cpu/dmem/clk
    RAMB36_X1Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.284 f  cpu/dmem/mem_reg_3_1/DOADO[1]
                         net (fo=1, routed)           1.268     1.552    cpu/exm_wb_regs_u1/read_data_reg[27]
    SLICE_X48Y39         LUT5 (Prop_lut5_I2_O)        0.105     1.657 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_15/O
                         net (fo=3, routed)           0.746     2.403    cpu/exm_wb_regs_u1/MEM_Out[27]
    SLICE_X50Y32         LUT6 (Prop_lut6_I2_O)        0.105     2.508 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_25/O
                         net (fo=2, routed)           0.472     2.980    cpu/exm_wb_regs_u1/LDX_u1/data0[3]
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.105     3.085 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_14/O
                         net (fo=8, routed)           0.517     3.602    cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.105     3.707 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=9, routed)           0.514     4.221    cpu/exm_wb_regs_u1/d0[3]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.105     4.326 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_153/O
                         net (fo=3, routed)           0.468     4.794    cpu/exm_wb_regs_u1/Branchrs1[3]
    SLICE_X48Y28         LUT4 (Prop_lut4_I2_O)        0.105     4.899 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_171/O
                         net (fo=2, routed)           0.814     5.713    cpu/exm_wb_regs_u1/Inst_o[31]_i_171_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.131 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000     6.131    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_121_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.229 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.229    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_61_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.327 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.327    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_19_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.425 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.715     7.140    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_9_n_0
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.105     7.245 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=3, routed)           0.251     7.496    cpu/id_exm_regs_u1/BrLt
    SLICE_X39Y28         LUT5 (Prop_lut5_I4_O)        0.105     7.601 r  cpu/id_exm_regs_u1/Inst_o[1]_i_4/O
                         net (fo=8, routed)           0.373     7.974    cpu/id_exm_regs_u1/Inst_o[1]_i_4_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I4_O)        0.105     8.079 r  cpu/id_exm_regs_u1/BSel_o_rep_i_2/O
                         net (fo=10, routed)          0.511     8.590    cpu/imem/BSel_o_reg_rep__1_0
    SLICE_X37Y23         LUT4 (Prop_lut4_I3_O)        0.105     8.695 f  cpu/imem/ALUSel_o[1]_i_4/O
                         net (fo=9, routed)           0.396     9.091    cpu/imem/ALUSel_o[1]_i_4_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.105     9.196 r  cpu/imem/imm_o[31]_i_10/O
                         net (fo=10, routed)          0.428     9.624    cpu/imem/imm_o[31]_i_10_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I0_O)        0.105     9.729 r  cpu/imem/imm_o[10]_i_2/O
                         net (fo=7, routed)           0.507    10.235    cpu/imm_gen_u1/imm_o_reg[10]_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.105    10.340 r  cpu/imm_gen_u1/imm_o[1]_i_1/O
                         net (fo=2, routed)           0.368    10.709    cpu/pc_reg_u1/pc_reg[31]_i_2_0[0]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.105    10.814 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_116/O
                         net (fo=1, routed)           0.000    10.814    cpu/pc_reg_u1/read_data0_reg_reg_0_i_116_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.271 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.271    cpu/pc_reg_u1/read_data0_reg_reg_0_i_38_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.369 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_32/CO[3]
                         net (fo=1, routed)           0.008    11.377    cpu/pc_reg_u1/read_data0_reg_reg_0_i_32_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.642 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_26/O[1]
                         net (fo=4, routed)           1.065    12.707    cpu/pc_reg_u1/jal_addr[9]
    SLICE_X13Y39         LUT3 (Prop_lut3_I0_O)        0.250    12.957 r  cpu/pc_reg_u1/mem_reg_2_2_i_7/O
                         net (fo=6, routed)           0.891    13.848    cpu/imem/addr0[7]
    RAMB36_X0Y6          RAMB36E1                                     r  cpu/imem/mem_reg_2_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.294    15.587    cpu/imem/clk
    RAMB36_X0Y6          RAMB36E1                                     r  cpu/imem/mem_reg_2_3/CLKARDCLK
                         clock pessimism             -0.531    15.056    
                         clock uncertainty           -0.092    14.964    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    14.474    cpu/imem/mem_reg_2_3
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/imem/mem_reg_3_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.657ns  (logic 5.413ns (34.573%)  route 10.244ns (65.427%))
  Logic Levels:           23  (CARRY4=8 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 15.578 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.397    -1.841    cpu/dmem/clk
    RAMB36_X1Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.284 f  cpu/dmem/mem_reg_3_1/DOADO[1]
                         net (fo=1, routed)           1.268     1.552    cpu/exm_wb_regs_u1/read_data_reg[27]
    SLICE_X48Y39         LUT5 (Prop_lut5_I2_O)        0.105     1.657 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_15/O
                         net (fo=3, routed)           0.746     2.403    cpu/exm_wb_regs_u1/MEM_Out[27]
    SLICE_X50Y32         LUT6 (Prop_lut6_I2_O)        0.105     2.508 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_25/O
                         net (fo=2, routed)           0.472     2.980    cpu/exm_wb_regs_u1/LDX_u1/data0[3]
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.105     3.085 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_14/O
                         net (fo=8, routed)           0.517     3.602    cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.105     3.707 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=9, routed)           0.514     4.221    cpu/exm_wb_regs_u1/d0[3]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.105     4.326 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_153/O
                         net (fo=3, routed)           0.468     4.794    cpu/exm_wb_regs_u1/Branchrs1[3]
    SLICE_X48Y28         LUT4 (Prop_lut4_I2_O)        0.105     4.899 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_171/O
                         net (fo=2, routed)           0.814     5.713    cpu/exm_wb_regs_u1/Inst_o[31]_i_171_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.131 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000     6.131    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_121_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.229 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.229    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_61_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.327 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.327    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_19_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.425 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.715     7.140    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_9_n_0
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.105     7.245 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=3, routed)           0.251     7.496    cpu/id_exm_regs_u1/BrLt
    SLICE_X39Y28         LUT5 (Prop_lut5_I4_O)        0.105     7.601 r  cpu/id_exm_regs_u1/Inst_o[1]_i_4/O
                         net (fo=8, routed)           0.373     7.974    cpu/id_exm_regs_u1/Inst_o[1]_i_4_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I4_O)        0.105     8.079 r  cpu/id_exm_regs_u1/BSel_o_rep_i_2/O
                         net (fo=10, routed)          0.511     8.590    cpu/imem/BSel_o_reg_rep__1_0
    SLICE_X37Y23         LUT4 (Prop_lut4_I3_O)        0.105     8.695 f  cpu/imem/ALUSel_o[1]_i_4/O
                         net (fo=9, routed)           0.396     9.091    cpu/imem/ALUSel_o[1]_i_4_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.105     9.196 r  cpu/imem/imm_o[31]_i_10/O
                         net (fo=10, routed)          0.428     9.624    cpu/imem/imm_o[31]_i_10_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I0_O)        0.105     9.729 r  cpu/imem/imm_o[10]_i_2/O
                         net (fo=7, routed)           0.507    10.235    cpu/imm_gen_u1/imm_o_reg[10]_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.105    10.340 r  cpu/imm_gen_u1/imm_o[1]_i_1/O
                         net (fo=2, routed)           0.368    10.709    cpu/pc_reg_u1/pc_reg[31]_i_2_0[0]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.105    10.814 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_116/O
                         net (fo=1, routed)           0.000    10.814    cpu/pc_reg_u1/read_data0_reg_reg_0_i_116_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.271 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.271    cpu/pc_reg_u1/read_data0_reg_reg_0_i_38_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.369 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_32/CO[3]
                         net (fo=1, routed)           0.008    11.377    cpu/pc_reg_u1/read_data0_reg_reg_0_i_32_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.475 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.475    cpu/pc_reg_u1/read_data0_reg_reg_0_i_26_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.675 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_23/O[2]
                         net (fo=3, routed)           0.462    12.136    cpu/pc_reg_u1/jal_addr[14]
    SLICE_X15Y26         LUT3 (Prop_lut3_I0_O)        0.253    12.389 r  cpu/pc_reg_u1/mem_reg_2_2_i_2/O
                         net (fo=6, routed)           1.426    13.815    cpu/imem/addr0[12]
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/imem/mem_reg_3_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.286    15.578    cpu/imem/clk
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/imem/mem_reg_3_2/CLKARDCLK
                         clock pessimism             -0.524    15.055    
                         clock uncertainty           -0.092    14.963    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.490    14.473    cpu/imem/mem_reg_3_2
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -13.815    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/imem/mem_reg_1_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.653ns  (logic 5.389ns (34.428%)  route 10.264ns (65.572%))
  Logic Levels:           23  (CARRY4=8 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 15.594 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.397    -1.841    cpu/dmem/clk
    RAMB36_X1Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.284 f  cpu/dmem/mem_reg_3_1/DOADO[1]
                         net (fo=1, routed)           1.268     1.552    cpu/exm_wb_regs_u1/read_data_reg[27]
    SLICE_X48Y39         LUT5 (Prop_lut5_I2_O)        0.105     1.657 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_15/O
                         net (fo=3, routed)           0.746     2.403    cpu/exm_wb_regs_u1/MEM_Out[27]
    SLICE_X50Y32         LUT6 (Prop_lut6_I2_O)        0.105     2.508 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_25/O
                         net (fo=2, routed)           0.472     2.980    cpu/exm_wb_regs_u1/LDX_u1/data0[3]
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.105     3.085 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_14/O
                         net (fo=8, routed)           0.517     3.602    cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.105     3.707 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=9, routed)           0.514     4.221    cpu/exm_wb_regs_u1/d0[3]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.105     4.326 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_153/O
                         net (fo=3, routed)           0.468     4.794    cpu/exm_wb_regs_u1/Branchrs1[3]
    SLICE_X48Y28         LUT4 (Prop_lut4_I2_O)        0.105     4.899 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_171/O
                         net (fo=2, routed)           0.814     5.713    cpu/exm_wb_regs_u1/Inst_o[31]_i_171_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.131 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000     6.131    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_121_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.229 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.229    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_61_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.327 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.327    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_19_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.425 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.715     7.140    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_9_n_0
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.105     7.245 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=3, routed)           0.251     7.496    cpu/id_exm_regs_u1/BrLt
    SLICE_X39Y28         LUT5 (Prop_lut5_I4_O)        0.105     7.601 r  cpu/id_exm_regs_u1/Inst_o[1]_i_4/O
                         net (fo=8, routed)           0.373     7.974    cpu/id_exm_regs_u1/Inst_o[1]_i_4_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I4_O)        0.105     8.079 r  cpu/id_exm_regs_u1/BSel_o_rep_i_2/O
                         net (fo=10, routed)          0.511     8.590    cpu/imem/BSel_o_reg_rep__1_0
    SLICE_X37Y23         LUT4 (Prop_lut4_I3_O)        0.105     8.695 f  cpu/imem/ALUSel_o[1]_i_4/O
                         net (fo=9, routed)           0.396     9.091    cpu/imem/ALUSel_o[1]_i_4_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.105     9.196 r  cpu/imem/imm_o[31]_i_10/O
                         net (fo=10, routed)          0.428     9.624    cpu/imem/imm_o[31]_i_10_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I0_O)        0.105     9.729 r  cpu/imem/imm_o[10]_i_2/O
                         net (fo=7, routed)           0.507    10.235    cpu/imm_gen_u1/imm_o_reg[10]_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.105    10.340 r  cpu/imm_gen_u1/imm_o[1]_i_1/O
                         net (fo=2, routed)           0.368    10.709    cpu/pc_reg_u1/pc_reg[31]_i_2_0[0]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.105    10.814 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_116/O
                         net (fo=1, routed)           0.000    10.814    cpu/pc_reg_u1/read_data0_reg_reg_0_i_116_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.271 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.271    cpu/pc_reg_u1/read_data0_reg_reg_0_i_38_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.369 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_32/CO[3]
                         net (fo=1, routed)           0.008    11.377    cpu/pc_reg_u1/read_data0_reg_reg_0_i_32_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.475 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.475    cpu/pc_reg_u1/read_data0_reg_reg_0_i_26_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.655 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_23/O[0]
                         net (fo=4, routed)           0.602    12.257    cpu/pc_reg_u1/jal_addr[12]
    SLICE_X28Y21         LUT3 (Prop_lut3_I0_O)        0.249    12.506 r  cpu/pc_reg_u1/mem_reg_0_0_i_5/O
                         net (fo=10, routed)          1.306    13.812    cpu/imem/ADDRARDADDR[10]
    RAMB36_X2Y1          RAMB36E1                                     r  cpu/imem/mem_reg_1_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.301    15.594    cpu/imem/clk
    RAMB36_X2Y1          RAMB36E1                                     r  cpu/imem/mem_reg_1_1/CLKARDCLK
                         clock pessimism             -0.531    15.063    
                         clock uncertainty           -0.092    14.971    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490    14.481    cpu/imem/mem_reg_1_1
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -13.812    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/imem/mem_reg_3_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.643ns  (logic 5.315ns (33.977%)  route 10.328ns (66.023%))
  Logic Levels:           22  (CARRY4=7 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 15.578 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.397    -1.841    cpu/dmem/clk
    RAMB36_X1Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_3_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     0.284 f  cpu/dmem/mem_reg_3_1/DOADO[1]
                         net (fo=1, routed)           1.268     1.552    cpu/exm_wb_regs_u1/read_data_reg[27]
    SLICE_X48Y39         LUT5 (Prop_lut5_I2_O)        0.105     1.657 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_15/O
                         net (fo=3, routed)           0.746     2.403    cpu/exm_wb_regs_u1/MEM_Out[27]
    SLICE_X50Y32         LUT6 (Prop_lut6_I2_O)        0.105     2.508 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_25/O
                         net (fo=2, routed)           0.472     2.980    cpu/exm_wb_regs_u1/LDX_u1/data0[3]
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.105     3.085 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_14/O
                         net (fo=8, routed)           0.517     3.602    cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.105     3.707 f  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=9, routed)           0.514     4.221    cpu/exm_wb_regs_u1/d0[3]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.105     4.326 f  cpu/exm_wb_regs_u1/Inst_o[31]_i_153/O
                         net (fo=3, routed)           0.468     4.794    cpu/exm_wb_regs_u1/Branchrs1[3]
    SLICE_X48Y28         LUT4 (Prop_lut4_I2_O)        0.105     4.899 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_171/O
                         net (fo=2, routed)           0.814     5.713    cpu/exm_wb_regs_u1/Inst_o[31]_i_171_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.131 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000     6.131    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_121_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.229 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.229    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_61_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.327 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.327    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_19_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.425 r  cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.715     7.140    cpu/exm_wb_regs_u1/Inst_o_reg[31]_i_9_n_0
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.105     7.245 r  cpu/exm_wb_regs_u1/Inst_o[31]_i_6/O
                         net (fo=3, routed)           0.251     7.496    cpu/id_exm_regs_u1/BrLt
    SLICE_X39Y28         LUT5 (Prop_lut5_I4_O)        0.105     7.601 r  cpu/id_exm_regs_u1/Inst_o[1]_i_4/O
                         net (fo=8, routed)           0.373     7.974    cpu/id_exm_regs_u1/Inst_o[1]_i_4_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I4_O)        0.105     8.079 r  cpu/id_exm_regs_u1/BSel_o_rep_i_2/O
                         net (fo=10, routed)          0.511     8.590    cpu/imem/BSel_o_reg_rep__1_0
    SLICE_X37Y23         LUT4 (Prop_lut4_I3_O)        0.105     8.695 f  cpu/imem/ALUSel_o[1]_i_4/O
                         net (fo=9, routed)           0.396     9.091    cpu/imem/ALUSel_o[1]_i_4_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.105     9.196 r  cpu/imem/imm_o[31]_i_10/O
                         net (fo=10, routed)          0.428     9.624    cpu/imem/imm_o[31]_i_10_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I0_O)        0.105     9.729 r  cpu/imem/imm_o[10]_i_2/O
                         net (fo=7, routed)           0.507    10.235    cpu/imm_gen_u1/imm_o_reg[10]_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.105    10.340 r  cpu/imm_gen_u1/imm_o[1]_i_1/O
                         net (fo=2, routed)           0.368    10.709    cpu/pc_reg_u1/pc_reg[31]_i_2_0[0]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.105    10.814 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_116/O
                         net (fo=1, routed)           0.000    10.814    cpu/pc_reg_u1/read_data0_reg_reg_0_i_116_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.271 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.271    cpu/pc_reg_u1/read_data0_reg_reg_0_i_38_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.369 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_32/CO[3]
                         net (fo=1, routed)           0.008    11.377    cpu/pc_reg_u1/read_data0_reg_reg_0_i_32_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.577 r  cpu/pc_reg_u1/read_data0_reg_reg_0_i_26/O[2]
                         net (fo=4, routed)           0.625    12.202    cpu/pc_reg_u1/jal_addr[10]
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.253    12.455 r  cpu/pc_reg_u1/mem_reg_2_2_i_6/O
                         net (fo=6, routed)           1.347    13.802    cpu/imem/addr0[8]
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/imem/mem_reg_3_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.286    15.578    cpu/imem/clk
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/imem/mem_reg_3_2/CLKARDCLK
                         clock pessimism             -0.524    15.055    
                         clock uncertainty           -0.092    14.963    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    14.473    cpu/imem/mem_reg_3_2
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -13.802    
  -------------------------------------------------------------------
                         slack                                  0.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/DP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.199%)  route 0.158ns (52.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.552    -0.544    cpu/id_exm_regs_u1/clk
    SLICE_X35Y22         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  cpu/id_exm_regs_u1/pc_o_reg[6]/Q
                         net (fo=13, routed)          0.158    -0.245    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/A4
    SLICE_X34Y20         RAMD64E                                      r  cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/DP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.820    -0.314    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/WCLK
    SLICE_X34Y20         RAMD64E                                      r  cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/DP.HIGH/CLK
                         clock pessimism             -0.215    -0.529    
    SLICE_X34Y20         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.329    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/DP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.199%)  route 0.158ns (52.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.552    -0.544    cpu/id_exm_regs_u1/clk
    SLICE_X35Y22         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  cpu/id_exm_regs_u1/pc_o_reg[6]/Q
                         net (fo=13, routed)          0.158    -0.245    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/A4
    SLICE_X34Y20         RAMD64E                                      r  cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/DP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.820    -0.314    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/WCLK
    SLICE_X34Y20         RAMD64E                                      r  cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/DP.LOW/CLK
                         clock pessimism             -0.215    -0.529    
    SLICE_X34Y20         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.329    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/SP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.199%)  route 0.158ns (52.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.552    -0.544    cpu/id_exm_regs_u1/clk
    SLICE_X35Y22         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  cpu/id_exm_regs_u1/pc_o_reg[6]/Q
                         net (fo=13, routed)          0.158    -0.245    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/A4
    SLICE_X34Y20         RAMD64E                                      r  cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/SP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.820    -0.314    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/WCLK
    SLICE_X34Y20         RAMD64E                                      r  cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/SP.HIGH/CLK
                         clock pessimism             -0.215    -0.529    
    SLICE_X34Y20         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.329    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/SP.HIGH
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/SP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.199%)  route 0.158ns (52.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.552    -0.544    cpu/id_exm_regs_u1/clk
    SLICE_X35Y22         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  cpu/id_exm_regs_u1/pc_o_reg[6]/Q
                         net (fo=13, routed)          0.158    -0.245    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/A4
    SLICE_X34Y20         RAMD64E                                      r  cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/SP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.820    -0.314    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/WCLK
    SLICE_X34Y20         RAMD64E                                      r  cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/SP.LOW/CLK
                         clock pessimism             -0.215    -0.529    
    SLICE_X34Y20         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.329    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cpu/pc_reg_u1/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/id_exm_regs_u1/pc_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.554%)  route 0.253ns (66.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.553    -0.543    cpu/pc_reg_u1/clk
    SLICE_X29Y22         FDCE                                         r  cpu/pc_reg_u1/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDCE (Prop_fdce_C_Q)         0.128    -0.415 r  cpu/pc_reg_u1/pc_reg[1]/Q
                         net (fo=4, routed)           0.253    -0.161    cpu/id_exm_regs_u1/pc_o_reg[31]_2[1]
    SLICE_X37Y21         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.820    -0.314    cpu/id_exm_regs_u1/clk
    SLICE_X37Y21         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[1]/C
                         clock pessimism              0.033    -0.281    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.017    -0.264    cpu/id_exm_regs_u1/pc_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.963%)  route 0.120ns (46.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.553    -0.543    cpu/id_exm_regs_u1/clk
    SLICE_X31Y27         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  cpu/id_exm_regs_u1/pc_o_reg[23]/Q
                         net (fo=7, routed)           0.120    -0.281    cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/D
    SLICE_X30Y26         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.817    -0.317    cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/WCLK
    SLICE_X30Y26         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/SP.LOW/CLK
                         clock pessimism             -0.215    -0.532    
    SLICE_X30Y26         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.388    cpu/branch_predictor_u1/cache/tag_reg_0_127_14_14/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/branch_predictor_u1/cache/tag_reg_0_127_11_11/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.255%)  route 0.124ns (46.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.550    -0.546    cpu/id_exm_regs_u1/clk
    SLICE_X36Y25         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  cpu/id_exm_regs_u1/pc_o_reg[20]/Q
                         net (fo=7, routed)           0.124    -0.281    cpu/branch_predictor_u1/cache/tag_reg_0_127_11_11/D
    SLICE_X38Y25         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_11_11/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.816    -0.318    cpu/branch_predictor_u1/cache/tag_reg_0_127_11_11/WCLK
    SLICE_X38Y25         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_11_11/SP.LOW/CLK
                         clock pessimism             -0.215    -0.533    
    SLICE_X38Y25         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.389    cpu/branch_predictor_u1/cache/tag_reg_0_127_11_11/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/branch_predictor_u1/cache/valid_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.661%)  route 0.283ns (60.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.562    -0.534    cpu/id_exm_regs_u1/clk
    SLICE_X35Y3          FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.393 f  cpu/id_exm_regs_u1/pc_o_reg[8]_rep/Q
                         net (fo=10, routed)          0.283    -0.110    cpu/id_exm_regs_u1/pc_o_reg[8]_rep_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I2_O)        0.045    -0.065 r  cpu/id_exm_regs_u1/cache/valid[57]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    cpu/branch_predictor_u1/cache/valid_reg[57]_0
    SLICE_X39Y3          FDRE                                         r  cpu/branch_predictor_u1/cache/valid_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.832    -0.302    cpu/branch_predictor_u1/cache/clk
    SLICE_X39Y3          FDRE                                         r  cpu/branch_predictor_u1/cache/valid_reg[57]/C
                         clock pessimism              0.033    -0.269    
    SLICE_X39Y3          FDRE (Hold_fdre_C_D)         0.092    -0.177    cpu/branch_predictor_u1/cache/valid_reg[57]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[6]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/branch_predictor_u1/cache/valid_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.690%)  route 0.063ns (25.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.562    -0.534    cpu/id_exm_regs_u1/clk
    SLICE_X35Y3          FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[6]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.393 f  cpu/id_exm_regs_u1/pc_o_reg[6]_rep__8/Q
                         net (fo=10, routed)          0.063    -0.330    cpu/id_exm_regs_u1/pc_o_reg[6]_rep__8_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  cpu/id_exm_regs_u1/cache/valid[44]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    cpu/branch_predictor_u1/cache/valid_reg[44]_0
    SLICE_X34Y3          FDRE                                         r  cpu/branch_predictor_u1/cache/valid_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.831    -0.303    cpu/branch_predictor_u1/cache/clk
    SLICE_X34Y3          FDRE                                         r  cpu/branch_predictor_u1/cache/valid_reg[44]/C
                         clock pessimism             -0.218    -0.521    
    SLICE_X34Y3          FDRE (Hold_fdre_C_D)         0.121    -0.400    cpu/branch_predictor_u1/cache/valid_reg[44]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/branch_predictor_u1/cache/tag_reg_0_127_19_19/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.708%)  route 0.132ns (48.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.552    -0.544    cpu/id_exm_regs_u1/clk
    SLICE_X35Y28         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  cpu/id_exm_regs_u1/pc_o_reg[28]/Q
                         net (fo=7, routed)           0.132    -0.271    cpu/branch_predictor_u1/cache/tag_reg_0_127_19_19/D
    SLICE_X34Y28         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_19_19/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.819    -0.315    cpu/branch_predictor_u1/cache/tag_reg_0_127_19_19/WCLK
    SLICE_X34Y28         RAMD64E                                      r  cpu/branch_predictor_u1/cache/tag_reg_0_127_19_19/SP.LOW/CLK
                         clock pessimism             -0.216    -0.531    
    SLICE_X34Y28         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.387    cpu/branch_predictor_u1/cache/tag_reg_0_127_19_19/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 8.500 }
Period(ns):         17.000
Sources:            { clk_wiz/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         17.000      14.528     RAMB36_X0Y1     cpu/imem/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         17.000      14.528     RAMB36_X0Y1     cpu/imem/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         17.000      14.528     RAMB36_X0Y3     cpu/imem/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         17.000      14.528     RAMB36_X0Y3     cpu/imem/mem_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         17.000      14.528     RAMB36_X2Y2     cpu/imem/mem_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         17.000      14.528     RAMB36_X2Y2     cpu/imem/mem_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         17.000      14.528     RAMB36_X0Y9     cpu/imem/mem_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         17.000      14.528     RAMB36_X0Y9     cpu/imem/mem_reg_2_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         17.000      14.528     RAMB36_X0Y5     cpu/imem/mem_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         17.000      14.528     RAMB36_X0Y5     cpu/imem/mem_reg_3_1/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       17.000      143.000    PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X38Y20    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X38Y20    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X38Y20    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X38Y20    cpu/branch_predictor_u1/cache/data_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X34Y20    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X34Y20    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X34Y20    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X34Y20    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X34Y24    cpu/branch_predictor_u1/cache/tag_reg_0_127_10_10/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X34Y24    cpu/branch_predictor_u1/cache/tag_reg_0_127_10_10/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X34Y20    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X34Y20    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X34Y20    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X34Y20    cpu/branch_predictor_u1/cache/data_reg_0_127_1_1/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X34Y22    cpu/branch_predictor_u1/cache/tag_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X34Y22    cpu/branch_predictor_u1/cache/tag_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X34Y22    cpu/branch_predictor_u1/cache/tag_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X34Y22    cpu/branch_predictor_u1/cache/tag_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X34Y22    cpu/branch_predictor_u1/cache/tag_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.500       7.370      SLICE_X34Y22    cpu/branch_predictor_u1/cache/tag_reg_0_127_0_0/SP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1   clk_wiz/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  clk_wiz/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.546ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/Cycle_Counters_u1/cycles_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.917ns  (logic 0.484ns (8.180%)  route 5.433ns (91.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 15.540 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.368    -1.870    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -1.491 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=8, routed)           1.695     0.203    cpu/branch_predictor_u1/cache/rst
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.105     0.308 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=286, routed)         3.738     4.046    cpu/Cycle_Counters_u1/p_0_in
    SLICE_X53Y24         FDCE                                         f  cpu/Cycle_Counters_u1/cycles_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.248    15.540    cpu/Cycle_Counters_u1/clk
    SLICE_X53Y24         FDCE                                         r  cpu/Cycle_Counters_u1/cycles_reg[16]/C
                         clock pessimism             -0.525    15.016    
                         clock uncertainty           -0.092    14.924    
    SLICE_X53Y24         FDCE (Recov_fdce_C_CLR)     -0.331    14.593    cpu/Cycle_Counters_u1/cycles_reg[16]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                 10.546    

Slack (MET) :             10.745ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.484ns (8.353%)  route 5.311ns (91.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.544 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.368    -1.870    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -1.491 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=8, routed)           1.695     0.203    cpu/branch_predictor_u1/cache/rst
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.105     0.308 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=286, routed)         3.616     3.924    cpu/Inst_Counters_u1/p_0_in
    SLICE_X54Y22         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.252    15.544    cpu/Inst_Counters_u1/clk
    SLICE_X54Y22         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[4]/C
                         clock pessimism             -0.525    15.020    
                         clock uncertainty           -0.092    14.928    
    SLICE_X54Y22         FDCE (Recov_fdce_C_CLR)     -0.258    14.670    cpu/Inst_Counters_u1/insts_reg[4]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 10.745    

Slack (MET) :             10.745ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.484ns (8.353%)  route 5.311ns (91.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.544 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.368    -1.870    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -1.491 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=8, routed)           1.695     0.203    cpu/branch_predictor_u1/cache/rst
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.105     0.308 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=286, routed)         3.616     3.924    cpu/Inst_Counters_u1/p_0_in
    SLICE_X54Y22         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.252    15.544    cpu/Inst_Counters_u1/clk
    SLICE_X54Y22         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[5]/C
                         clock pessimism             -0.525    15.020    
                         clock uncertainty           -0.092    14.928    
    SLICE_X54Y22         FDCE (Recov_fdce_C_CLR)     -0.258    14.670    cpu/Inst_Counters_u1/insts_reg[5]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 10.745    

Slack (MET) :             10.745ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.484ns (8.353%)  route 5.311ns (91.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.544 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.368    -1.870    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -1.491 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=8, routed)           1.695     0.203    cpu/branch_predictor_u1/cache/rst
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.105     0.308 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=286, routed)         3.616     3.924    cpu/Inst_Counters_u1/p_0_in
    SLICE_X54Y22         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.252    15.544    cpu/Inst_Counters_u1/clk
    SLICE_X54Y22         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[6]/C
                         clock pessimism             -0.525    15.020    
                         clock uncertainty           -0.092    14.928    
    SLICE_X54Y22         FDCE (Recov_fdce_C_CLR)     -0.258    14.670    cpu/Inst_Counters_u1/insts_reg[6]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 10.745    

Slack (MET) :             10.745ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.484ns (8.353%)  route 5.311ns (91.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.544 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.368    -1.870    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -1.491 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=8, routed)           1.695     0.203    cpu/branch_predictor_u1/cache/rst
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.105     0.308 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=286, routed)         3.616     3.924    cpu/Inst_Counters_u1/p_0_in
    SLICE_X54Y22         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.252    15.544    cpu/Inst_Counters_u1/clk
    SLICE_X54Y22         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[7]/C
                         clock pessimism             -0.525    15.020    
                         clock uncertainty           -0.092    14.928    
    SLICE_X54Y22         FDCE (Recov_fdce_C_CLR)     -0.258    14.670    cpu/Inst_Counters_u1/insts_reg[7]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 10.745    

Slack (MET) :             10.830ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.484ns (8.479%)  route 5.224ns (91.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 15.542 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.368    -1.870    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -1.491 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=8, routed)           1.695     0.203    cpu/branch_predictor_u1/cache/rst
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.105     0.308 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=286, routed)         3.529     3.837    cpu/Inst_Counters_u1/p_0_in
    SLICE_X54Y23         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.250    15.542    cpu/Inst_Counters_u1/clk
    SLICE_X54Y23         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[10]/C
                         clock pessimism             -0.525    15.018    
                         clock uncertainty           -0.092    14.926    
    SLICE_X54Y23         FDCE (Recov_fdce_C_CLR)     -0.258    14.668    cpu/Inst_Counters_u1/insts_reg[10]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                 10.830    

Slack (MET) :             10.830ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.484ns (8.479%)  route 5.224ns (91.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 15.542 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.368    -1.870    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -1.491 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=8, routed)           1.695     0.203    cpu/branch_predictor_u1/cache/rst
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.105     0.308 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=286, routed)         3.529     3.837    cpu/Inst_Counters_u1/p_0_in
    SLICE_X54Y23         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.250    15.542    cpu/Inst_Counters_u1/clk
    SLICE_X54Y23         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[11]/C
                         clock pessimism             -0.525    15.018    
                         clock uncertainty           -0.092    14.926    
    SLICE_X54Y23         FDCE (Recov_fdce_C_CLR)     -0.258    14.668    cpu/Inst_Counters_u1/insts_reg[11]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                 10.830    

Slack (MET) :             10.830ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.484ns (8.479%)  route 5.224ns (91.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 15.542 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.368    -1.870    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -1.491 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=8, routed)           1.695     0.203    cpu/branch_predictor_u1/cache/rst
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.105     0.308 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=286, routed)         3.529     3.837    cpu/Inst_Counters_u1/p_0_in
    SLICE_X54Y23         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.250    15.542    cpu/Inst_Counters_u1/clk
    SLICE_X54Y23         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[8]/C
                         clock pessimism             -0.525    15.018    
                         clock uncertainty           -0.092    14.926    
    SLICE_X54Y23         FDCE (Recov_fdce_C_CLR)     -0.258    14.668    cpu/Inst_Counters_u1/insts_reg[8]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                 10.830    

Slack (MET) :             10.830ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.484ns (8.479%)  route 5.224ns (91.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 15.542 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.368    -1.870    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -1.491 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=8, routed)           1.695     0.203    cpu/branch_predictor_u1/cache/rst
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.105     0.308 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=286, routed)         3.529     3.837    cpu/Inst_Counters_u1/p_0_in
    SLICE_X54Y23         FDCE                                         f  cpu/Inst_Counters_u1/insts_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.250    15.542    cpu/Inst_Counters_u1/clk
    SLICE_X54Y23         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[9]/C
                         clock pessimism             -0.525    15.018    
                         clock uncertainty           -0.092    14.926    
    SLICE_X54Y23         FDCE (Recov_fdce_C_CLR)     -0.258    14.668    cpu/Inst_Counters_u1/insts_reg[9]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                 10.830    

Slack (MET) :             10.844ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/pc_reg_u1/pc_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@17.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 0.484ns (8.527%)  route 5.192ns (91.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 15.537 - 17.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.504    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.245    -4.742 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.423    -3.319    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.238 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.368    -1.870    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -1.491 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=8, routed)           1.695     0.203    cpu/branch_predictor_u1/cache/rst
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.105     0.308 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=286, routed)         3.497     3.805    cpu/pc_reg_u1/p_0_in_0
    SLICE_X29Y26         FDCE                                         f  cpu/pc_reg_u1/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     17.000    17.000 r  
    W19                                               0.000    17.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    17.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    18.357 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.376    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.515    12.861 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.354    14.215    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.292 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        1.245    15.537    cpu/pc_reg_u1/clk
    SLICE_X29Y26         FDCE                                         r  cpu/pc_reg_u1/pc_reg[15]/C
                         clock pessimism             -0.465    15.073    
                         clock uncertainty           -0.092    14.981    
    SLICE_X29Y26         FDCE (Recov_fdce_C_CLR)     -0.331    14.650    cpu/pc_reg_u1/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -3.805    
  -------------------------------------------------------------------
                         slack                                 10.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/uart_tx/sym_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.186ns (13.310%)  route 1.211ns (86.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=8, routed)           0.883     0.491    cpu/branch_predictor_u1/cache/rst
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.536 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=286, routed)         0.329     0.865    cpu/uart_tx/p_0_in
    SLICE_X59Y8          FDCE                                         f  cpu/uart_tx/sym_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.863    -0.271    cpu/uart_tx/clk
    SLICE_X59Y8          FDCE                                         r  cpu/uart_tx/sym_counter_reg[4]/C
                         clock pessimism              0.033    -0.238    
    SLICE_X59Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    cpu/uart_tx/sym_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/uart_tx/sym_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.186ns (13.310%)  route 1.211ns (86.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=8, routed)           0.883     0.491    cpu/branch_predictor_u1/cache/rst
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.536 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=286, routed)         0.329     0.865    cpu/uart_tx/p_0_in
    SLICE_X59Y8          FDCE                                         f  cpu/uart_tx/sym_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.863    -0.271    cpu/uart_tx/clk
    SLICE_X59Y8          FDCE                                         r  cpu/uart_tx/sym_counter_reg[8]/C
                         clock pessimism              0.033    -0.238    
    SLICE_X59Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    cpu/uart_tx/sym_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/uart_tx/symbol_edge_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.186ns (13.310%)  route 1.211ns (86.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=8, routed)           0.883     0.491    cpu/branch_predictor_u1/cache/rst
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.536 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=286, routed)         0.329     0.865    cpu/uart_tx/p_0_in
    SLICE_X59Y8          FDCE                                         f  cpu/uart_tx/symbol_edge_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.863    -0.271    cpu/uart_tx/clk
    SLICE_X59Y8          FDCE                                         r  cpu/uart_tx/symbol_edge_reg/C
                         clock pessimism              0.033    -0.238    
    SLICE_X59Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    cpu/uart_tx/symbol_edge_reg
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/uart_tx/sym_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.186ns (13.275%)  route 1.215ns (86.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=8, routed)           0.883     0.491    cpu/branch_predictor_u1/cache/rst
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.536 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=286, routed)         0.333     0.869    cpu/uart_tx/p_0_in
    SLICE_X58Y8          FDCE                                         f  cpu/uart_tx/sym_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.863    -0.271    cpu/uart_tx/clk
    SLICE_X58Y8          FDCE                                         r  cpu/uart_tx/sym_counter_reg[1]/C
                         clock pessimism              0.033    -0.238    
    SLICE_X58Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    cpu/uart_tx/sym_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/uart_tx/sym_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.186ns (13.275%)  route 1.215ns (86.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=8, routed)           0.883     0.491    cpu/branch_predictor_u1/cache/rst
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.536 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=286, routed)         0.333     0.869    cpu/uart_tx/p_0_in
    SLICE_X58Y8          FDCE                                         f  cpu/uart_tx/sym_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.863    -0.271    cpu/uart_tx/clk
    SLICE_X58Y8          FDCE                                         r  cpu/uart_tx/sym_counter_reg[2]/C
                         clock pessimism              0.033    -0.238    
    SLICE_X58Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    cpu/uart_tx/sym_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/uart_tx/sym_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.186ns (13.275%)  route 1.215ns (86.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=8, routed)           0.883     0.491    cpu/branch_predictor_u1/cache/rst
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.536 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=286, routed)         0.333     0.869    cpu/uart_tx/p_0_in
    SLICE_X58Y8          FDCE                                         f  cpu/uart_tx/sym_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.863    -0.271    cpu/uart_tx/clk
    SLICE_X58Y8          FDCE                                         r  cpu/uart_tx/sym_counter_reg[3]/C
                         clock pessimism              0.033    -0.238    
    SLICE_X58Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    cpu/uart_tx/sym_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.350ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/uart_tx/sym_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.186ns (11.978%)  route 1.367ns (88.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=8, routed)           0.883     0.491    cpu/branch_predictor_u1/cache/rst
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.536 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=286, routed)         0.484     1.020    cpu/uart_tx/p_0_in
    SLICE_X59Y9          FDCE                                         f  cpu/uart_tx/sym_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.863    -0.271    cpu/uart_tx/clk
    SLICE_X59Y9          FDCE                                         r  cpu/uart_tx/sym_counter_reg[5]/C
                         clock pessimism              0.033    -0.238    
    SLICE_X59Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    cpu/uart_tx/sym_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.350ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/uart_tx/sym_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.186ns (11.978%)  route 1.367ns (88.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=8, routed)           0.883     0.491    cpu/branch_predictor_u1/cache/rst
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.536 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=286, routed)         0.484     1.020    cpu/uart_tx/p_0_in
    SLICE_X59Y9          FDCE                                         f  cpu/uart_tx/sym_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.863    -0.271    cpu/uart_tx/clk
    SLICE_X59Y9          FDCE                                         r  cpu/uart_tx/sym_counter_reg[6]/C
                         clock pessimism              0.033    -0.238    
    SLICE_X59Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    cpu/uart_tx/sym_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.350ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/uart_tx/sym_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.186ns (11.978%)  route 1.367ns (88.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=8, routed)           0.883     0.491    cpu/branch_predictor_u1/cache/rst
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.536 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=286, routed)         0.484     1.020    cpu/uart_tx/p_0_in
    SLICE_X59Y9          FDCE                                         f  cpu/uart_tx/sym_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.863    -0.271    cpu/uart_tx/clk
    SLICE_X59Y9          FDCE                                         r  cpu/uart_tx/sym_counter_reg[7]/C
                         clock pessimism              0.033    -0.238    
    SLICE_X59Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    cpu/uart_tx/sym_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.354ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            cpu/uart_tx/start_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.186ns (11.949%)  route 1.371ns (88.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.625 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.121    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.563    -0.533    bp/clk_out1
    SLICE_X29Y6          FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=8, routed)           0.883     0.491    cpu/branch_predictor_u1/cache/rst
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.536 f  cpu/branch_predictor_u1/cache/serial_out_i_3/O
                         net (fo=286, routed)         0.488     1.024    cpu/uart_tx/p_0_in
    SLICE_X58Y9          FDCE                                         f  cpu/uart_tx/start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.712 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.162    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.133 r  clk_wiz/clkout1_buf/O
                         net (fo=1035, routed)        0.863    -0.271    cpu/uart_tx/clk
    SLICE_X58Y9          FDCE                                         r  cpu/uart_tx/start_reg/C
                         clock pessimism              0.033    -0.238    
    SLICE_X58Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    cpu/uart_tx/start_reg
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  1.354    





