\hypertarget{classArmISA_1_1MemoryReg}{
\section{クラス MemoryReg}
\label{classArmISA_1_1MemoryReg}\index{ArmISA::MemoryReg@{ArmISA::MemoryReg}}
}


{\ttfamily \#include $<$mem.hh$>$}MemoryRegに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=8cm]{classArmISA_1_1MemoryReg}
\end{center}
\end{figure}
\subsection*{Protected メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classArmISA_1_1MemoryReg_a265770bfa42ef839ee5461eff726d53c}{MemoryReg} (const char $\ast$mnem, \hyperlink{classStaticInst_a5605d4fc727eae9e595325c90c0ec108}{ExtMachInst} \_\-machInst, OpClass \_\-\_\-opClass, \hyperlink{namespaceArmISA_ae64680ba9fb526106829d6bf92fc791b}{IntRegIndex} \_\-dest, \hyperlink{namespaceArmISA_ae64680ba9fb526106829d6bf92fc791b}{IntRegIndex} \_\-base, bool \_\-add, int32\_\-t \_\-shiftAmt, \hyperlink{namespaceArmISA_a209d79feaaef0aa2f54ae62e53ee90de}{ArmShiftType} \_\-shiftType, \hyperlink{namespaceArmISA_ae64680ba9fb526106829d6bf92fc791b}{IntRegIndex} \_\-index)
\item 
void \hyperlink{classArmISA_1_1MemoryReg_a7fdadf47668a31b2e7b99f0cc36c5d4f}{printOffset} (std::ostream \&os) const 
\end{DoxyCompactItemize}
\subsection*{Protected 変数}
\begin{DoxyCompactItemize}
\item 
int32\_\-t \hyperlink{classArmISA_1_1MemoryReg_a378dfadeb317c390962c147be928d92d}{shiftAmt}
\item 
\hyperlink{namespaceArmISA_a209d79feaaef0aa2f54ae62e53ee90de}{ArmShiftType} \hyperlink{classArmISA_1_1MemoryReg_ae5b7df4bd366c5419743bf5f679485b9}{shiftType}
\item 
\hyperlink{namespaceArmISA_ae64680ba9fb526106829d6bf92fc791b}{IntRegIndex} \hyperlink{classArmISA_1_1MemoryReg_a2702f107e28b9d4c6161cead23d7e0b4}{index}
\end{DoxyCompactItemize}


\subsection{コンストラクタとデストラクタ}
\hypertarget{classArmISA_1_1MemoryReg_a265770bfa42ef839ee5461eff726d53c}{
\index{ArmISA::MemoryReg@{ArmISA::MemoryReg}!MemoryReg@{MemoryReg}}
\index{MemoryReg@{MemoryReg}!ArmISA::MemoryReg@{ArmISA::MemoryReg}}
\subsubsection[{MemoryReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MemoryReg} (const char $\ast$ {\em mnem}, \/  {\bf ExtMachInst} {\em \_\-machInst}, \/  OpClass {\em \_\-\_\-opClass}, \/  {\bf IntRegIndex} {\em \_\-dest}, \/  {\bf IntRegIndex} {\em \_\-base}, \/  bool {\em \_\-add}, \/  int32\_\-t {\em \_\-shiftAmt}, \/  {\bf ArmShiftType} {\em \_\-shiftType}, \/  {\bf IntRegIndex} {\em \_\-index})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected\mbox{]}}}}
\label{classArmISA_1_1MemoryReg_a265770bfa42ef839ee5461eff726d53c}



\begin{DoxyCode}
317         : Memory(mnem, _machInst, __opClass, _dest, _base, _add),
318           shiftAmt(_shiftAmt), shiftType(_shiftType), index(_index)
319     {}
\end{DoxyCode}


\subsection{関数}
\hypertarget{classArmISA_1_1MemoryReg_a7fdadf47668a31b2e7b99f0cc36c5d4f}{
\index{ArmISA::MemoryReg@{ArmISA::MemoryReg}!printOffset@{printOffset}}
\index{printOffset@{printOffset}!ArmISA::MemoryReg@{ArmISA::MemoryReg}}
\subsubsection[{printOffset}]{\setlength{\rightskip}{0pt plus 5cm}void printOffset (std::ostream \& {\em os}) const\hspace{0.3cm}{\ttfamily  \mbox{[}protected, virtual\mbox{]}}}}
\label{classArmISA_1_1MemoryReg_a7fdadf47668a31b2e7b99f0cc36c5d4f}


\hyperlink{classArmISA_1_1Memory_a8ff7c6b5299bfe7b627754684ca9c387}{Memory}を再定義しています。


\begin{DoxyCode}
53 {
54     if (!add)
55         os << "-";
56     printReg(os, index);
57     if (shiftType != LSL || shiftAmt != 0) {
58         switch (shiftType) {
59           case LSL:
60             ccprintf(os, " LSL #%d", shiftAmt);
61             break;
62           case LSR:
63             ccprintf(os, " LSR #%d", (shiftAmt == 0) ? 32 : shiftAmt);
64             break;
65           case ASR:
66             ccprintf(os, " ASR #%d", (shiftAmt == 0) ? 32 : shiftAmt);
67             break;
68           case ROR:
69             if (shiftAmt == 0) {
70                 ccprintf(os, " RRX");
71             } else {
72                 ccprintf(os, " ROR #%d", shiftAmt);
73             }
74             break;
75         }
76     }
77 }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classArmISA_1_1MemoryReg_a2702f107e28b9d4c6161cead23d7e0b4}{
\index{ArmISA::MemoryReg@{ArmISA::MemoryReg}!index@{index}}
\index{index@{index}!ArmISA::MemoryReg@{ArmISA::MemoryReg}}
\subsubsection[{index}]{\setlength{\rightskip}{0pt plus 5cm}{\bf IntRegIndex} {\bf index}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classArmISA_1_1MemoryReg_a2702f107e28b9d4c6161cead23d7e0b4}
\hypertarget{classArmISA_1_1MemoryReg_a378dfadeb317c390962c147be928d92d}{
\index{ArmISA::MemoryReg@{ArmISA::MemoryReg}!shiftAmt@{shiftAmt}}
\index{shiftAmt@{shiftAmt}!ArmISA::MemoryReg@{ArmISA::MemoryReg}}
\subsubsection[{shiftAmt}]{\setlength{\rightskip}{0pt plus 5cm}int32\_\-t {\bf shiftAmt}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classArmISA_1_1MemoryReg_a378dfadeb317c390962c147be928d92d}
\hypertarget{classArmISA_1_1MemoryReg_ae5b7df4bd366c5419743bf5f679485b9}{
\index{ArmISA::MemoryReg@{ArmISA::MemoryReg}!shiftType@{shiftType}}
\index{shiftType@{shiftType}!ArmISA::MemoryReg@{ArmISA::MemoryReg}}
\subsubsection[{shiftType}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ArmShiftType} {\bf shiftType}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classArmISA_1_1MemoryReg_ae5b7df4bd366c5419743bf5f679485b9}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
arch/arm/insts/\hyperlink{arm_2insts_2mem_8hh}{mem.hh}\item 
arch/arm/insts/\hyperlink{arm_2insts_2mem_8cc}{mem.cc}\end{DoxyCompactItemize}
