
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ASUSISAAC

Implementation : ram0
Synopsys HDL compiler and linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
45       C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\02-SegundoParcial\Practicas\03-ram00\coder00.vhdl (2023-01-14 00:26:22, 2023-01-14 00:28:46)

*******************************************************************
Modules that may have changed as a result of file changes: 1
MID:  lib.cell.view
0        work.coder00.coder0 may have changed because the following files changed:
                        C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\02-SegundoParcial\Practicas\03-ram00\coder00.vhdl (2023-01-14 00:26:22, 2023-01-14 00:28:46) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 22
FID:  path (timestamp)
46       C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\02-SegundoParcial\Practicas\03-ram00\contRead00.vhdl (2022-06-20 21:40:58)
47       C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\02-SegundoParcial\Practicas\03-ram00\contring00.vhdl (2023-01-13 22:32:53)
48       C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\02-SegundoParcial\Practicas\03-ram00\memram00.vhdl (2022-06-20 21:40:58)
49       C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\02-SegundoParcial\Practicas\03-ram00\muxram00.vhdl (2023-01-06 20:18:12)
50       C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\02-SegundoParcial\Practicas\03-ram00\packageram00.vhdl (2022-06-20 21:40:58)
51       C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\02-SegundoParcial\Practicas\03-ram00\ram00.vhdl (2022-12-25 14:30:43)
52       C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\02-SegundoParcial\Practicas\03-ram00\ram0\source\div00.vhd (2022-06-20 21:40:58)
53       C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\02-SegundoParcial\Practicas\03-ram00\ram0\source\osc00.vhd (2022-06-20 21:40:58)
54       C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\02-SegundoParcial\Practicas\03-ram00\ram0\source\oscint00.vhd (2022-06-20 21:40:58)
55       C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\02-SegundoParcial\Practicas\03-ram00\ram0\source\packageOsc00.vhd (2022-06-20 21:40:58)
11       C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd (2018-11-14 23:32:12)
12       C:\lscc\diamond\3.12\synpbase\lib\cpld\lattice.vhd (2020-10-29 09:20:44)
13       C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.vhd (2020-10-29 09:20:54)
14       C:\lscc\diamond\3.12\synpbase\lib\vhd\arith.vhd (2020-10-29 09:23:10)
15       C:\lscc\diamond\3.12\synpbase\lib\vhd\hyperents.vhd (2020-10-29 09:23:10)
16       C:\lscc\diamond\3.12\synpbase\lib\vhd\location.map (2020-11-02 16:26:20)
17       C:\lscc\diamond\3.12\synpbase\lib\vhd\numeric.vhd (2020-10-29 09:23:10)
18       C:\lscc\diamond\3.12\synpbase\lib\vhd\snps_haps_pkg.vhd (2020-10-29 09:23:10)
19       C:\lscc\diamond\3.12\synpbase\lib\vhd\std.vhd (2020-10-29 09:23:10)
20       C:\lscc\diamond\3.12\synpbase\lib\vhd\std1164.vhd (2020-10-29 09:23:10)
21       C:\lscc\diamond\3.12\synpbase\lib\vhd\umr_capim.vhd (2020-10-29 09:23:10)
22       C:\lscc\diamond\3.12\synpbase\lib\vhd\unsigned.vhd (2020-10-29 09:23:10)

*******************************************************************
Unchanged modules: 16
MID:  lib.cell.view
2        work.contread00.contread0
3        work.contread00.vhdl
4        work.contring00.contring0
5        work.contring00.vhdl
6        work.div00.div0
7        work.div00.vhdl
8        work.memram00.memram0
9        work.memram00.vhdl
10       work.muxram00.muxram0
11       work.muxram00.vhdl
12       work.osc00.osc0
13       work.osc00.vhdl
14       work.oscint00.oscint0
15       work.oscint00.vhdl
16       work.ram00.ram0
17       work.ram00.vhdl
