<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 62</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:8px;font-family:Times;color:#000000;}
	.ft07{font-size:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page62-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a062.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">3-2&#160;Vol. 1</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">BASIC EXECUTION ENVIRONMENT</p>
<p style="position:absolute;top:100px;left:93px;white-space:nowrap" class="ft08">64-bit&#160;mode&#160;extends the&#160;number of general&#160;purpose&#160;registers and SIMD&#160;extension registers&#160;from 8&#160;to 16.&#160;<br/>General purpose&#160;registers are&#160;widened&#160;to 64&#160;bits.&#160;The&#160;mode also&#160;introduces a&#160;new opcode prefix&#160;(REX)&#160;to&#160;<br/>access&#160;the register&#160;extensions.&#160;Se<a href="o_7281d5ea06a5b67a-65.html">e Section 3.2.1</a>&#160;for&#160;a&#160;detailed&#160;description.<br/>64-bit mode is&#160;enabled by&#160;the operating system&#160;on&#160;a code-segment basis.&#160;Its default address&#160;size&#160;is 64 bits and&#160;<br/>its&#160;default operand&#160;size&#160;is 32&#160;bits.&#160;The default operand size&#160;can be&#160;overridden on an&#160;instruction-by-instruction&#160;<br/>basis using&#160;a REX opcode prefix&#160;in conjunction with an operand&#160;size override&#160;prefix.&#160;<br/>REX prefixes&#160;allow a&#160;64-bit&#160;operand to&#160;be&#160;specified when&#160;operating&#160;in 64-bit mode.&#160;By using&#160;this mechanism,&#160;<br/>many&#160;existing instructions have&#160;been promoted to&#160;allow the&#160;use&#160;of&#160;64-bit registers&#160;and&#160;64-bit&#160;addresses.</p>
<p style="position:absolute;top:283px;left:68px;white-space:nowrap" class="ft03">3.2&#160;</p>
<p style="position:absolute;top:283px;left:147px;white-space:nowrap" class="ft03">OVERVIEW OF&#160;THE BASIC EXECUTION ENVIRONMENT</p>
<p style="position:absolute;top:319px;left:68px;white-space:nowrap" class="ft08">Any&#160;program&#160;or&#160;task&#160;running&#160;on an&#160;IA-32 processor is&#160;given a&#160;set of&#160;resources for&#160;executing instructions&#160;and for&#160;<br/>storing code, data, and state&#160;information.&#160;These&#160;resources&#160;(described briefly in&#160;the following paragraphs and&#160;<br/>shown&#160;in<a href="o_7281d5ea06a5b67a-63.html">&#160;Figure&#160;3-1)</a>&#160;make&#160;up&#160;the&#160;basic&#160;execution&#160;environment for an&#160;IA-32&#160;processor.&#160;<br/>An Intel 64&#160;processor&#160;supports the&#160;basic&#160;execution environment of an&#160;IA-32 processor,&#160;and&#160;a similar&#160;environment&#160;<br/>under IA-32e mode&#160;that can&#160;execute&#160;64-bit programs (64-bit sub-mode) and&#160;32-bit programs (compatibility sub-<br/>mode).&#160;<br/>The basic execution environment&#160;is used&#160;jointly by&#160;the&#160;application&#160;programs and the&#160;operating system or executive&#160;<br/>running on&#160;the processor.</p>
<p style="position:absolute;top:472px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:472px;left:93px;white-space:nowrap" class="ft08"><b>Address space</b>&#160;— Any task&#160;or&#160;program&#160;running on an IA-32 processor can&#160;address a&#160;linear address&#160;space&#160;of&#160;<br/>up to&#160;4 GBytes&#160;(2</p>
<p style="position:absolute;top:486px;left:212px;white-space:nowrap" class="ft06">32</p>
<p style="position:absolute;top:484px;left:226px;white-space:nowrap" class="ft07">&#160;</p>
<p style="position:absolute;top:489px;left:231px;white-space:nowrap" class="ft02">bytes) and&#160;a physical address&#160;space&#160;of up&#160;to 64&#160;GBytes&#160;(2</p>
<p style="position:absolute;top:486px;left:624px;white-space:nowrap" class="ft06">36</p>
<p style="position:absolute;top:484px;left:637px;white-space:nowrap" class="ft07">&#160;</p>
<p style="position:absolute;top:489px;left:643px;white-space:nowrap" class="ft02">bytes).&#160;S<a href="o_7281d5ea06a5b67a-69.html">ee Section 3.3.6,&#160;</a></p>
<p style="position:absolute;top:505px;left:93px;white-space:nowrap" class="ft08"><a href="o_7281d5ea06a5b67a-69.html">“Extended Physical Addressing in&#160;Protected Mode,”&#160;fo</a>r more information&#160;about addressing&#160;an address&#160;space&#160;<br/>greater than&#160;4 GBytes.</p>
<p style="position:absolute;top:544px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:544px;left:93px;white-space:nowrap" class="ft08"><b>Basic program&#160;execution registers</b>&#160;—&#160;The eight general-purpose&#160;registers, the six segment registers, the&#160;<br/>EFLAGS&#160;register, and the&#160;EIP (instruction pointer) register comprise&#160;a&#160;basic&#160;execution environment in&#160;which to&#160;<br/>execute&#160;a set of general-purpose instructions.&#160;These instructions&#160;perform basic&#160;integer arithmetic&#160;on&#160;byte,&#160;<br/>word,&#160;and&#160;doubleword integers,&#160;handle&#160;program flow&#160;control, operate on bit and&#160;byte strings, and address&#160;<br/>memory.&#160;See<a href="o_7281d5ea06a5b67a-70.html">&#160;Section 3.4,&#160;“Basic Program Execution Registers,” for more&#160;</a>information about&#160;these&#160;registers.</p>
<p style="position:absolute;top:632px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:633px;left:93px;white-space:nowrap" class="ft08"><b>x87 FPU&#160;registers</b>&#160;— The eight x87&#160;FPU data registers, the&#160;x87&#160;FPU control&#160;register, the&#160;status register,&#160;the&#160;<br/>x87 FPU instruction pointer register,&#160;the x87 FPU&#160;operand&#160;(data)&#160;pointer&#160;register,&#160;the&#160;x87&#160;FPU tag register,&#160;and&#160;<br/>the x87&#160;FPU&#160;opcode&#160;register provide an execution&#160;environment for operating&#160;on single-precision, double-<br/>precision, and double&#160;extended-precision floating-point values, word integers, doubleword&#160;integers, quadword&#160;<br/>integers,&#160;and binary&#160;coded&#160;decimal (BCD) values. See<a href="o_7281d5ea06a5b67a-191.html">&#160;Section&#160;8.1,&#160;“x87&#160;FPU Execution&#160;Environment,”&#160;for more</a>&#160;<br/>information&#160;about these registers.</p>
<p style="position:absolute;top:737px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:738px;left:93px;white-space:nowrap" class="ft08"><b>MMX registers</b>&#160;— The&#160;eight&#160;MMX&#160;registers support&#160;execution&#160;of single-instruction,&#160;multiple-data (SIMD)&#160;<br/>operations&#160;on 64-bit packed&#160;byte, word,&#160;and doubleword&#160;integers.&#160;<a href="o_7281d5ea06a5b67a-225.html">See Section 9.2, “The&#160;MMX Technology&#160;<br/>Programming&#160;Environment,”</a>&#160;for&#160;more&#160;information&#160;about these registers.</p>
<p style="position:absolute;top:793px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:793px;left:93px;white-space:nowrap" class="ft08"><b>XMM registers</b>&#160;— The eight&#160;XMM&#160;data&#160;registers and the MXCSR register&#160;support execution&#160;of SIMD&#160;operations&#160;<br/>on 128-bit packed&#160;single-precision and&#160;double-precision&#160;floating-point values and on 128-bit&#160;packed&#160;byte,&#160;<br/>word,&#160;doubleword, and quadword&#160;<a href="o_7281d5ea06a5b67a-238.html">integers. See&#160;Section 10.2, “SSE Programming Environment,” for more&#160;<br/></a>information&#160;about these registers.</p>
<p style="position:absolute;top:865px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:865px;left:93px;white-space:nowrap" class="ft08"><b>YMM registers</b>&#160;— The&#160;YMM&#160;data&#160;registers support execution&#160;of&#160;256-bit&#160;SIMD&#160;operations on&#160;256-bit packed&#160;<br/>single-precision and double-precision&#160;floating-point&#160;values and on 256-bit packed byte,&#160;word,&#160;doubleword,&#160;and&#160;<br/>quadword integers.&#160;</p>
<p style="position:absolute;top:920px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:921px;left:93px;white-space:nowrap" class="ft08"><b>Bounds registers</b>&#160;— Each of the&#160;BND0-BND3 register&#160;stores&#160;the lower and&#160;upper&#160;<b>bounds</b>&#160;(64 bits&#160;each)&#160;<br/>associated with the&#160;pointer&#160;to a&#160;memory buffer.&#160;They support execution&#160;of the&#160;Intel MPX&#160;instructions.&#160;</p>
<p style="position:absolute;top:959px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:960px;left:93px;white-space:nowrap" class="ft08"><b>BNDCFGU and&#160;BNDSTATUS</b>— BNDCFGU&#160;configures&#160;user mode MPX operations on&#160;bounds checking.&#160;<br/>BNDSTATUS provides additional information&#160;on&#160;the #BR caused by an&#160;MPX operation.</p>
</div>
</body>
</html>
