16:13:50 INFO  : Registering command handlers for SDK TCF services
16:13:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\temp_xsdb_launch_script.tcl
16:13:53 INFO  : XSCT server has started successfully.
16:13:54 INFO  : Successfully done setting XSCT server connection channel  
16:13:54 INFO  : Successfully done setting SDK workspace  
16:13:54 INFO  : Processing command line option -hwspec C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top.hdf.
16:20:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:20:30 INFO  : 'fpga -state' command is executed.
16:20:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:20:31 INFO  : 'jtag frequency' command is executed.
16:20:31 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
16:20:31 INFO  : Context for 'APU' is selected.
16:20:31 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
16:20:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:31 INFO  : Context for 'APU' is selected.
16:20:31 INFO  : 'stop' command is executed.
16:20:32 INFO  : 'ps7_init' command is executed.
16:20:32 INFO  : 'ps7_post_config' command is executed.
16:20:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:20:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:32 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:32 INFO  : Memory regions updated for context APU
16:20:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:33 INFO  : 'con' command is executed.
16:20:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:20:33 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
16:26:09 INFO  : Disconnected from the channel tcfchan#1.
16:26:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:26:10 INFO  : 'fpga -state' command is executed.
16:26:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:26:10 INFO  : 'jtag frequency' command is executed.
16:26:10 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
16:26:10 INFO  : Context for 'APU' is selected.
16:26:13 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
16:26:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:13 INFO  : Context for 'APU' is selected.
16:26:13 INFO  : 'stop' command is executed.
16:26:14 INFO  : 'ps7_init' command is executed.
16:26:14 INFO  : 'ps7_post_config' command is executed.
16:26:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:26:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:14 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:14 INFO  : Memory regions updated for context APU
16:26:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:14 INFO  : 'con' command is executed.
16:26:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:26:14 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
17:39:27 INFO  : Disconnected from the channel tcfchan#2.
17:39:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:39:28 INFO  : 'fpga -state' command is executed.
17:39:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:39:28 INFO  : 'jtag frequency' command is executed.
17:39:28 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
17:39:28 INFO  : Context for 'APU' is selected.
17:39:30 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
17:39:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:30 INFO  : Context for 'APU' is selected.
17:39:30 INFO  : 'stop' command is executed.
17:39:31 INFO  : 'ps7_init' command is executed.
17:39:31 INFO  : 'ps7_post_config' command is executed.
17:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:31 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:31 INFO  : Memory regions updated for context APU
17:39:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:32 INFO  : 'con' command is executed.
17:39:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:39:32 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
17:41:07 INFO  : Disconnected from the channel tcfchan#3.
17:41:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:41:08 INFO  : 'fpga -state' command is executed.
17:41:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:41:08 INFO  : 'jtag frequency' command is executed.
17:41:08 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
17:41:08 INFO  : Context for 'APU' is selected.
17:41:11 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
17:41:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:11 INFO  : Context for 'APU' is selected.
17:41:11 INFO  : 'stop' command is executed.
17:41:12 INFO  : 'ps7_init' command is executed.
17:41:12 INFO  : 'ps7_post_config' command is executed.
17:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:12 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:12 INFO  : Memory regions updated for context APU
17:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:12 INFO  : 'con' command is executed.
17:41:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:41:12 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
18:27:26 INFO  : Disconnected from the channel tcfchan#4.
18:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:27:27 INFO  : 'fpga -state' command is executed.
18:27:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:27:27 INFO  : 'jtag frequency' command is executed.
18:27:27 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
18:27:27 INFO  : Context for 'APU' is selected.
18:27:29 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
18:27:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:29 INFO  : Context for 'APU' is selected.
18:27:29 INFO  : 'stop' command is executed.
18:27:30 INFO  : 'ps7_init' command is executed.
18:27:30 INFO  : 'ps7_post_config' command is executed.
18:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:30 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:30 INFO  : Memory regions updated for context APU
18:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:31 INFO  : 'con' command is executed.
18:27:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:27:31 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
03:43:38 INFO  : Disconnected from the channel tcfchan#5.
03:43:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:43:39 INFO  : 'fpga -state' command is executed.
03:43:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:43:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:43:39 INFO  : 'jtag frequency' command is executed.
03:43:39 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
03:43:39 INFO  : Context for 'APU' is selected.
03:43:41 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
03:43:41 INFO  : 'configparams force-mem-access 1' command is executed.
03:43:41 INFO  : Context for 'APU' is selected.
03:43:42 INFO  : 'stop' command is executed.
03:43:42 INFO  : 'ps7_init' command is executed.
03:43:42 INFO  : 'ps7_post_config' command is executed.
03:43:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:43:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:42 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:43:42 INFO  : 'configparams force-mem-access 0' command is executed.
03:43:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:43:43 INFO  : Memory regions updated for context APU
03:43:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:43 INFO  : 'con' command is executed.
03:43:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:43:43 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
03:45:09 INFO  : Disconnected from the channel tcfchan#6.
03:45:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:45:11 INFO  : 'fpga -state' command is executed.
03:45:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:45:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:45:11 INFO  : 'jtag frequency' command is executed.
03:45:11 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
03:45:11 INFO  : Context for 'APU' is selected.
03:45:13 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
03:45:13 INFO  : 'configparams force-mem-access 1' command is executed.
03:45:13 INFO  : Context for 'APU' is selected.
03:45:13 INFO  : 'stop' command is executed.
03:45:14 INFO  : 'ps7_init' command is executed.
03:45:14 INFO  : 'ps7_post_config' command is executed.
03:45:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:45:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:45:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:45:14 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:45:14 INFO  : 'configparams force-mem-access 0' command is executed.
03:45:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:45:14 INFO  : Memory regions updated for context APU
03:45:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:45:14 INFO  : 'con' command is executed.
03:45:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:45:14 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
03:56:57 INFO  : Disconnected from the channel tcfchan#7.
03:56:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:56:58 INFO  : 'fpga -state' command is executed.
03:56:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:56:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:56:58 INFO  : 'jtag frequency' command is executed.
03:56:58 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
03:56:58 INFO  : Context for 'APU' is selected.
03:57:00 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
03:57:00 INFO  : 'configparams force-mem-access 1' command is executed.
03:57:00 INFO  : Context for 'APU' is selected.
03:57:00 INFO  : 'stop' command is executed.
03:57:01 INFO  : 'ps7_init' command is executed.
03:57:01 INFO  : 'ps7_post_config' command is executed.
03:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:01 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:57:01 INFO  : 'configparams force-mem-access 0' command is executed.
03:57:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:57:01 INFO  : Memory regions updated for context APU
03:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:02 INFO  : 'con' command is executed.
03:57:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:57:02 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
03:58:22 INFO  : Disconnected from the channel tcfchan#8.
03:58:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:58:23 INFO  : 'fpga -state' command is executed.
03:58:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:58:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:58:24 INFO  : 'jtag frequency' command is executed.
03:58:24 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
03:58:24 INFO  : Context for 'APU' is selected.
03:58:26 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
03:58:26 INFO  : 'configparams force-mem-access 1' command is executed.
03:58:26 INFO  : Context for 'APU' is selected.
03:58:26 INFO  : 'stop' command is executed.
03:58:27 INFO  : 'ps7_init' command is executed.
03:58:27 INFO  : 'ps7_post_config' command is executed.
03:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:58:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:58:27 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:58:27 INFO  : 'configparams force-mem-access 0' command is executed.
03:58:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:58:27 INFO  : Memory regions updated for context APU
03:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:58:28 INFO  : 'con' command is executed.
03:58:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:58:28 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
04:03:31 INFO  : Disconnected from the channel tcfchan#9.
04:03:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
04:03:32 INFO  : 'fpga -state' command is executed.
04:03:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:03:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
04:03:33 INFO  : 'jtag frequency' command is executed.
04:03:33 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
04:03:33 INFO  : Context for 'APU' is selected.
04:03:36 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
04:03:36 INFO  : 'configparams force-mem-access 1' command is executed.
04:03:36 INFO  : Context for 'APU' is selected.
04:03:36 INFO  : 'stop' command is executed.
04:03:37 INFO  : 'ps7_init' command is executed.
04:03:37 INFO  : 'ps7_post_config' command is executed.
04:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:03:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:03:37 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:03:37 INFO  : 'configparams force-mem-access 0' command is executed.
04:03:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:03:37 INFO  : Memory regions updated for context APU
04:03:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:03:38 INFO  : 'con' command is executed.
04:03:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

04:03:38 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
04:05:00 INFO  : Disconnected from the channel tcfchan#10.
04:05:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
04:05:01 INFO  : 'fpga -state' command is executed.
04:05:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:05:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
04:05:01 INFO  : 'jtag frequency' command is executed.
04:05:01 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
04:05:01 INFO  : Context for 'APU' is selected.
04:05:04 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
04:05:04 INFO  : 'configparams force-mem-access 1' command is executed.
04:05:04 INFO  : Context for 'APU' is selected.
04:05:04 INFO  : 'stop' command is executed.
04:05:05 INFO  : 'ps7_init' command is executed.
04:05:05 INFO  : 'ps7_post_config' command is executed.
04:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:05:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:05:05 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:05:05 INFO  : 'configparams force-mem-access 0' command is executed.
04:05:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:05:05 INFO  : Memory regions updated for context APU
04:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:05:05 INFO  : 'con' command is executed.
04:05:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

04:05:05 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
04:18:13 INFO  : Disconnected from the channel tcfchan#11.
04:18:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
04:18:14 INFO  : 'fpga -state' command is executed.
04:18:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:18:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
04:18:14 INFO  : 'jtag frequency' command is executed.
04:18:14 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
04:18:14 INFO  : Context for 'APU' is selected.
04:18:16 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
04:18:16 INFO  : 'configparams force-mem-access 1' command is executed.
04:18:16 INFO  : Context for 'APU' is selected.
04:18:16 INFO  : 'stop' command is executed.
04:18:17 INFO  : 'ps7_init' command is executed.
04:18:17 INFO  : 'ps7_post_config' command is executed.
04:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:18:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:18:17 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:18:17 INFO  : 'configparams force-mem-access 0' command is executed.
04:18:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:18:18 INFO  : Memory regions updated for context APU
04:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:18:18 INFO  : 'con' command is executed.
04:18:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

04:18:18 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
04:34:25 INFO  : Disconnected from the channel tcfchan#12.
04:34:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
04:34:27 INFO  : 'fpga -state' command is executed.
04:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:34:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
04:34:27 INFO  : 'jtag frequency' command is executed.
04:34:27 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
04:34:27 INFO  : Context for 'APU' is selected.
04:34:29 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
04:34:29 INFO  : 'configparams force-mem-access 1' command is executed.
04:34:29 INFO  : Context for 'APU' is selected.
04:34:29 INFO  : 'stop' command is executed.
04:34:30 INFO  : 'ps7_init' command is executed.
04:34:30 INFO  : 'ps7_post_config' command is executed.
04:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:34:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:34:30 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:34:30 INFO  : 'configparams force-mem-access 0' command is executed.
04:34:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:34:30 INFO  : Memory regions updated for context APU
04:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:34:30 INFO  : 'con' command is executed.
04:34:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

04:34:30 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
04:43:47 INFO  : Disconnected from the channel tcfchan#13.
04:43:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
04:43:48 INFO  : 'fpga -state' command is executed.
04:43:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:43:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
04:43:48 INFO  : 'jtag frequency' command is executed.
04:43:48 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
04:43:48 INFO  : Context for 'APU' is selected.
04:43:51 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
04:43:51 INFO  : 'configparams force-mem-access 1' command is executed.
04:43:51 INFO  : Context for 'APU' is selected.
04:43:51 INFO  : 'stop' command is executed.
04:43:51 INFO  : 'ps7_init' command is executed.
04:43:51 INFO  : 'ps7_post_config' command is executed.
04:43:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:43:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:43:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:43:52 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:43:52 INFO  : 'configparams force-mem-access 0' command is executed.
04:43:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:43:52 INFO  : Memory regions updated for context APU
04:43:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:43:52 INFO  : 'con' command is executed.
04:43:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

04:43:52 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
04:52:27 INFO  : Disconnected from the channel tcfchan#14.
04:52:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
04:52:28 INFO  : 'fpga -state' command is executed.
04:52:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:52:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
04:52:28 INFO  : 'jtag frequency' command is executed.
04:52:28 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
04:52:28 INFO  : Context for 'APU' is selected.
04:52:31 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
04:52:31 INFO  : 'configparams force-mem-access 1' command is executed.
04:52:31 INFO  : Context for 'APU' is selected.
04:52:31 INFO  : 'stop' command is executed.
04:52:31 INFO  : 'ps7_init' command is executed.
04:52:31 INFO  : 'ps7_post_config' command is executed.
04:52:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:52:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:52:32 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:52:32 INFO  : 'configparams force-mem-access 0' command is executed.
04:52:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:52:32 INFO  : Memory regions updated for context APU
04:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:52:32 INFO  : 'con' command is executed.
04:52:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

04:52:32 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
04:53:28 INFO  : Disconnected from the channel tcfchan#15.
04:53:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
04:53:29 INFO  : 'fpga -state' command is executed.
04:53:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:53:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
04:53:30 INFO  : 'jtag frequency' command is executed.
04:53:30 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
04:53:30 INFO  : Context for 'APU' is selected.
04:53:32 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
04:53:32 INFO  : 'configparams force-mem-access 1' command is executed.
04:53:32 INFO  : Context for 'APU' is selected.
04:53:32 INFO  : 'stop' command is executed.
04:53:32 INFO  : 'ps7_init' command is executed.
04:53:32 INFO  : 'ps7_post_config' command is executed.
04:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:53:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:53:33 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:53:33 INFO  : 'configparams force-mem-access 0' command is executed.
04:53:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:53:33 INFO  : Memory regions updated for context APU
04:53:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:53:33 INFO  : 'con' command is executed.
04:53:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

04:53:33 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
05:53:22 INFO  : Disconnected from the channel tcfchan#16.
05:53:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:53:23 INFO  : 'fpga -state' command is executed.
05:53:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:53:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
05:53:24 INFO  : 'jtag frequency' command is executed.
05:53:24 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
05:53:24 INFO  : Context for 'APU' is selected.
05:53:26 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
05:53:26 INFO  : 'configparams force-mem-access 1' command is executed.
05:53:26 INFO  : Context for 'APU' is selected.
05:53:26 INFO  : 'stop' command is executed.
05:53:27 INFO  : 'ps7_init' command is executed.
05:53:27 INFO  : 'ps7_post_config' command is executed.
05:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:53:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:53:27 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:53:27 INFO  : 'configparams force-mem-access 0' command is executed.
05:53:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

05:53:27 INFO  : Memory regions updated for context APU
05:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:53:27 INFO  : 'con' command is executed.
05:53:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

05:53:27 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
07:45:17 INFO  : Disconnected from the channel tcfchan#17.
07:45:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
07:45:18 INFO  : 'fpga -state' command is executed.
07:45:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:45:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
07:45:18 INFO  : 'jtag frequency' command is executed.
07:45:18 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
07:45:18 INFO  : Context for 'APU' is selected.
07:45:21 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
07:45:21 INFO  : 'configparams force-mem-access 1' command is executed.
07:45:21 INFO  : Context for 'APU' is selected.
07:45:21 INFO  : 'stop' command is executed.
07:45:22 INFO  : 'ps7_init' command is executed.
07:45:22 INFO  : 'ps7_post_config' command is executed.
07:45:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:45:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:45:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:45:22 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:45:22 INFO  : 'configparams force-mem-access 0' command is executed.
07:45:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:45:22 INFO  : Memory regions updated for context APU
07:45:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:45:22 INFO  : 'con' command is executed.
07:45:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

07:45:22 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
07:47:11 INFO  : Disconnected from the channel tcfchan#18.
07:47:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
07:47:12 INFO  : 'fpga -state' command is executed.
07:47:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:47:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
07:47:12 INFO  : 'jtag frequency' command is executed.
07:47:12 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
07:47:13 INFO  : Context for 'APU' is selected.
07:47:15 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
07:47:15 INFO  : 'configparams force-mem-access 1' command is executed.
07:47:15 INFO  : Context for 'APU' is selected.
07:47:15 INFO  : 'stop' command is executed.
07:47:15 INFO  : 'ps7_init' command is executed.
07:47:15 INFO  : 'ps7_post_config' command is executed.
07:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:47:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:47:16 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:47:16 INFO  : 'configparams force-mem-access 0' command is executed.
07:47:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:47:16 INFO  : Memory regions updated for context APU
07:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:47:16 INFO  : 'con' command is executed.
07:47:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

07:47:16 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
07:48:39 INFO  : Disconnected from the channel tcfchan#19.
07:48:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
07:48:40 INFO  : 'fpga -state' command is executed.
07:48:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:48:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
07:48:41 INFO  : 'jtag frequency' command is executed.
07:48:41 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
07:48:41 INFO  : Context for 'APU' is selected.
07:48:43 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
07:48:43 INFO  : 'configparams force-mem-access 1' command is executed.
07:48:43 INFO  : Context for 'APU' is selected.
07:48:43 INFO  : 'stop' command is executed.
07:48:44 INFO  : 'ps7_init' command is executed.
07:48:44 INFO  : 'ps7_post_config' command is executed.
07:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:48:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:48:44 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:48:44 INFO  : 'configparams force-mem-access 0' command is executed.
07:48:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:48:44 INFO  : Memory regions updated for context APU
07:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:48:44 INFO  : 'con' command is executed.
07:48:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

07:48:44 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
07:49:43 INFO  : Disconnected from the channel tcfchan#20.
07:49:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
07:49:44 INFO  : 'fpga -state' command is executed.
07:49:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:49:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
07:49:44 INFO  : 'jtag frequency' command is executed.
07:49:44 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
07:49:45 INFO  : Context for 'APU' is selected.
07:49:47 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
07:49:47 INFO  : 'configparams force-mem-access 1' command is executed.
07:49:47 INFO  : Context for 'APU' is selected.
07:49:47 INFO  : 'stop' command is executed.
07:49:48 INFO  : 'ps7_init' command is executed.
07:49:48 INFO  : 'ps7_post_config' command is executed.
07:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:49:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:49:48 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:49:48 INFO  : 'configparams force-mem-access 0' command is executed.
07:49:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:49:48 INFO  : Memory regions updated for context APU
07:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:49:48 INFO  : 'con' command is executed.
07:49:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

07:49:48 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
07:52:05 INFO  : Disconnected from the channel tcfchan#21.
07:52:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
07:52:06 INFO  : 'fpga -state' command is executed.
07:52:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:52:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
07:52:06 INFO  : 'jtag frequency' command is executed.
07:52:06 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
07:52:06 INFO  : Context for 'APU' is selected.
07:52:08 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
07:52:08 INFO  : 'configparams force-mem-access 1' command is executed.
07:52:08 INFO  : Context for 'APU' is selected.
07:52:08 INFO  : 'stop' command is executed.
07:52:08 INFO  : 'ps7_init' command is executed.
07:52:08 INFO  : 'ps7_post_config' command is executed.
07:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:52:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:52:09 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:52:09 INFO  : 'configparams force-mem-access 0' command is executed.
07:52:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:52:09 INFO  : Memory regions updated for context APU
07:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:52:09 INFO  : 'con' command is executed.
07:52:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

07:52:09 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
08:57:19 INFO  : Disconnected from the channel tcfchan#22.
08:57:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:57:20 INFO  : 'fpga -state' command is executed.
08:57:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:57:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:57:20 INFO  : 'jtag frequency' command is executed.
08:57:20 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
08:57:20 INFO  : Context for 'APU' is selected.
08:57:23 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
08:57:23 INFO  : 'configparams force-mem-access 1' command is executed.
08:57:23 INFO  : Context for 'APU' is selected.
08:57:23 INFO  : 'stop' command is executed.
08:57:23 INFO  : 'ps7_init' command is executed.
08:57:24 INFO  : 'ps7_post_config' command is executed.
08:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:57:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:57:24 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:57:24 INFO  : 'configparams force-mem-access 0' command is executed.
08:57:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:57:24 INFO  : Memory regions updated for context APU
08:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:57:24 INFO  : 'con' command is executed.
08:57:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:57:24 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
08:57:58 INFO  : Disconnected from the channel tcfchan#23.
08:58:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:58:00 INFO  : 'fpga -state' command is executed.
08:58:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:58:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:58:00 INFO  : 'jtag frequency' command is executed.
08:58:00 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
08:58:00 INFO  : Context for 'APU' is selected.
08:58:02 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
08:58:02 INFO  : 'configparams force-mem-access 1' command is executed.
08:58:02 INFO  : Context for 'APU' is selected.
08:58:02 INFO  : 'stop' command is executed.
08:58:03 INFO  : 'ps7_init' command is executed.
08:58:03 INFO  : 'ps7_post_config' command is executed.
08:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:58:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:58:03 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:58:03 INFO  : 'configparams force-mem-access 0' command is executed.
08:58:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:58:03 INFO  : Memory regions updated for context APU
08:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:58:03 INFO  : 'con' command is executed.
08:58:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:58:03 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
12:13:45 INFO  : Disconnected from the channel tcfchan#24.
12:13:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:13:46 INFO  : 'fpga -state' command is executed.
12:13:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:13:47 INFO  : 'jtag frequency' command is executed.
12:13:47 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
12:13:47 INFO  : Context for 'APU' is selected.
12:13:49 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
12:13:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:49 INFO  : Context for 'APU' is selected.
12:13:49 INFO  : 'stop' command is executed.
12:13:49 INFO  : 'ps7_init' command is executed.
12:13:49 INFO  : 'ps7_post_config' command is executed.
12:13:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:13:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:50 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:13:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:13:50 INFO  : Memory regions updated for context APU
12:13:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:50 INFO  : 'con' command is executed.
12:13:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:13:50 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
12:15:58 INFO  : Disconnected from the channel tcfchan#25.
07:05:49 INFO  : Registering command handlers for SDK TCF services
07:05:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\temp_xsdb_launch_script.tcl
07:05:54 INFO  : XSCT server has started successfully.
07:05:54 INFO  : Successfully done setting XSCT server connection channel  
07:05:56 INFO  : Successfully done setting SDK workspace  
07:05:56 INFO  : Processing command line option -hwspec C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top.hdf.
07:05:56 INFO  : Checking for hwspec changes in the project sys_top_hw_platform_0.
08:32:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:32:03 INFO  : 'fpga -state' command is executed.
08:32:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:32:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:32:04 INFO  : 'jtag frequency' command is executed.
08:32:04 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
08:32:04 INFO  : Context for 'APU' is selected.
08:32:04 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
08:32:04 INFO  : 'configparams force-mem-access 1' command is executed.
08:32:04 INFO  : Context for 'APU' is selected.
08:32:04 INFO  : 'stop' command is executed.
08:32:05 INFO  : 'ps7_init' command is executed.
08:32:05 INFO  : 'ps7_post_config' command is executed.
08:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:32:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:32:05 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:32:05 INFO  : 'configparams force-mem-access 0' command is executed.
08:32:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:32:05 INFO  : Memory regions updated for context APU
08:32:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:32:06 INFO  : 'con' command is executed.
08:32:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:32:06 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
08:34:36 INFO  : Disconnected from the channel tcfchan#1.
08:34:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:34:37 INFO  : 'fpga -state' command is executed.
08:34:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:34:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:34:37 INFO  : 'jtag frequency' command is executed.
08:34:37 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
08:34:37 INFO  : Context for 'APU' is selected.
08:34:40 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
08:34:40 INFO  : 'configparams force-mem-access 1' command is executed.
08:34:40 INFO  : Context for 'APU' is selected.
08:34:40 INFO  : 'stop' command is executed.
08:34:41 INFO  : 'ps7_init' command is executed.
08:34:41 INFO  : 'ps7_post_config' command is executed.
08:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:34:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:34:41 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:34:41 INFO  : 'configparams force-mem-access 0' command is executed.
08:34:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:34:42 INFO  : Memory regions updated for context APU
08:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:34:42 INFO  : 'con' command is executed.
08:34:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:34:42 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
08:46:23 INFO  : Disconnected from the channel tcfchan#2.
08:46:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:46:25 INFO  : 'fpga -state' command is executed.
08:46:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:46:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:46:25 INFO  : 'jtag frequency' command is executed.
08:46:25 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
08:46:25 INFO  : Context for 'APU' is selected.
08:46:28 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
08:46:28 INFO  : 'configparams force-mem-access 1' command is executed.
08:46:28 INFO  : Context for 'APU' is selected.
08:46:28 INFO  : 'stop' command is executed.
08:46:29 INFO  : 'ps7_init' command is executed.
08:46:29 INFO  : 'ps7_post_config' command is executed.
08:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:46:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:46:29 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:46:29 INFO  : 'configparams force-mem-access 0' command is executed.
08:46:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:46:29 INFO  : Memory regions updated for context APU
08:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:46:29 INFO  : 'con' command is executed.
08:46:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:46:29 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
08:47:18 INFO  : Disconnected from the channel tcfchan#3.
08:47:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:47:19 INFO  : 'fpga -state' command is executed.
08:47:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:47:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:47:20 INFO  : 'jtag frequency' command is executed.
08:47:20 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
08:47:20 INFO  : Context for 'APU' is selected.
08:47:22 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
08:47:22 INFO  : 'configparams force-mem-access 1' command is executed.
08:47:22 INFO  : Context for 'APU' is selected.
08:47:22 INFO  : 'stop' command is executed.
08:47:23 INFO  : 'ps7_init' command is executed.
08:47:23 INFO  : 'ps7_post_config' command is executed.
08:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:47:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:47:23 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:47:23 INFO  : 'configparams force-mem-access 0' command is executed.
08:47:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:47:23 INFO  : Memory regions updated for context APU
08:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:47:23 INFO  : 'con' command is executed.
08:47:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:47:23 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
08:55:23 INFO  : Disconnected from the channel tcfchan#4.
08:55:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:55:24 INFO  : 'fpga -state' command is executed.
08:55:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:55:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:55:24 INFO  : 'jtag frequency' command is executed.
08:55:24 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
08:55:24 INFO  : Context for 'APU' is selected.
08:55:26 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
08:55:26 INFO  : 'configparams force-mem-access 1' command is executed.
08:55:27 INFO  : Context for 'APU' is selected.
08:55:27 INFO  : 'stop' command is executed.
08:55:29 INFO  : 'ps7_init' command is executed.
08:55:29 INFO  : 'ps7_post_config' command is executed.
08:55:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:55:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:55:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:55:31 ERROR : Memory write error at 0x100000. AP transaction timeout
08:55:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
----------------End of Script----------------

08:55:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:55:45 INFO  : 'fpga -state' command is executed.
08:55:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:55:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:55:45 INFO  : 'jtag frequency' command is executed.
08:55:45 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
08:55:45 INFO  : Context for 'APU' is selected.
08:55:45 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
08:55:45 INFO  : 'configparams force-mem-access 1' command is executed.
08:55:45 INFO  : Context for 'APU' is selected.
08:55:45 INFO  : 'stop' command is executed.
08:55:45 ERROR : AP transaction error, DAP status f0000021
08:55:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

08:56:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:56:10 INFO  : 'fpga -state' command is executed.
08:56:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:56:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:56:10 INFO  : 'jtag frequency' command is executed.
08:56:10 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
08:56:10 INFO  : Context for 'APU' is selected.
08:56:10 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
08:56:10 INFO  : 'configparams force-mem-access 1' command is executed.
08:56:10 INFO  : Context for 'APU' is selected.
08:56:10 INFO  : 'stop' command is executed.
08:56:11 INFO  : 'ps7_init' command is executed.
08:56:11 INFO  : 'ps7_post_config' command is executed.
08:56:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:56:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:56:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:56:11 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:56:11 INFO  : 'configparams force-mem-access 0' command is executed.
08:56:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:56:11 INFO  : Memory regions updated for context APU
08:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:56:12 INFO  : Disconnected from the channel tcfchan#5.
08:56:12 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
08:56:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:56:13 INFO  : 'fpga -state' command is executed.
08:56:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:56:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:56:13 INFO  : 'jtag frequency' command is executed.
08:56:13 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
08:56:13 INFO  : Context for 'APU' is selected.
08:56:15 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
08:56:15 INFO  : 'configparams force-mem-access 1' command is executed.
08:56:16 INFO  : Context for 'APU' is selected.
08:56:16 INFO  : 'stop' command is executed.
08:56:16 INFO  : 'ps7_init' command is executed.
08:56:16 INFO  : 'ps7_post_config' command is executed.
08:56:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:56:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:56:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:56:16 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:56:16 INFO  : 'configparams force-mem-access 0' command is executed.
08:56:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:56:17 INFO  : Memory regions updated for context APU
08:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:56:17 INFO  : 'con' command is executed.
08:56:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:56:17 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
08:56:30 INFO  : Disconnected from the channel tcfchan#6.
08:56:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:56:31 INFO  : 'fpga -state' command is executed.
08:56:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:56:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:56:31 INFO  : 'jtag frequency' command is executed.
08:56:31 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
08:56:31 INFO  : Context for 'APU' is selected.
08:56:33 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
08:56:33 INFO  : 'configparams force-mem-access 1' command is executed.
08:56:34 INFO  : Context for 'APU' is selected.
08:56:34 INFO  : 'stop' command is executed.
08:56:34 INFO  : 'ps7_init' command is executed.
08:56:34 INFO  : 'ps7_post_config' command is executed.
08:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:56:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:56:35 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:56:35 INFO  : 'configparams force-mem-access 0' command is executed.
08:56:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:56:35 INFO  : Memory regions updated for context APU
08:56:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:56:35 INFO  : 'con' command is executed.
08:56:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:56:35 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
08:56:56 INFO  : Disconnected from the channel tcfchan#7.
09:03:11 INFO  : Registering command handlers for SDK TCF services
09:03:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\temp_xsdb_launch_script.tcl
09:03:15 INFO  : XSCT server has started successfully.
09:03:15 INFO  : Successfully done setting XSCT server connection channel  
09:03:16 INFO  : Successfully done setting SDK workspace  
09:03:16 INFO  : Processing command line option -hwspec C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top.hdf.
09:03:16 INFO  : Checking for hwspec changes in the project sys_top_hw_platform_0.
09:03:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:03:44 INFO  : 'fpga -state' command is executed.
09:03:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:03:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:03:45 INFO  : 'jtag frequency' command is executed.
09:03:45 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
09:03:45 INFO  : Context for 'APU' is selected.
09:03:45 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
09:03:45 INFO  : 'configparams force-mem-access 1' command is executed.
09:03:45 INFO  : Context for 'APU' is selected.
09:03:45 INFO  : 'stop' command is executed.
09:03:46 INFO  : 'ps7_init' command is executed.
09:03:46 INFO  : 'ps7_post_config' command is executed.
09:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:03:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:03:46 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:03:46 INFO  : 'configparams force-mem-access 0' command is executed.
09:03:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:03:46 INFO  : Memory regions updated for context APU
09:03:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:03:47 INFO  : 'con' command is executed.
09:03:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:03:47 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
09:29:35 INFO  : Disconnected from the channel tcfchan#1.
09:29:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:29:36 INFO  : 'fpga -state' command is executed.
09:29:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:29:36 INFO  : 'jtag frequency' command is executed.
09:29:36 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
09:29:36 INFO  : Context for 'APU' is selected.
09:29:38 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
09:29:38 INFO  : 'configparams force-mem-access 1' command is executed.
09:29:39 INFO  : Context for 'APU' is selected.
09:29:39 INFO  : 'stop' command is executed.
09:29:42 INFO  : 'ps7_init' command is executed.
09:29:42 INFO  : 'ps7_post_config' command is executed.
09:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:44 ERROR : Memory write error at 0x100000. AP transaction timeout
09:29:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
----------------End of Script----------------

09:30:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:30:07 INFO  : 'fpga -state' command is executed.
09:30:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:30:09 INFO  : 'jtag frequency' command is executed.
09:30:09 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
09:30:09 INFO  : Context for 'APU' is selected.
09:30:09 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
09:30:09 INFO  : 'configparams force-mem-access 1' command is executed.
09:30:09 INFO  : Context for 'APU' is selected.
09:30:10 INFO  : 'stop' command is executed.
09:30:10 ERROR : AP transaction error, DAP status f0000021
09:30:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

09:30:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:30:44 INFO  : 'fpga -state' command is executed.
09:30:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:30:44 INFO  : 'jtag frequency' command is executed.
09:30:44 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
09:30:44 INFO  : Context for 'APU' is selected.
09:30:44 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
09:30:44 INFO  : 'configparams force-mem-access 1' command is executed.
09:30:44 INFO  : Context for 'APU' is selected.
09:30:44 INFO  : 'stop' command is executed.
09:30:45 INFO  : 'ps7_init' command is executed.
09:30:45 INFO  : 'ps7_post_config' command is executed.
09:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:46 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:30:46 INFO  : 'configparams force-mem-access 0' command is executed.
09:30:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:30:46 INFO  : Memory regions updated for context APU
09:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:46 INFO  : 'con' command is executed.
09:30:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:30:46 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
09:31:14 INFO  : Disconnected from the channel tcfchan#2.
09:31:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:31:15 INFO  : 'fpga -state' command is executed.
09:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:31:15 INFO  : 'jtag frequency' command is executed.
09:31:15 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
09:31:15 INFO  : Context for 'APU' is selected.
09:31:17 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
09:31:17 INFO  : 'configparams force-mem-access 1' command is executed.
09:31:17 INFO  : Context for 'APU' is selected.
09:31:17 INFO  : 'stop' command is executed.
09:31:18 INFO  : 'ps7_init' command is executed.
09:31:18 INFO  : 'ps7_post_config' command is executed.
09:31:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:31:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:18 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:31:18 INFO  : 'configparams force-mem-access 0' command is executed.
09:31:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:31:18 INFO  : Memory regions updated for context APU
09:31:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:19 INFO  : 'con' command is executed.
09:31:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:31:19 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
09:31:43 INFO  : Disconnected from the channel tcfchan#3.
09:31:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:31:44 INFO  : 'fpga -state' command is executed.
09:31:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:31:44 INFO  : 'jtag frequency' command is executed.
09:31:44 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
09:31:44 INFO  : Context for 'APU' is selected.
09:31:47 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
09:31:47 INFO  : 'configparams force-mem-access 1' command is executed.
09:31:47 INFO  : Context for 'APU' is selected.
09:31:47 INFO  : 'stop' command is executed.
09:31:47 INFO  : 'ps7_init' command is executed.
09:31:47 INFO  : 'ps7_post_config' command is executed.
09:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:48 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:31:48 INFO  : 'configparams force-mem-access 0' command is executed.
09:31:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:31:48 INFO  : Memory regions updated for context APU
09:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:48 INFO  : 'con' command is executed.
09:31:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:31:48 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
09:43:59 INFO  : Disconnected from the channel tcfchan#4.
09:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:44:00 INFO  : 'fpga -state' command is executed.
09:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:44:00 INFO  : 'jtag frequency' command is executed.
09:44:00 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
09:44:00 INFO  : Context for 'APU' is selected.
09:44:03 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
09:44:03 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:03 INFO  : Context for 'APU' is selected.
09:44:03 INFO  : 'stop' command is executed.
09:44:05 INFO  : 'ps7_init' command is executed.
09:44:05 INFO  : 'ps7_post_config' command is executed.
09:44:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:08 ERROR : Memory write error at 0x100000. AP transaction timeout
09:44:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
----------------End of Script----------------

09:51:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:51:40 INFO  : 'fpga -state' command is executed.
09:51:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:51:40 INFO  : 'jtag frequency' command is executed.
09:51:40 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
09:51:40 INFO  : Context for 'APU' is selected.
09:51:40 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
09:51:40 INFO  : 'configparams force-mem-access 1' command is executed.
09:51:40 INFO  : Context for 'APU' is selected.
09:51:40 INFO  : 'stop' command is executed.
09:51:41 INFO  : 'ps7_init' command is executed.
09:51:41 INFO  : 'ps7_post_config' command is executed.
09:51:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:51:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:41 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:51:41 INFO  : 'configparams force-mem-access 0' command is executed.
09:51:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:51:41 INFO  : Memory regions updated for context APU
09:51:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:42 INFO  : 'con' command is executed.
09:51:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:51:42 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
09:52:16 INFO  : Disconnected from the channel tcfchan#5.
09:52:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:52:17 INFO  : 'fpga -state' command is executed.
09:52:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:52:17 INFO  : 'jtag frequency' command is executed.
09:52:17 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
09:52:17 INFO  : Context for 'APU' is selected.
09:52:19 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
09:52:19 INFO  : 'configparams force-mem-access 1' command is executed.
09:52:19 INFO  : Context for 'APU' is selected.
09:52:19 INFO  : 'stop' command is executed.
09:52:20 INFO  : 'ps7_init' command is executed.
09:52:20 INFO  : 'ps7_post_config' command is executed.
09:52:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:52:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:21 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:52:21 INFO  : 'configparams force-mem-access 0' command is executed.
09:52:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:52:21 INFO  : Memory regions updated for context APU
09:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:21 INFO  : 'con' command is executed.
09:52:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:52:21 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
10:32:16 INFO  : Disconnected from the channel tcfchan#6.
10:32:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:32:17 INFO  : 'fpga -state' command is executed.
10:32:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:32:18 INFO  : 'jtag frequency' command is executed.
10:32:18 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
10:32:18 INFO  : Context for 'APU' is selected.
10:32:20 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
10:32:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:32:20 INFO  : Context for 'APU' is selected.
10:32:20 INFO  : 'stop' command is executed.
10:32:21 INFO  : 'ps7_init' command is executed.
10:32:21 INFO  : 'ps7_post_config' command is executed.
10:32:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:32:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:21 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:32:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:32:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:32:21 INFO  : Memory regions updated for context APU
10:32:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:21 INFO  : 'con' command is executed.
10:32:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:32:21 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
10:33:29 INFO  : Disconnected from the channel tcfchan#7.
10:33:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:33:30 INFO  : 'fpga -state' command is executed.
10:33:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:33:30 INFO  : 'jtag frequency' command is executed.
10:33:30 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
10:33:30 INFO  : Context for 'APU' is selected.
10:33:33 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
10:33:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:33:33 INFO  : Context for 'APU' is selected.
10:33:33 INFO  : 'stop' command is executed.
10:33:34 INFO  : 'ps7_init' command is executed.
10:33:34 INFO  : 'ps7_post_config' command is executed.
10:33:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:33:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:34 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:34 INFO  : 'configparams force-mem-access 0' command is executed.
10:33:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:33:34 INFO  : Memory regions updated for context APU
10:33:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:34 INFO  : 'con' command is executed.
10:33:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:33:34 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
10:35:52 INFO  : Disconnected from the channel tcfchan#8.
10:35:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:35:53 INFO  : 'fpga -state' command is executed.
10:35:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:35:53 INFO  : 'jtag frequency' command is executed.
10:35:53 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
10:35:53 INFO  : Context for 'APU' is selected.
10:35:56 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
10:35:56 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:56 INFO  : Context for 'APU' is selected.
10:35:56 INFO  : 'stop' command is executed.
10:35:59 INFO  : 'ps7_init' command is executed.
10:35:59 INFO  : 'ps7_post_config' command is executed.
10:35:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:35:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:01 ERROR : Memory write error at 0x100000. AP transaction timeout
10:36:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
----------------End of Script----------------

10:36:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:36:37 INFO  : 'fpga -state' command is executed.
10:36:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:36:37 INFO  : 'jtag frequency' command is executed.
10:36:37 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
10:36:37 INFO  : Context for 'APU' is selected.
10:36:37 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
10:36:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:36:37 INFO  : Context for 'APU' is selected.
10:36:37 INFO  : 'stop' command is executed.
10:36:38 INFO  : 'ps7_init' command is executed.
10:36:38 INFO  : 'ps7_post_config' command is executed.
10:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:38 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:36:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:36:38 INFO  : Memory regions updated for context APU
10:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:38 INFO  : 'con' command is executed.
10:36:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:36:38 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
10:37:06 INFO  : Disconnected from the channel tcfchan#9.
10:37:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:37:07 INFO  : 'fpga -state' command is executed.
10:37:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:37:07 INFO  : 'jtag frequency' command is executed.
10:37:07 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
10:37:08 INFO  : Context for 'APU' is selected.
10:37:10 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
10:37:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:10 INFO  : Context for 'APU' is selected.
10:37:10 INFO  : 'stop' command is executed.
10:37:11 INFO  : 'ps7_init' command is executed.
10:37:11 INFO  : 'ps7_post_config' command is executed.
10:37:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:37:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:11 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:11 INFO  : Memory regions updated for context APU
10:37:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:11 INFO  : 'con' command is executed.
10:37:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:37:11 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
10:40:57 INFO  : Disconnected from the channel tcfchan#10.
10:40:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:40:58 INFO  : 'fpga -state' command is executed.
10:40:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:40:58 INFO  : 'jtag frequency' command is executed.
10:40:58 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
10:40:58 INFO  : Context for 'APU' is selected.
10:41:00 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
10:41:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:00 INFO  : Context for 'APU' is selected.
10:41:00 INFO  : 'stop' command is executed.
10:41:01 INFO  : 'ps7_init' command is executed.
10:41:01 INFO  : 'ps7_post_config' command is executed.
10:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:01 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:01 INFO  : Memory regions updated for context APU
10:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:01 INFO  : 'con' command is executed.
10:41:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:41:01 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
10:41:42 INFO  : Disconnected from the channel tcfchan#11.
10:41:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:41:44 INFO  : 'fpga -state' command is executed.
10:41:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:41:44 INFO  : 'jtag frequency' command is executed.
10:41:44 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
10:41:44 INFO  : Context for 'APU' is selected.
10:41:46 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
10:41:46 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:46 INFO  : Context for 'APU' is selected.
10:41:46 INFO  : 'stop' command is executed.
10:41:48 INFO  : 'ps7_init' command is executed.
10:41:48 INFO  : 'ps7_post_config' command is executed.
10:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:51 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
10:41:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
----------------End of Script----------------

10:42:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:42:15 INFO  : 'fpga -state' command is executed.
10:42:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:42:15 INFO  : 'jtag frequency' command is executed.
10:42:15 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
10:42:15 INFO  : Context for 'APU' is selected.
10:42:15 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
10:42:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:15 INFO  : Context for 'APU' is selected.
10:42:15 INFO  : 'stop' command is executed.
10:42:16 INFO  : 'ps7_init' command is executed.
10:42:16 INFO  : 'ps7_post_config' command is executed.
10:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:16 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:16 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:16 INFO  : Memory regions updated for context APU
10:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:17 INFO  : 'con' command is executed.
10:42:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:42:17 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
10:42:56 INFO  : Disconnected from the channel tcfchan#12.
10:42:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:42:57 INFO  : 'fpga -state' command is executed.
10:42:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:42:58 INFO  : 'jtag frequency' command is executed.
10:42:58 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
10:42:58 INFO  : Context for 'APU' is selected.
10:43:00 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
10:43:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:00 INFO  : Context for 'APU' is selected.
10:43:00 INFO  : 'stop' command is executed.
10:43:00 INFO  : 'ps7_init' command is executed.
10:43:00 INFO  : 'ps7_post_config' command is executed.
10:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:01 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:43:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:43:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:43:01 INFO  : Memory regions updated for context APU
10:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:01 INFO  : 'con' command is executed.
10:43:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:43:01 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
10:44:43 INFO  : Disconnected from the channel tcfchan#13.
10:44:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:44:44 INFO  : 'fpga -state' command is executed.
10:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:44:45 INFO  : 'jtag frequency' command is executed.
10:44:45 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
10:44:45 INFO  : Context for 'APU' is selected.
10:44:48 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
10:44:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:48 INFO  : Context for 'APU' is selected.
10:44:48 INFO  : 'stop' command is executed.
10:44:48 INFO  : 'ps7_init' command is executed.
10:44:48 INFO  : 'ps7_post_config' command is executed.
10:44:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:44:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:49 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:49 INFO  : Memory regions updated for context APU
10:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:49 INFO  : 'con' command is executed.
10:44:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:44:49 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
10:45:33 INFO  : Disconnected from the channel tcfchan#14.
10:45:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:45:34 INFO  : 'fpga -state' command is executed.
10:45:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:45:34 INFO  : 'jtag frequency' command is executed.
10:45:34 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
10:45:34 INFO  : Context for 'APU' is selected.
10:45:37 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
10:45:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:37 INFO  : Context for 'APU' is selected.
10:45:37 INFO  : 'stop' command is executed.
10:45:37 INFO  : 'ps7_init' command is executed.
10:45:37 INFO  : 'ps7_post_config' command is executed.
10:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:38 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:45:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/enet_test/Debug/enet_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:45:38 INFO  : Memory regions updated for context APU
10:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:38 INFO  : 'con' command is executed.
10:45:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:45:38 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_enet_test.elf_on_local.tcl'
10:46:01 INFO  : Disconnected from the channel tcfchan#15.
10:46:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:46:02 INFO  : 'fpga -state' command is executed.
10:46:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:46:02 INFO  : 'jtag frequency' command is executed.
10:46:02 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
10:46:02 INFO  : Context for 'APU' is selected.
10:46:04 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
10:46:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:04 INFO  : Context for 'APU' is selected.
10:46:05 INFO  : 'stop' command is executed.
10:46:05 INFO  : 'ps7_init' command is executed.
10:46:05 INFO  : 'ps7_post_config' command is executed.
10:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:06 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:46:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:46:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:46:06 INFO  : Memory regions updated for context APU
10:46:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:06 INFO  : 'con' command is executed.
10:46:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:46:06 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
10:47:47 INFO  : Disconnected from the channel tcfchan#16.
10:47:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:47:48 INFO  : 'fpga -state' command is executed.
10:47:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:47:48 INFO  : 'jtag frequency' command is executed.
10:47:48 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
10:47:48 INFO  : Context for 'APU' is selected.
10:47:51 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
10:47:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:47:51 INFO  : Context for 'APU' is selected.
10:47:51 INFO  : 'stop' command is executed.
10:47:51 INFO  : 'ps7_init' command is executed.
10:47:51 INFO  : 'ps7_post_config' command is executed.
10:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:52 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:47:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:47:52 INFO  : Memory regions updated for context APU
10:47:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:52 INFO  : 'con' command is executed.
10:47:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:47:52 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
10:49:14 INFO  : Disconnected from the channel tcfchan#17.
10:49:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:49:16 INFO  : 'fpga -state' command is executed.
10:49:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:49:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:49:16 INFO  : 'jtag frequency' command is executed.
10:49:16 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
10:49:16 INFO  : Context for 'APU' is selected.
10:49:18 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
10:49:18 INFO  : 'configparams force-mem-access 1' command is executed.
10:49:18 INFO  : Context for 'APU' is selected.
10:49:18 INFO  : 'stop' command is executed.
10:49:19 INFO  : 'ps7_init' command is executed.
10:49:19 INFO  : 'ps7_post_config' command is executed.
10:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:19 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:49:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:49:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:49:19 INFO  : Memory regions updated for context APU
10:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:20 INFO  : 'con' command is executed.
10:49:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:49:20 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
10:50:48 INFO  : Disconnected from the channel tcfchan#18.
10:50:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:50:49 INFO  : 'fpga -state' command is executed.
10:50:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:50:49 INFO  : 'jtag frequency' command is executed.
10:50:49 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
10:50:49 INFO  : Context for 'APU' is selected.
10:50:52 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
10:50:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:50:52 INFO  : Context for 'APU' is selected.
10:50:52 INFO  : 'stop' command is executed.
10:50:53 INFO  : 'ps7_init' command is executed.
10:50:53 INFO  : 'ps7_post_config' command is executed.
10:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:53 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:50:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:50:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:50:53 INFO  : Memory regions updated for context APU
10:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:53 INFO  : 'con' command is executed.
10:50:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:50:53 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
10:51:25 INFO  : Disconnected from the channel tcfchan#19.
10:51:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:51:26 INFO  : 'fpga -state' command is executed.
10:51:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:51:26 INFO  : 'jtag frequency' command is executed.
10:51:26 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
10:51:26 INFO  : Context for 'APU' is selected.
10:51:28 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
10:51:28 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:28 INFO  : Context for 'APU' is selected.
10:51:28 INFO  : 'stop' command is executed.
10:51:32 INFO  : 'ps7_init' command is executed.
10:51:32 INFO  : 'ps7_post_config' command is executed.
10:51:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:51:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:34 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
10:51:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
----------------End of Script----------------

10:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:55:18 INFO  : 'fpga -state' command is executed.
10:55:22 INFO  : Memory regions updated for context APU
10:55:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:55:57 INFO  : 'fpga -state' command is executed.
10:55:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:55:57 INFO  : 'jtag frequency' command is executed.
10:55:57 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl' is done.
10:55:57 INFO  : Context for 'APU' is selected.
10:55:57 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf'.
10:55:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:57 INFO  : Context for 'APU' is selected.
10:55:57 INFO  : 'stop' command is executed.
10:55:58 INFO  : 'ps7_init' command is executed.
10:55:58 INFO  : 'ps7_post_config' command is executed.
10:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:59 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/sys_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_test/nicap_test.sdk/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:59 INFO  : Memory regions updated for context APU
10:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:59 INFO  : 'con' command is executed.
10:55:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:55:59 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_test\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
11:03:07 INFO  : Disconnected from the channel tcfchan#20.
13:50:01 INFO  : Registering command handlers for SDK TCF services
13:50:02 INFO  : Launching XSCT server: xsct.bat -interactive C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\temp_xsdb_launch_script.tcl
13:50:05 INFO  : XSCT server has started successfully.
13:50:07 INFO  : Successfully done setting XSCT server connection channel  
13:50:07 INFO  : Successfully done setting SDK workspace  
13:50:07 INFO  : Processing command line option -hwspec C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top.hdf.
13:53:51 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:398)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:481)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:242)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:895)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:930)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:905)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1078)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:55)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:282)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:264)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:494)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:488)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:433)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem.handleWidgetSelection(AbstractContributionItem.java:454)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem$3.handleEvent(AbstractContributionItem.java:482)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4228)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3816)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
Caused by: java.lang.NullPointerException
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
13:57:43 INFO  : Refreshed build settings on project zyncap_extend
05:00:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:00:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:00:31 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
05:01:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:01:45 INFO  : 'fpga -state' command is executed.
05:01:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:01:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
05:01:45 INFO  : 'jtag frequency' command is executed.
05:01:45 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
05:01:46 INFO  : Context for 'APU' is selected.
05:01:46 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
05:01:46 INFO  : 'configparams force-mem-access 1' command is executed.
05:01:46 INFO  : Context for 'APU' is selected.
05:01:46 INFO  : 'stop' command is executed.
05:01:47 INFO  : 'ps7_init' command is executed.
05:01:47 INFO  : 'ps7_post_config' command is executed.
05:01:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:01:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:01:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:01:47 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:01:47 INFO  : 'configparams force-mem-access 0' command is executed.
05:01:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

05:01:47 INFO  : Memory regions updated for context APU
05:01:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:01:48 INFO  : 'con' command is executed.
05:01:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

05:01:48 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
05:09:07 INFO  : Disconnected from the channel tcfchan#1.
05:09:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:09:09 INFO  : 'fpga -state' command is executed.
05:09:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:09:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
05:09:09 INFO  : 'jtag frequency' command is executed.
05:09:09 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
05:09:09 INFO  : Context for 'APU' is selected.
05:09:09 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
05:09:09 INFO  : 'configparams force-mem-access 1' command is executed.
05:09:09 INFO  : Context for 'APU' is selected.
05:09:09 INFO  : 'stop' command is executed.
05:09:10 INFO  : 'ps7_init' command is executed.
05:09:10 INFO  : 'ps7_post_config' command is executed.
05:09:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:09:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:09:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:09:11 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:09:11 INFO  : 'configparams force-mem-access 0' command is executed.
05:09:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

05:09:11 INFO  : Memory regions updated for context APU
05:09:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:09:11 INFO  : 'con' command is executed.
05:09:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

05:09:11 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
05:09:54 INFO  : Disconnected from the channel tcfchan#2.
05:09:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:09:56 INFO  : 'fpga -state' command is executed.
05:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:09:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
05:09:56 INFO  : 'jtag frequency' command is executed.
05:09:56 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
05:09:56 INFO  : Context for 'APU' is selected.
05:09:56 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
05:09:56 INFO  : 'configparams force-mem-access 1' command is executed.
05:09:56 INFO  : Context for 'APU' is selected.
05:09:56 INFO  : 'stop' command is executed.
05:09:59 INFO  : 'ps7_init' command is executed.
05:09:59 INFO  : 'ps7_post_config' command is executed.
05:09:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:09:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:09:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:10:02 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
05:10:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
----------------End of Script----------------

05:10:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:10:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:10:19 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
05:10:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:10:36 INFO  : 'fpga -state' command is executed.
05:10:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:10:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
05:10:36 INFO  : 'jtag frequency' command is executed.
05:10:36 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
05:10:36 INFO  : Context for 'APU' is selected.
05:10:36 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
05:10:36 INFO  : 'configparams force-mem-access 1' command is executed.
05:10:36 INFO  : Context for 'APU' is selected.
05:10:37 INFO  : 'stop' command is executed.
05:10:38 INFO  : 'ps7_init' command is executed.
05:10:38 INFO  : 'ps7_post_config' command is executed.
05:10:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:10:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:10:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:10:38 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:10:38 INFO  : 'configparams force-mem-access 0' command is executed.
05:10:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

05:10:38 INFO  : Memory regions updated for context APU
05:10:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:10:39 INFO  : 'con' command is executed.
05:10:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

05:10:39 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
05:19:27 INFO  : Disconnected from the channel tcfchan#3.
05:19:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:19:28 INFO  : 'fpga -state' command is executed.
05:19:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:19:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
05:19:29 INFO  : 'jtag frequency' command is executed.
05:19:29 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
05:19:29 INFO  : Context for 'APU' is selected.
05:19:29 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
05:19:29 INFO  : 'configparams force-mem-access 1' command is executed.
05:19:29 INFO  : Context for 'APU' is selected.
05:19:29 INFO  : 'stop' command is executed.
05:19:30 INFO  : 'ps7_init' command is executed.
05:19:30 INFO  : 'ps7_post_config' command is executed.
05:19:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:19:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:19:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:19:31 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:19:31 INFO  : 'configparams force-mem-access 0' command is executed.
05:19:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

05:19:31 INFO  : Memory regions updated for context APU
05:19:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:19:31 INFO  : 'con' command is executed.
05:19:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

05:19:31 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
05:21:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:21:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:21:40 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
05:22:16 INFO  : Disconnected from the channel tcfchan#4.
05:22:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:22:17 INFO  : 'fpga -state' command is executed.
05:22:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:22:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
05:22:17 INFO  : 'jtag frequency' command is executed.
05:22:17 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
05:22:17 INFO  : Context for 'APU' is selected.
05:22:17 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
05:22:17 INFO  : 'configparams force-mem-access 1' command is executed.
05:22:17 INFO  : Context for 'APU' is selected.
05:22:18 INFO  : 'stop' command is executed.
05:22:20 INFO  : 'ps7_init' command is executed.
05:22:20 INFO  : 'ps7_post_config' command is executed.
05:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:22:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:22:22 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
05:22:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
----------------End of Script----------------

05:22:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:22:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:22:39 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
05:22:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:22:46 INFO  : 'fpga -state' command is executed.
05:22:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:22:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
05:22:46 INFO  : 'jtag frequency' command is executed.
05:22:46 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
05:22:46 INFO  : Context for 'APU' is selected.
05:22:46 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
05:22:46 INFO  : 'configparams force-mem-access 1' command is executed.
05:22:46 INFO  : Context for 'APU' is selected.
05:22:46 INFO  : 'stop' command is executed.
05:22:48 INFO  : 'ps7_init' command is executed.
05:22:48 INFO  : 'ps7_post_config' command is executed.
05:22:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:22:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:22:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:22:49 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:22:49 INFO  : 'configparams force-mem-access 0' command is executed.
05:22:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

05:22:49 INFO  : Memory regions updated for context APU
05:22:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:22:49 INFO  : 'con' command is executed.
05:22:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

05:22:49 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
05:29:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:29:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:29:31 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
05:29:39 INFO  : Disconnected from the channel tcfchan#5.
05:29:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:29:40 INFO  : 'fpga -state' command is executed.
05:29:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:29:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
05:29:40 INFO  : 'jtag frequency' command is executed.
05:29:40 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
05:29:40 INFO  : Context for 'APU' is selected.
05:29:40 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
05:29:40 INFO  : 'configparams force-mem-access 1' command is executed.
05:29:40 INFO  : Context for 'APU' is selected.
05:29:40 INFO  : 'stop' command is executed.
05:29:41 INFO  : 'ps7_init' command is executed.
05:29:41 INFO  : 'ps7_post_config' command is executed.
05:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:29:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:29:42 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:29:42 INFO  : 'configparams force-mem-access 0' command is executed.
05:29:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

05:29:42 INFO  : Memory regions updated for context APU
05:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:29:42 INFO  : 'con' command is executed.
05:29:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

05:29:42 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
05:31:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:31:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:31:09 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
05:31:45 INFO  : Disconnected from the channel tcfchan#6.
05:31:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:31:46 INFO  : 'fpga -state' command is executed.
05:31:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:31:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
05:31:47 INFO  : 'jtag frequency' command is executed.
05:31:47 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
05:31:47 INFO  : Context for 'APU' is selected.
05:31:47 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
05:31:47 INFO  : 'configparams force-mem-access 1' command is executed.
05:31:47 INFO  : Context for 'APU' is selected.
05:31:47 INFO  : 'stop' command is executed.
05:31:48 INFO  : 'ps7_init' command is executed.
05:31:48 INFO  : 'ps7_post_config' command is executed.
05:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:31:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:31:49 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:31:49 INFO  : 'configparams force-mem-access 0' command is executed.
05:31:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

05:31:49 INFO  : Memory regions updated for context APU
05:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:31:49 INFO  : 'con' command is executed.
05:31:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

05:31:49 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
05:33:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:33:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:33:15 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
05:34:43 INFO  : Disconnected from the channel tcfchan#7.
05:34:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:34:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
05:34:44 INFO  : 'jtag frequency' command is executed.
05:34:44 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
05:34:44 INFO  : Context for 'APU' is selected.
05:34:44 INFO  : System reset is completed.
05:34:47 INFO  : 'after 3000' command is executed.
05:34:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:34:50 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
05:34:50 INFO  : Context for 'APU' is selected.
05:34:50 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
05:34:50 INFO  : 'configparams force-mem-access 1' command is executed.
05:34:50 INFO  : Context for 'APU' is selected.
05:34:51 INFO  : 'ps7_init' command is executed.
05:34:51 INFO  : 'ps7_post_config' command is executed.
05:34:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:34:52 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:34:52 INFO  : 'configparams force-mem-access 0' command is executed.
05:34:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

05:34:52 INFO  : Memory regions updated for context APU
05:34:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:34:52 INFO  : 'con' command is executed.
05:34:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

05:34:52 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
05:36:09 INFO  : Disconnected from the channel tcfchan#8.
05:36:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:36:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
05:36:11 INFO  : 'jtag frequency' command is executed.
05:36:11 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
05:36:11 INFO  : Context for 'APU' is selected.
05:36:11 INFO  : System reset is completed.
05:36:14 INFO  : 'after 3000' command is executed.
05:36:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:36:16 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
05:36:17 INFO  : Context for 'APU' is selected.
05:36:17 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
05:36:17 INFO  : 'configparams force-mem-access 1' command is executed.
05:36:17 INFO  : Context for 'APU' is selected.
05:36:18 INFO  : 'ps7_init' command is executed.
05:36:18 INFO  : 'ps7_post_config' command is executed.
05:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:36:18 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:36:18 INFO  : 'configparams force-mem-access 0' command is executed.
05:36:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

05:36:18 INFO  : Memory regions updated for context APU
05:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:36:18 INFO  : 'con' command is executed.
05:36:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

05:36:18 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
05:42:45 INFO  : Disconnected from the channel tcfchan#9.
05:42:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:42:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
05:42:46 INFO  : 'jtag frequency' command is executed.
05:42:46 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
05:42:47 INFO  : Context for 'APU' is selected.
05:42:47 INFO  : System reset is completed.
05:42:50 INFO  : 'after 3000' command is executed.
05:42:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:42:52 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
05:42:52 INFO  : Context for 'APU' is selected.
05:42:52 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
05:42:52 INFO  : 'configparams force-mem-access 1' command is executed.
05:42:52 INFO  : Context for 'APU' is selected.
05:42:53 INFO  : 'ps7_init' command is executed.
05:42:53 INFO  : 'ps7_post_config' command is executed.
05:42:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:42:54 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:42:54 INFO  : 'configparams force-mem-access 0' command is executed.
05:42:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

05:42:54 INFO  : Memory regions updated for context APU
05:42:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:42:54 INFO  : 'con' command is executed.
05:42:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

05:42:54 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
06:10:36 INFO  : Disconnected from the channel tcfchan#10.
06:10:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:10:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
06:10:37 INFO  : 'jtag frequency' command is executed.
06:10:37 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
06:10:37 INFO  : Context for 'APU' is selected.
06:10:37 INFO  : System reset is completed.
06:10:40 INFO  : 'after 3000' command is executed.
06:10:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
06:10:43 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
06:10:43 INFO  : Context for 'APU' is selected.
06:10:43 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
06:10:43 INFO  : 'configparams force-mem-access 1' command is executed.
06:10:43 INFO  : Context for 'APU' is selected.
06:10:44 INFO  : 'ps7_init' command is executed.
06:10:44 INFO  : 'ps7_post_config' command is executed.
06:10:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:10:44 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:10:44 INFO  : 'configparams force-mem-access 0' command is executed.
06:10:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

06:10:44 INFO  : Memory regions updated for context APU
06:10:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:10:44 INFO  : 'con' command is executed.
06:10:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

06:10:44 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
07:34:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553585639724,  Project:1553191292888
07:34:02 INFO  : Project sys_top_hw_platform_1's source hardware specification located at C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:34:08 INFO  : Copied contents of C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top.hdf into \sys_top_hw_platform_1\system.hdf.
07:34:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:34:16 INFO  : 
07:34:17 INFO  : Updating hardware inferred compiler options for zyncap_extend.
07:34:17 INFO  : Clearing existing target manager status.
07:34:17 WARN  : Given IPC port value is invalid. Using default port 2350
07:34:17 WARN  : Given XMD timeout value is invalid. Using default value of 50000
07:34:19 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
07:34:19 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_1
07:34:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:34:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:35:27 INFO  : Disconnected from the channel tcfchan#11.
07:35:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:35:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
07:35:35 INFO  : 'jtag frequency' command is executed.
07:35:35 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
07:35:35 INFO  : Context for 'APU' is selected.
07:35:35 INFO  : System reset is completed.
07:35:38 INFO  : 'after 3000' command is executed.
07:35:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
07:35:40 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
07:35:40 INFO  : Context for 'APU' is selected.
07:35:40 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
07:35:40 INFO  : 'configparams force-mem-access 1' command is executed.
07:35:41 INFO  : Context for 'APU' is selected.
07:35:42 INFO  : 'ps7_init' command is executed.
07:35:42 INFO  : 'ps7_post_config' command is executed.
07:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:35:42 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:35:42 INFO  : 'configparams force-mem-access 0' command is executed.
07:35:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

07:35:42 INFO  : Memory regions updated for context APU
07:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:35:42 INFO  : 'con' command is executed.
07:35:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

07:35:42 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
07:47:36 INFO  : Disconnected from the channel tcfchan#12.
07:47:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:47:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
07:47:37 INFO  : 'jtag frequency' command is executed.
07:47:37 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
07:47:37 INFO  : Context for 'APU' is selected.
07:47:37 INFO  : System reset is completed.
07:47:40 INFO  : 'after 3000' command is executed.
07:47:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
07:47:43 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
07:47:43 INFO  : Context for 'APU' is selected.
07:47:43 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
07:47:43 INFO  : 'configparams force-mem-access 1' command is executed.
07:47:43 INFO  : Context for 'APU' is selected.
07:47:44 INFO  : 'ps7_init' command is executed.
07:47:44 INFO  : 'ps7_post_config' command is executed.
07:47:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:47:44 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:47:44 INFO  : 'configparams force-mem-access 0' command is executed.
07:47:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

07:47:45 INFO  : Memory regions updated for context APU
07:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:47:45 INFO  : 'con' command is executed.
07:47:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

07:47:45 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
07:48:59 INFO  : Disconnected from the channel tcfchan#13.
07:49:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:49:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
07:49:01 INFO  : 'jtag frequency' command is executed.
07:49:01 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
07:49:01 INFO  : Context for 'APU' is selected.
07:49:01 INFO  : System reset is completed.
07:49:04 INFO  : 'after 3000' command is executed.
07:49:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
07:49:06 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
07:49:07 INFO  : Context for 'APU' is selected.
07:49:07 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
07:49:07 INFO  : 'configparams force-mem-access 1' command is executed.
07:49:07 INFO  : Context for 'APU' is selected.
07:49:07 INFO  : 'ps7_init' command is executed.
07:49:07 INFO  : 'ps7_post_config' command is executed.
07:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:49:08 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:49:08 INFO  : 'configparams force-mem-access 0' command is executed.
07:49:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

07:49:08 INFO  : Memory regions updated for context APU
07:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:49:08 INFO  : 'con' command is executed.
07:49:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

07:49:08 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
07:50:33 INFO  : Disconnected from the channel tcfchan#14.
07:50:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:50:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
07:50:34 INFO  : 'jtag frequency' command is executed.
07:50:34 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
07:50:34 INFO  : Context for 'APU' is selected.
07:50:34 INFO  : System reset is completed.
07:50:37 INFO  : 'after 3000' command is executed.
07:50:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
07:50:40 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
07:50:40 INFO  : Context for 'APU' is selected.
07:50:40 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
07:50:40 INFO  : 'configparams force-mem-access 1' command is executed.
07:50:40 INFO  : Context for 'APU' is selected.
07:50:41 INFO  : 'ps7_init' command is executed.
07:50:41 INFO  : 'ps7_post_config' command is executed.
07:50:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:50:41 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:50:41 INFO  : 'configparams force-mem-access 0' command is executed.
07:50:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

07:50:41 INFO  : Memory regions updated for context APU
07:50:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:50:41 INFO  : 'con' command is executed.
07:50:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

07:50:41 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
07:53:42 INFO  : Disconnected from the channel tcfchan#15.
07:53:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:53:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
07:53:43 INFO  : 'jtag frequency' command is executed.
07:53:43 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
07:53:43 INFO  : Context for 'APU' is selected.
07:53:43 INFO  : System reset is completed.
07:53:46 INFO  : 'after 3000' command is executed.
07:53:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
07:53:49 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
07:53:49 INFO  : Context for 'APU' is selected.
07:53:49 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
07:53:49 INFO  : 'configparams force-mem-access 1' command is executed.
07:53:49 INFO  : Context for 'APU' is selected.
07:53:50 INFO  : 'ps7_init' command is executed.
07:53:50 INFO  : 'ps7_post_config' command is executed.
07:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:53:51 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:53:51 INFO  : 'configparams force-mem-access 0' command is executed.
07:53:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

07:53:51 INFO  : Memory regions updated for context APU
07:53:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:53:51 INFO  : 'con' command is executed.
07:53:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

07:53:51 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
08:03:52 INFO  : Disconnected from the channel tcfchan#16.
08:03:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:03:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:03:53 INFO  : 'jtag frequency' command is executed.
08:03:53 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
08:03:53 INFO  : Context for 'APU' is selected.
08:03:53 INFO  : System reset is completed.
08:03:56 INFO  : 'after 3000' command is executed.
08:03:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:03:59 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
08:03:59 INFO  : Context for 'APU' is selected.
08:03:59 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
08:03:59 INFO  : 'configparams force-mem-access 1' command is executed.
08:03:59 INFO  : Context for 'APU' is selected.
08:04:00 INFO  : 'ps7_init' command is executed.
08:04:00 INFO  : 'ps7_post_config' command is executed.
08:04:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:04:01 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:04:01 INFO  : 'configparams force-mem-access 0' command is executed.
08:04:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

08:04:01 INFO  : Memory regions updated for context APU
08:04:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:04:01 INFO  : 'con' command is executed.
08:04:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:04:01 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
08:05:21 INFO  : Disconnected from the channel tcfchan#17.
08:05:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:05:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:05:22 INFO  : 'jtag frequency' command is executed.
08:05:22 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
08:05:22 INFO  : Context for 'APU' is selected.
08:05:22 INFO  : System reset is completed.
08:05:25 INFO  : 'after 3000' command is executed.
08:05:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:05:28 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
08:05:28 INFO  : Context for 'APU' is selected.
08:05:28 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
08:05:28 INFO  : 'configparams force-mem-access 1' command is executed.
08:05:28 INFO  : Context for 'APU' is selected.
08:05:29 INFO  : 'ps7_init' command is executed.
08:05:29 INFO  : 'ps7_post_config' command is executed.
08:05:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:05:30 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:05:30 INFO  : 'configparams force-mem-access 0' command is executed.
08:05:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

08:05:30 INFO  : Memory regions updated for context APU
08:05:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:05:30 INFO  : 'con' command is executed.
08:05:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:05:30 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
08:07:11 INFO  : Disconnected from the channel tcfchan#18.
08:07:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:07:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:07:13 INFO  : 'jtag frequency' command is executed.
08:07:13 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
08:07:13 INFO  : Context for 'APU' is selected.
08:07:13 INFO  : System reset is completed.
08:07:16 INFO  : 'after 3000' command is executed.
08:07:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:07:18 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
08:07:19 INFO  : Context for 'APU' is selected.
08:07:19 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
08:07:19 INFO  : 'configparams force-mem-access 1' command is executed.
08:07:19 INFO  : Context for 'APU' is selected.
08:07:20 INFO  : 'ps7_init' command is executed.
08:07:20 INFO  : 'ps7_post_config' command is executed.
08:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:07:20 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:07:20 INFO  : 'configparams force-mem-access 0' command is executed.
08:07:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

08:07:20 INFO  : Memory regions updated for context APU
08:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:07:20 INFO  : 'con' command is executed.
08:07:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:07:20 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
08:11:06 INFO  : Disconnected from the channel tcfchan#19.
08:11:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:11:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:11:08 INFO  : 'jtag frequency' command is executed.
08:11:08 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
08:11:08 INFO  : Context for 'APU' is selected.
08:11:08 INFO  : System reset is completed.
08:11:11 INFO  : 'after 3000' command is executed.
08:11:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:11:14 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
08:11:14 INFO  : Context for 'APU' is selected.
08:11:14 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
08:11:14 INFO  : 'configparams force-mem-access 1' command is executed.
08:11:14 INFO  : Context for 'APU' is selected.
08:11:15 INFO  : 'ps7_init' command is executed.
08:11:15 INFO  : 'ps7_post_config' command is executed.
08:11:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:11:15 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:11:15 INFO  : 'configparams force-mem-access 0' command is executed.
08:11:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

08:11:15 INFO  : Memory regions updated for context APU
08:11:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:11:16 INFO  : 'con' command is executed.
08:11:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:11:16 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
08:12:45 INFO  : Disconnected from the channel tcfchan#20.
08:12:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:12:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:12:46 INFO  : 'jtag frequency' command is executed.
08:12:46 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
08:12:46 INFO  : Context for 'APU' is selected.
08:12:46 INFO  : System reset is completed.
08:12:49 INFO  : 'after 3000' command is executed.
08:12:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:12:52 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
08:12:52 INFO  : Context for 'APU' is selected.
08:12:52 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
08:12:52 INFO  : 'configparams force-mem-access 1' command is executed.
08:12:52 INFO  : Context for 'APU' is selected.
08:12:53 INFO  : 'ps7_init' command is executed.
08:12:53 INFO  : 'ps7_post_config' command is executed.
08:12:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:12:53 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:12:53 INFO  : 'configparams force-mem-access 0' command is executed.
08:12:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

08:12:53 INFO  : Memory regions updated for context APU
08:12:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:12:54 INFO  : 'con' command is executed.
08:12:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:12:54 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
08:15:07 INFO  : Disconnected from the channel tcfchan#21.
08:15:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:15:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:15:09 INFO  : 'jtag frequency' command is executed.
08:15:09 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
08:15:09 INFO  : Context for 'APU' is selected.
08:15:09 INFO  : System reset is completed.
08:15:12 INFO  : 'after 3000' command is executed.
08:15:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:15:14 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
08:15:14 INFO  : Context for 'APU' is selected.
08:15:14 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
08:15:14 INFO  : 'configparams force-mem-access 1' command is executed.
08:15:14 INFO  : Context for 'APU' is selected.
08:15:16 INFO  : 'ps7_init' command is executed.
08:15:16 INFO  : 'ps7_post_config' command is executed.
08:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:16 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:15:16 INFO  : 'configparams force-mem-access 0' command is executed.
08:15:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

08:15:16 INFO  : Memory regions updated for context APU
08:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:16 INFO  : 'con' command is executed.
08:15:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:15:16 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
08:24:52 INFO  : Disconnected from the channel tcfchan#22.
08:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:24:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:24:53 INFO  : 'jtag frequency' command is executed.
08:24:53 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
08:24:53 INFO  : Context for 'APU' is selected.
08:24:53 INFO  : System reset is completed.
08:24:56 INFO  : 'after 3000' command is executed.
08:24:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:24:59 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
08:24:59 INFO  : Context for 'APU' is selected.
08:24:59 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
08:24:59 INFO  : 'configparams force-mem-access 1' command is executed.
08:24:59 INFO  : Context for 'APU' is selected.
08:25:00 INFO  : 'ps7_init' command is executed.
08:25:00 INFO  : 'ps7_post_config' command is executed.
08:25:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:25:01 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:25:01 INFO  : 'configparams force-mem-access 0' command is executed.
08:25:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

08:25:01 INFO  : Memory regions updated for context APU
08:25:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:25:01 INFO  : 'con' command is executed.
08:25:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:25:01 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
08:28:31 INFO  : Disconnected from the channel tcfchan#23.
08:28:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:28:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:28:33 INFO  : 'jtag frequency' command is executed.
08:28:33 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
08:28:33 INFO  : Context for 'APU' is selected.
08:28:33 INFO  : System reset is completed.
08:28:36 INFO  : 'after 3000' command is executed.
08:28:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:28:38 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
08:28:38 INFO  : Context for 'APU' is selected.
08:28:39 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
08:28:39 INFO  : 'configparams force-mem-access 1' command is executed.
08:28:39 INFO  : Context for 'APU' is selected.
08:28:40 INFO  : 'ps7_init' command is executed.
08:28:40 INFO  : 'ps7_post_config' command is executed.
08:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:28:40 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:28:40 INFO  : 'configparams force-mem-access 0' command is executed.
08:28:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

08:28:40 INFO  : Memory regions updated for context APU
08:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:28:40 INFO  : 'con' command is executed.
08:28:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:28:40 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
08:31:19 INFO  : Disconnected from the channel tcfchan#24.
08:31:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:31:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:31:21 INFO  : 'jtag frequency' command is executed.
08:31:21 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
08:31:21 INFO  : Context for 'APU' is selected.
08:31:21 INFO  : System reset is completed.
08:31:24 INFO  : 'after 3000' command is executed.
08:31:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:31:27 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
08:31:27 INFO  : Context for 'APU' is selected.
08:31:27 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
08:31:27 INFO  : 'configparams force-mem-access 1' command is executed.
08:31:27 INFO  : Context for 'APU' is selected.
08:31:29 INFO  : 'ps7_init' command is executed.
08:31:29 INFO  : 'ps7_post_config' command is executed.
08:31:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:31:30 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:31:30 INFO  : 'configparams force-mem-access 0' command is executed.
08:31:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

08:31:30 INFO  : Memory regions updated for context APU
08:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:31:31 INFO  : 'con' command is executed.
08:31:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:31:31 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
08:33:44 INFO  : Disconnected from the channel tcfchan#25.
08:33:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:33:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:33:45 INFO  : 'jtag frequency' command is executed.
08:33:45 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
08:33:45 INFO  : Context for 'APU' is selected.
08:33:46 INFO  : System reset is completed.
08:33:49 INFO  : 'after 3000' command is executed.
08:33:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:33:51 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
08:33:51 INFO  : Context for 'APU' is selected.
08:33:51 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
08:33:51 INFO  : 'configparams force-mem-access 1' command is executed.
08:33:51 INFO  : Context for 'APU' is selected.
08:33:53 INFO  : 'ps7_init' command is executed.
08:33:53 INFO  : 'ps7_post_config' command is executed.
08:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:33:53 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:33:53 INFO  : 'configparams force-mem-access 0' command is executed.
08:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

08:33:53 INFO  : Memory regions updated for context APU
08:33:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:33:54 INFO  : 'con' command is executed.
08:33:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:33:54 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
08:39:38 INFO  : Disconnected from the channel tcfchan#26.
08:39:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:39:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:39:39 INFO  : 'jtag frequency' command is executed.
08:39:39 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
08:39:39 INFO  : Context for 'APU' is selected.
08:39:39 INFO  : System reset is completed.
08:39:42 INFO  : 'after 3000' command is executed.
08:39:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:39:45 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
08:39:45 INFO  : Context for 'APU' is selected.
08:39:45 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
08:39:45 INFO  : 'configparams force-mem-access 1' command is executed.
08:39:45 INFO  : Context for 'APU' is selected.
08:39:47 INFO  : 'ps7_init' command is executed.
08:39:47 INFO  : 'ps7_post_config' command is executed.
08:39:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:39:48 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:39:48 INFO  : 'configparams force-mem-access 0' command is executed.
08:39:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

08:39:48 INFO  : Memory regions updated for context APU
08:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:39:48 INFO  : 'con' command is executed.
08:39:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:39:48 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
09:08:35 INFO  : Disconnected from the channel tcfchan#27.
09:08:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:08:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:08:36 INFO  : 'jtag frequency' command is executed.
09:08:36 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
09:08:36 INFO  : Context for 'APU' is selected.
09:08:36 INFO  : System reset is completed.
09:08:39 INFO  : 'after 3000' command is executed.
09:08:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:08:42 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
09:08:42 INFO  : Context for 'APU' is selected.
09:08:42 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
09:08:42 INFO  : 'configparams force-mem-access 1' command is executed.
09:08:42 INFO  : Context for 'APU' is selected.
09:08:43 INFO  : 'ps7_init' command is executed.
09:08:43 INFO  : 'ps7_post_config' command is executed.
09:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:08:43 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:08:43 INFO  : 'configparams force-mem-access 0' command is executed.
09:08:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

09:08:43 INFO  : Memory regions updated for context APU
09:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:08:43 INFO  : 'con' command is executed.
09:08:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:08:43 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
09:27:39 INFO  : Disconnected from the channel tcfchan#28.
09:27:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:27:41 INFO  : 'jtag frequency' command is executed.
09:27:41 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
09:27:41 INFO  : Context for 'APU' is selected.
09:27:41 INFO  : System reset is completed.
09:27:44 INFO  : 'after 3000' command is executed.
09:27:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:27:46 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
09:27:46 INFO  : Context for 'APU' is selected.
09:27:46 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
09:27:46 INFO  : 'configparams force-mem-access 1' command is executed.
09:27:46 INFO  : Context for 'APU' is selected.
09:27:47 INFO  : 'ps7_init' command is executed.
09:27:47 INFO  : 'ps7_post_config' command is executed.
09:27:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:47 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:27:47 INFO  : 'configparams force-mem-access 0' command is executed.
09:27:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

09:27:47 INFO  : Memory regions updated for context APU
09:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:48 INFO  : 'con' command is executed.
09:27:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:27:48 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
09:31:00 INFO  : Disconnected from the channel tcfchan#29.
09:31:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:31:02 INFO  : 'jtag frequency' command is executed.
09:31:02 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
09:31:02 INFO  : Context for 'APU' is selected.
09:31:02 INFO  : System reset is completed.
09:31:05 INFO  : 'after 3000' command is executed.
09:31:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:31:07 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
09:31:07 INFO  : Context for 'APU' is selected.
09:31:07 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
09:31:07 INFO  : 'configparams force-mem-access 1' command is executed.
09:31:07 INFO  : Context for 'APU' is selected.
09:31:08 INFO  : 'ps7_init' command is executed.
09:31:08 INFO  : 'ps7_post_config' command is executed.
09:31:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:08 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:31:08 INFO  : 'configparams force-mem-access 0' command is executed.
09:31:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

09:31:09 INFO  : Memory regions updated for context APU
09:31:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:09 INFO  : 'con' command is executed.
09:31:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:31:09 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
12:22:37 INFO  : Disconnected from the channel tcfchan#30.
12:22:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:22:39 INFO  : 'jtag frequency' command is executed.
12:22:39 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
12:22:39 INFO  : Context for 'APU' is selected.
12:22:39 INFO  : System reset is completed.
12:22:42 INFO  : 'after 3000' command is executed.
12:22:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:22:44 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
12:22:44 INFO  : Context for 'APU' is selected.
12:22:44 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
12:22:44 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:44 INFO  : Context for 'APU' is selected.
12:22:45 INFO  : 'ps7_init' command is executed.
12:22:45 INFO  : 'ps7_post_config' command is executed.
12:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:46 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:46 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:46 INFO  : Memory regions updated for context APU
12:22:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:46 INFO  : 'con' command is executed.
12:22:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:22:46 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
12:30:43 INFO  : Disconnected from the channel tcfchan#31.
12:30:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:30:44 INFO  : 'jtag frequency' command is executed.
12:30:44 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
12:30:44 INFO  : Context for 'APU' is selected.
12:30:44 INFO  : System reset is completed.
12:30:47 INFO  : 'after 3000' command is executed.
12:30:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:30:50 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
12:30:50 INFO  : Context for 'APU' is selected.
12:30:50 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
12:30:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:50 INFO  : Context for 'APU' is selected.
12:30:51 INFO  : 'ps7_init' command is executed.
12:30:51 INFO  : 'ps7_post_config' command is executed.
12:30:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:52 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:52 INFO  : Memory regions updated for context APU
12:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:52 INFO  : 'con' command is executed.
12:30:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:30:52 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
12:37:13 INFO  : Disconnected from the channel tcfchan#32.
12:37:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:37:15 INFO  : 'jtag frequency' command is executed.
12:37:15 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
12:37:15 INFO  : Context for 'APU' is selected.
12:37:15 INFO  : System reset is completed.
12:37:18 INFO  : 'after 3000' command is executed.
12:37:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:37:20 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
12:37:21 INFO  : Context for 'APU' is selected.
12:37:21 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
12:37:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:21 INFO  : Context for 'APU' is selected.
12:37:22 INFO  : 'ps7_init' command is executed.
12:37:22 INFO  : 'ps7_post_config' command is executed.
12:37:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:22 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:37:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:22 INFO  : Memory regions updated for context APU
12:37:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:23 INFO  : 'con' command is executed.
12:37:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:37:23 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
13:20:29 INFO  : Disconnected from the channel tcfchan#33.
13:20:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:20:30 INFO  : 'jtag frequency' command is executed.
13:20:30 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
13:20:30 INFO  : Context for 'APU' is selected.
13:20:31 INFO  : System reset is completed.
13:20:34 INFO  : 'after 3000' command is executed.
13:20:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:20:36 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
13:20:36 INFO  : Context for 'APU' is selected.
13:20:36 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
13:20:36 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:36 INFO  : Context for 'APU' is selected.
13:20:37 INFO  : 'ps7_init' command is executed.
13:20:37 INFO  : 'ps7_post_config' command is executed.
13:20:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:38 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:38 INFO  : Memory regions updated for context APU
13:20:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:38 INFO  : 'con' command is executed.
13:20:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:20:38 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
13:25:49 INFO  : Disconnected from the channel tcfchan#34.
13:25:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:25:51 INFO  : 'jtag frequency' command is executed.
13:25:51 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
13:25:51 INFO  : Context for 'APU' is selected.
13:25:51 INFO  : System reset is completed.
13:25:54 INFO  : 'after 3000' command is executed.
13:25:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:25:56 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
13:25:56 INFO  : Context for 'APU' is selected.
13:25:56 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
13:25:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:56 INFO  : Context for 'APU' is selected.
13:25:58 INFO  : 'ps7_init' command is executed.
13:25:58 INFO  : 'ps7_post_config' command is executed.
13:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:58 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:58 INFO  : Memory regions updated for context APU
13:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:59 INFO  : 'con' command is executed.
13:25:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:25:59 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
13:30:35 INFO  : Disconnected from the channel tcfchan#35.
13:30:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:30:36 INFO  : 'jtag frequency' command is executed.
13:30:36 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
13:30:37 INFO  : Context for 'APU' is selected.
13:30:37 INFO  : System reset is completed.
13:30:40 INFO  : 'after 3000' command is executed.
13:30:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:30:42 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
13:30:42 INFO  : Context for 'APU' is selected.
13:30:42 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
13:30:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:42 INFO  : Context for 'APU' is selected.
13:30:44 INFO  : 'ps7_init' command is executed.
13:30:44 INFO  : 'ps7_post_config' command is executed.
13:30:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:44 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:44 INFO  : Memory regions updated for context APU
13:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:45 INFO  : 'con' command is executed.
13:30:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:30:45 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
15:39:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553614748304,  Project:1553585639724
15:39:12 INFO  : Project sys_top_hw_platform_1's source hardware specification located at C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:39:21 INFO  : Copied contents of C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top.hdf into \sys_top_hw_platform_1\system.hdf.
15:39:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:39:27 INFO  : 
15:39:28 INFO  : Updating hardware inferred compiler options for zyncap_extend.
15:39:28 INFO  : Clearing existing target manager status.
15:39:28 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_1
15:39:28 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_1
15:39:28 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:39:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:42:30 INFO  : Disconnected from the channel tcfchan#36.
15:42:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:31 INFO  : 'jtag frequency' command is executed.
15:42:31 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
15:42:31 INFO  : Context for 'APU' is selected.
15:42:31 INFO  : System reset is completed.
15:42:34 INFO  : 'after 3000' command is executed.
15:42:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:42:37 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
15:42:37 INFO  : Context for 'APU' is selected.
15:42:37 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
15:42:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:37 INFO  : Context for 'APU' is selected.
15:42:38 INFO  : 'ps7_init' command is executed.
15:42:38 INFO  : 'ps7_post_config' command is executed.
15:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:38 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:38 INFO  : Memory regions updated for context APU
15:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:38 INFO  : 'con' command is executed.
15:42:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:42:38 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
15:46:38 INFO  : Disconnected from the channel tcfchan#37.
15:46:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:46:39 INFO  : 'jtag frequency' command is executed.
15:46:39 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
15:46:39 INFO  : Context for 'APU' is selected.
15:46:39 INFO  : System reset is completed.
15:46:42 INFO  : 'after 3000' command is executed.
15:46:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:46:45 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
15:46:45 INFO  : Context for 'APU' is selected.
15:46:45 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
15:46:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:45 INFO  : Context for 'APU' is selected.
15:46:46 INFO  : 'ps7_init' command is executed.
15:46:46 INFO  : 'ps7_post_config' command is executed.
15:46:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:46 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:46 INFO  : Memory regions updated for context APU
15:46:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:46 INFO  : 'con' command is executed.
15:46:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:46:46 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
16:34:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553618045606,  Project:1553614748304
16:34:07 INFO  : Project sys_top_hw_platform_1's source hardware specification located at C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:34:19 INFO  : Copied contents of C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top.hdf into \sys_top_hw_platform_1\system.hdf.
16:34:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:34:26 INFO  : 
16:34:27 INFO  : Updating hardware inferred compiler options for zyncap_extend.
16:34:27 INFO  : Clearing existing target manager status.
16:34:27 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_1
16:34:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:34:29 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:35:22 INFO  : Disconnected from the channel tcfchan#38.
16:35:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:35:23 INFO  : 'jtag frequency' command is executed.
16:35:23 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
16:35:23 INFO  : Context for 'APU' is selected.
16:35:24 INFO  : System reset is completed.
16:35:27 INFO  : 'after 3000' command is executed.
16:35:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:35:29 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
16:35:29 INFO  : Context for 'APU' is selected.
16:35:29 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
16:35:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:29 INFO  : Context for 'APU' is selected.
16:35:30 INFO  : 'ps7_init' command is executed.
16:35:30 INFO  : 'ps7_post_config' command is executed.
16:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:30 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:30 INFO  : Memory regions updated for context APU
16:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:30 INFO  : 'con' command is executed.
16:35:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:35:30 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
16:50:07 INFO  : Disconnected from the channel tcfchan#39.
16:50:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:50:08 INFO  : 'jtag frequency' command is executed.
16:50:08 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
16:50:08 INFO  : Context for 'APU' is selected.
16:50:09 INFO  : System reset is completed.
16:50:12 INFO  : 'after 3000' command is executed.
16:50:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:50:14 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
16:50:14 INFO  : Context for 'APU' is selected.
16:50:14 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
16:50:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:14 INFO  : Context for 'APU' is selected.
16:50:15 INFO  : 'ps7_init' command is executed.
16:50:15 INFO  : 'ps7_post_config' command is executed.
16:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:15 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:15 INFO  : Memory regions updated for context APU
16:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:15 INFO  : 'con' command is executed.
16:50:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:50:15 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
16:57:14 INFO  : Disconnected from the channel tcfchan#40.
16:57:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:57:15 INFO  : 'jtag frequency' command is executed.
16:57:15 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
16:57:15 INFO  : Context for 'APU' is selected.
16:57:15 INFO  : System reset is completed.
16:57:18 INFO  : 'after 3000' command is executed.
16:57:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:57:21 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
16:57:21 INFO  : Context for 'APU' is selected.
16:57:21 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
16:57:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:21 INFO  : Context for 'APU' is selected.
16:57:22 INFO  : 'ps7_init' command is executed.
16:57:22 INFO  : 'ps7_post_config' command is executed.
16:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:22 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:22 INFO  : Memory regions updated for context APU
16:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:23 INFO  : 'con' command is executed.
16:57:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:57:23 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
17:07:50 INFO  : Disconnected from the channel tcfchan#41.
17:07:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:52 INFO  : 'jtag frequency' command is executed.
17:07:52 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
17:07:52 INFO  : Context for 'APU' is selected.
17:07:52 INFO  : System reset is completed.
17:07:55 INFO  : 'after 3000' command is executed.
17:07:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:57 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
17:07:57 INFO  : Context for 'APU' is selected.
17:07:57 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
17:07:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:57 INFO  : Context for 'APU' is selected.
17:07:58 INFO  : 'ps7_init' command is executed.
17:07:58 INFO  : 'ps7_post_config' command is executed.
17:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:58 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:59 INFO  : Memory regions updated for context APU
17:07:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:59 INFO  : 'con' command is executed.
17:07:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:07:59 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
18:05:26 INFO  : Disconnected from the channel tcfchan#42.
18:05:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:05:27 INFO  : 'jtag frequency' command is executed.
18:05:27 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
18:05:27 INFO  : Context for 'APU' is selected.
18:05:27 INFO  : System reset is completed.
18:05:30 INFO  : 'after 3000' command is executed.
18:05:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:05:33 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
18:05:33 INFO  : Context for 'APU' is selected.
18:05:33 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
18:05:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:33 INFO  : Context for 'APU' is selected.
18:05:34 INFO  : 'ps7_init' command is executed.
18:05:34 INFO  : 'ps7_post_config' command is executed.
18:05:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:34 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:34 INFO  : Memory regions updated for context APU
18:05:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:34 INFO  : 'con' command is executed.
18:05:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:05:34 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
18:09:30 INFO  : Disconnected from the channel tcfchan#43.
18:09:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:09:31 INFO  : 'jtag frequency' command is executed.
18:09:31 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
18:09:31 INFO  : Context for 'APU' is selected.
18:09:32 INFO  : System reset is completed.
18:09:35 INFO  : 'after 3000' command is executed.
18:09:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:09:37 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
18:09:37 INFO  : Context for 'APU' is selected.
18:09:37 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
18:09:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:37 INFO  : Context for 'APU' is selected.
18:09:38 INFO  : 'ps7_init' command is executed.
18:09:38 INFO  : 'ps7_post_config' command is executed.
18:09:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:38 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:38 INFO  : Memory regions updated for context APU
18:09:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:39 INFO  : 'con' command is executed.
18:09:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:09:39 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
18:20:26 INFO  : Disconnected from the channel tcfchan#44.
18:20:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:20:28 INFO  : 'jtag frequency' command is executed.
18:20:28 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
18:20:28 INFO  : Context for 'APU' is selected.
18:20:28 INFO  : System reset is completed.
18:20:31 INFO  : 'after 3000' command is executed.
18:20:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:20:33 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
18:20:33 INFO  : Context for 'APU' is selected.
18:20:33 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
18:20:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:33 INFO  : Context for 'APU' is selected.
18:20:34 INFO  : 'ps7_init' command is executed.
18:20:34 INFO  : 'ps7_post_config' command is executed.
18:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:35 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:35 INFO  : Memory regions updated for context APU
18:20:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:35 INFO  : 'con' command is executed.
18:20:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:20:35 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
18:22:16 INFO  : Disconnected from the channel tcfchan#45.
18:22:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:22:18 INFO  : 'jtag frequency' command is executed.
18:22:18 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
18:22:18 INFO  : Context for 'APU' is selected.
18:22:18 INFO  : System reset is completed.
18:22:21 INFO  : 'after 3000' command is executed.
18:22:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:22:23 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
18:22:23 INFO  : Context for 'APU' is selected.
18:22:23 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
18:22:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:23 INFO  : Context for 'APU' is selected.
18:22:24 INFO  : 'ps7_init' command is executed.
18:22:24 INFO  : 'ps7_post_config' command is executed.
18:22:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:24 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:25 INFO  : Memory regions updated for context APU
18:22:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:25 INFO  : 'con' command is executed.
18:22:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:22:25 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
18:29:38 INFO  : Disconnected from the channel tcfchan#46.
18:29:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:29:39 INFO  : 'jtag frequency' command is executed.
18:29:39 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
18:29:39 INFO  : Context for 'APU' is selected.
18:29:39 INFO  : System reset is completed.
18:29:42 INFO  : 'after 3000' command is executed.
18:29:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:29:45 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
18:29:45 INFO  : Context for 'APU' is selected.
18:29:45 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
18:29:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:45 INFO  : Context for 'APU' is selected.
18:29:45 INFO  : 'ps7_init' command is executed.
18:29:45 INFO  : 'ps7_post_config' command is executed.
18:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:46 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:46 INFO  : Memory regions updated for context APU
18:29:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:46 INFO  : 'con' command is executed.
18:29:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:29:46 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
18:34:08 INFO  : Disconnected from the channel tcfchan#47.
18:34:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:34:09 INFO  : 'jtag frequency' command is executed.
18:34:09 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
18:34:09 INFO  : Context for 'APU' is selected.
18:34:09 INFO  : System reset is completed.
18:34:12 INFO  : 'after 3000' command is executed.
18:34:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:34:15 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
18:34:15 INFO  : Context for 'APU' is selected.
18:34:15 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
18:34:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:15 INFO  : Context for 'APU' is selected.
18:34:16 INFO  : 'ps7_init' command is executed.
18:34:16 INFO  : 'ps7_post_config' command is executed.
18:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:16 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:16 INFO  : Memory regions updated for context APU
18:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:16 INFO  : 'con' command is executed.
18:34:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:34:16 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
18:37:14 INFO  : Disconnected from the channel tcfchan#48.
18:37:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:37:15 INFO  : 'jtag frequency' command is executed.
18:37:15 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
18:37:15 INFO  : Context for 'APU' is selected.
18:37:15 INFO  : System reset is completed.
18:37:18 INFO  : 'after 3000' command is executed.
18:37:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:37:21 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
18:37:21 INFO  : Context for 'APU' is selected.
18:37:21 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
18:37:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:21 INFO  : Context for 'APU' is selected.
18:37:21 INFO  : 'ps7_init' command is executed.
18:37:21 INFO  : 'ps7_post_config' command is executed.
18:37:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:22 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:22 INFO  : Memory regions updated for context APU
18:37:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:22 INFO  : 'con' command is executed.
18:37:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:37:22 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
18:50:06 INFO  : Disconnected from the channel tcfchan#49.
18:50:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:50:07 INFO  : 'jtag frequency' command is executed.
18:50:07 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
18:50:07 INFO  : Context for 'APU' is selected.
18:50:07 INFO  : System reset is completed.
18:50:10 INFO  : 'after 3000' command is executed.
18:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:50:13 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
18:50:13 INFO  : Context for 'APU' is selected.
18:50:13 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
18:50:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:13 INFO  : Context for 'APU' is selected.
18:50:13 INFO  : 'ps7_init' command is executed.
18:50:13 INFO  : 'ps7_post_config' command is executed.
18:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:14 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:14 INFO  : Memory regions updated for context APU
18:50:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:14 INFO  : 'con' command is executed.
18:50:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:50:14 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
18:54:59 INFO  : Disconnected from the channel tcfchan#50.
18:55:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:55:00 INFO  : 'jtag frequency' command is executed.
18:55:00 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
18:55:01 INFO  : Context for 'APU' is selected.
18:55:01 INFO  : System reset is completed.
18:55:04 INFO  : 'after 3000' command is executed.
18:55:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:55:06 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
18:55:06 INFO  : Context for 'APU' is selected.
18:55:06 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
18:55:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:06 INFO  : Context for 'APU' is selected.
18:55:07 INFO  : 'ps7_init' command is executed.
18:55:07 INFO  : 'ps7_post_config' command is executed.
18:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:07 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:07 INFO  : Memory regions updated for context APU
18:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:08 INFO  : 'con' command is executed.
18:55:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:55:08 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
19:01:44 INFO  : Disconnected from the channel tcfchan#51.
19:01:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:01:45 INFO  : 'jtag frequency' command is executed.
19:01:45 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
19:01:45 INFO  : Context for 'APU' is selected.
19:01:45 INFO  : System reset is completed.
19:01:48 INFO  : 'after 3000' command is executed.
19:01:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:01:50 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
19:01:50 INFO  : Context for 'APU' is selected.
19:01:50 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
19:01:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:50 INFO  : Context for 'APU' is selected.
19:01:51 INFO  : 'ps7_init' command is executed.
19:01:51 INFO  : 'ps7_post_config' command is executed.
19:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:52 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:52 INFO  : Memory regions updated for context APU
19:01:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:52 INFO  : 'con' command is executed.
19:01:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:01:52 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
04:38:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553661501945,  Project:1553618045606
04:38:24 INFO  : Project sys_top_hw_platform_1's source hardware specification located at C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
04:38:38 INFO  : Copied contents of C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top.hdf into \sys_top_hw_platform_1\system.hdf.
04:38:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
04:38:45 INFO  : 
04:38:46 INFO  : Updating hardware inferred compiler options for zyncap_extend.
04:38:46 INFO  : Clearing existing target manager status.
04:38:46 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_1
04:38:46 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
04:38:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
04:43:47 INFO  : Disconnected from the channel tcfchan#52.
04:43:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:43:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
04:43:48 INFO  : 'jtag frequency' command is executed.
04:43:48 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
04:43:48 INFO  : Context for 'APU' is selected.
04:43:48 INFO  : System reset is completed.
04:43:51 INFO  : 'after 3000' command is executed.
04:43:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
04:43:54 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
04:43:54 INFO  : Context for 'APU' is selected.
04:43:54 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
04:43:54 INFO  : 'configparams force-mem-access 1' command is executed.
04:43:54 INFO  : Context for 'APU' is selected.
04:43:55 INFO  : 'ps7_init' command is executed.
04:43:55 INFO  : 'ps7_post_config' command is executed.
04:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:43:56 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:43:56 INFO  : 'configparams force-mem-access 0' command is executed.
04:43:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

04:43:56 INFO  : Memory regions updated for context APU
04:43:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:43:56 INFO  : 'con' command is executed.
04:43:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

04:43:56 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
04:49:13 INFO  : Disconnected from the channel tcfchan#53.
04:49:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:49:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
04:49:14 INFO  : 'jtag frequency' command is executed.
04:49:14 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
04:49:14 INFO  : Context for 'APU' is selected.
04:49:14 INFO  : System reset is completed.
04:49:17 INFO  : 'after 3000' command is executed.
04:49:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
04:49:20 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
04:49:20 INFO  : Context for 'APU' is selected.
04:49:20 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
04:49:20 INFO  : 'configparams force-mem-access 1' command is executed.
04:49:20 INFO  : Context for 'APU' is selected.
04:49:21 INFO  : 'ps7_init' command is executed.
04:49:21 INFO  : 'ps7_post_config' command is executed.
04:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:49:21 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:49:21 INFO  : 'configparams force-mem-access 0' command is executed.
04:49:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

04:49:22 INFO  : Memory regions updated for context APU
04:49:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:49:22 INFO  : 'con' command is executed.
04:49:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

04:49:22 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
04:51:33 INFO  : Disconnected from the channel tcfchan#54.
04:51:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:51:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
04:51:34 INFO  : 'jtag frequency' command is executed.
04:51:34 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
04:51:34 INFO  : Context for 'APU' is selected.
04:51:34 INFO  : System reset is completed.
04:51:37 INFO  : 'after 3000' command is executed.
04:51:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
04:51:40 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
04:51:40 INFO  : Context for 'APU' is selected.
04:51:40 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
04:51:40 INFO  : 'configparams force-mem-access 1' command is executed.
04:51:40 INFO  : Context for 'APU' is selected.
04:51:41 INFO  : 'ps7_init' command is executed.
04:51:41 INFO  : 'ps7_post_config' command is executed.
04:51:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:51:42 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:51:42 INFO  : 'configparams force-mem-access 0' command is executed.
04:51:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

04:51:42 INFO  : Memory regions updated for context APU
04:51:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:51:42 INFO  : 'con' command is executed.
04:51:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

04:51:42 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
04:55:57 INFO  : Disconnected from the channel tcfchan#55.
04:55:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:55:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
04:55:58 INFO  : 'jtag frequency' command is executed.
04:55:58 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
04:55:58 INFO  : Context for 'APU' is selected.
04:55:59 INFO  : System reset is completed.
04:56:02 INFO  : 'after 3000' command is executed.
04:56:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
04:56:04 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
04:56:04 INFO  : Context for 'APU' is selected.
04:56:04 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
04:56:04 INFO  : 'configparams force-mem-access 1' command is executed.
04:56:04 INFO  : Context for 'APU' is selected.
04:56:05 INFO  : 'ps7_init' command is executed.
04:56:05 INFO  : 'ps7_post_config' command is executed.
04:56:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:56:05 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:56:05 INFO  : 'configparams force-mem-access 0' command is executed.
04:56:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

04:56:05 INFO  : Memory regions updated for context APU
04:56:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:56:06 INFO  : 'con' command is executed.
04:56:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

04:56:06 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
05:04:04 INFO  : Disconnected from the channel tcfchan#56.
05:04:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:04:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
05:04:06 INFO  : 'jtag frequency' command is executed.
05:04:06 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
05:04:06 INFO  : Context for 'APU' is selected.
05:04:06 INFO  : System reset is completed.
05:04:09 INFO  : 'after 3000' command is executed.
05:04:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:04:11 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
05:04:11 INFO  : Context for 'APU' is selected.
05:04:11 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
05:04:11 INFO  : 'configparams force-mem-access 1' command is executed.
05:04:11 INFO  : Context for 'APU' is selected.
05:04:12 INFO  : 'ps7_init' command is executed.
05:04:12 INFO  : 'ps7_post_config' command is executed.
05:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:04:13 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:04:13 INFO  : 'configparams force-mem-access 0' command is executed.
05:04:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

05:04:13 INFO  : Memory regions updated for context APU
05:04:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:04:13 INFO  : 'con' command is executed.
05:04:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

05:04:13 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
05:41:53 INFO  : Disconnected from the channel tcfchan#57.
05:41:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:41:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
05:41:54 INFO  : 'jtag frequency' command is executed.
05:41:54 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
05:41:54 INFO  : Context for 'APU' is selected.
05:41:54 INFO  : System reset is completed.
05:41:57 INFO  : 'after 3000' command is executed.
05:41:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:42:00 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
05:42:00 INFO  : Context for 'APU' is selected.
05:42:00 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
05:42:00 INFO  : 'configparams force-mem-access 1' command is executed.
05:42:00 INFO  : Context for 'APU' is selected.
05:42:01 INFO  : 'ps7_init' command is executed.
05:42:01 INFO  : 'ps7_post_config' command is executed.
05:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:42:02 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:42:02 INFO  : 'configparams force-mem-access 0' command is executed.
05:42:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

05:42:02 INFO  : Memory regions updated for context APU
05:42:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:42:02 INFO  : 'con' command is executed.
05:42:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

05:42:02 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
05:43:22 INFO  : Disconnected from the channel tcfchan#58.
05:43:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:43:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
05:43:23 INFO  : 'jtag frequency' command is executed.
05:43:23 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
05:43:23 INFO  : Context for 'APU' is selected.
05:43:24 INFO  : System reset is completed.
05:43:27 INFO  : 'after 3000' command is executed.
05:43:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:43:29 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
05:43:29 INFO  : Context for 'APU' is selected.
05:43:29 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
05:43:29 INFO  : 'configparams force-mem-access 1' command is executed.
05:43:29 INFO  : Context for 'APU' is selected.
05:43:30 INFO  : 'ps7_init' command is executed.
05:43:30 INFO  : 'ps7_post_config' command is executed.
05:43:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:43:31 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:43:31 INFO  : 'configparams force-mem-access 0' command is executed.
05:43:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

05:43:31 INFO  : Memory regions updated for context APU
05:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:43:31 INFO  : 'con' command is executed.
05:43:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

05:43:31 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
07:49:09 INFO  : Disconnected from the channel tcfchan#59.
07:49:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:49:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
07:49:10 INFO  : 'jtag frequency' command is executed.
07:49:10 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
07:49:10 INFO  : Context for 'APU' is selected.
07:49:10 INFO  : System reset is completed.
07:49:13 INFO  : 'after 3000' command is executed.
07:49:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
07:49:16 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
07:49:16 INFO  : Context for 'APU' is selected.
07:49:16 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
07:49:16 INFO  : 'configparams force-mem-access 1' command is executed.
07:49:16 INFO  : Context for 'APU' is selected.
07:49:17 INFO  : 'ps7_init' command is executed.
07:49:17 INFO  : 'ps7_post_config' command is executed.
07:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:49:18 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:49:18 INFO  : 'configparams force-mem-access 0' command is executed.
07:49:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

07:49:18 INFO  : Memory regions updated for context APU
07:49:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:49:18 INFO  : 'con' command is executed.
07:49:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

07:49:18 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
07:54:21 INFO  : Disconnected from the channel tcfchan#60.
07:54:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:54:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
07:54:23 INFO  : 'jtag frequency' command is executed.
07:54:23 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
07:54:23 INFO  : Context for 'APU' is selected.
07:54:23 INFO  : System reset is completed.
07:54:26 INFO  : 'after 3000' command is executed.
07:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
07:54:29 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
07:54:29 INFO  : Context for 'APU' is selected.
07:54:29 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
07:54:29 INFO  : 'configparams force-mem-access 1' command is executed.
07:54:29 INFO  : Context for 'APU' is selected.
07:54:30 INFO  : 'ps7_init' command is executed.
07:54:30 INFO  : 'ps7_post_config' command is executed.
07:54:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:54:31 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:54:31 INFO  : 'configparams force-mem-access 0' command is executed.
07:54:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

07:54:32 INFO  : Memory regions updated for context APU
07:54:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:54:32 INFO  : 'con' command is executed.
07:54:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

07:54:32 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
08:12:19 INFO  : Disconnected from the channel tcfchan#61.
08:12:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:12:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:12:21 INFO  : 'jtag frequency' command is executed.
08:12:21 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
08:12:21 INFO  : Context for 'APU' is selected.
08:12:21 INFO  : System reset is completed.
08:12:24 INFO  : 'after 3000' command is executed.
08:12:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:12:26 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
08:12:26 INFO  : Context for 'APU' is selected.
08:12:26 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
08:12:26 INFO  : 'configparams force-mem-access 1' command is executed.
08:12:26 INFO  : Context for 'APU' is selected.
08:12:27 INFO  : 'ps7_init' command is executed.
08:12:27 INFO  : 'ps7_post_config' command is executed.
08:12:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:12:27 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:12:27 INFO  : 'configparams force-mem-access 0' command is executed.
08:12:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

08:12:27 INFO  : Memory regions updated for context APU
08:12:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:12:28 INFO  : 'con' command is executed.
08:12:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:12:28 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
09:59:27 INFO  : Disconnected from the channel tcfchan#62.
09:59:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:59:28 INFO  : 'jtag frequency' command is executed.
09:59:28 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
09:59:28 INFO  : Context for 'APU' is selected.
09:59:28 INFO  : System reset is completed.
09:59:31 INFO  : 'after 3000' command is executed.
09:59:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:59:33 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
09:59:33 INFO  : Context for 'APU' is selected.
09:59:33 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
09:59:33 INFO  : 'configparams force-mem-access 1' command is executed.
09:59:33 INFO  : Context for 'APU' is selected.
09:59:34 INFO  : 'ps7_init' command is executed.
09:59:34 INFO  : 'ps7_post_config' command is executed.
09:59:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:35 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:59:35 INFO  : 'configparams force-mem-access 0' command is executed.
09:59:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

09:59:35 INFO  : Memory regions updated for context APU
09:59:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:35 INFO  : 'con' command is executed.
09:59:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:59:35 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
16:45:18 INFO  : Disconnected from the channel tcfchan#63.
16:45:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:45:20 INFO  : 'jtag frequency' command is executed.
16:45:20 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
16:45:20 INFO  : Context for 'APU' is selected.
16:45:20 INFO  : System reset is completed.
16:45:23 INFO  : 'after 3000' command is executed.
16:45:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:45:26 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
16:45:26 INFO  : Context for 'APU' is selected.
16:45:26 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
16:45:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:26 INFO  : Context for 'APU' is selected.
16:45:27 INFO  : 'ps7_init' command is executed.
16:45:27 INFO  : 'ps7_post_config' command is executed.
16:45:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:27 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:27 INFO  : Memory regions updated for context APU
16:45:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:28 INFO  : 'con' command is executed.
16:45:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:45:28 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
16:48:21 INFO  : Disconnected from the channel tcfchan#64.
16:48:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:48:22 INFO  : 'jtag frequency' command is executed.
16:48:22 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
16:48:22 INFO  : Context for 'APU' is selected.
16:48:22 INFO  : System reset is completed.
16:48:25 INFO  : 'after 3000' command is executed.
16:48:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:48:28 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
16:48:28 INFO  : Context for 'APU' is selected.
16:48:28 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
16:48:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:28 INFO  : Context for 'APU' is selected.
16:48:29 INFO  : 'ps7_init' command is executed.
16:48:29 INFO  : 'ps7_post_config' command is executed.
16:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:30 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:30 INFO  : Memory regions updated for context APU
16:48:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:30 INFO  : 'con' command is executed.
16:48:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:48:30 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
17:02:21 INFO  : Disconnected from the channel tcfchan#65.
17:02:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:02:23 INFO  : 'jtag frequency' command is executed.
17:02:23 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
17:02:23 INFO  : Context for 'APU' is selected.
17:02:23 INFO  : System reset is completed.
17:02:26 INFO  : 'after 3000' command is executed.
17:02:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:02:28 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
17:02:29 INFO  : Context for 'APU' is selected.
17:02:29 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
17:02:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:29 INFO  : Context for 'APU' is selected.
17:02:29 INFO  : 'ps7_init' command is executed.
17:02:29 INFO  : 'ps7_post_config' command is executed.
17:02:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:30 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:30 INFO  : Memory regions updated for context APU
17:02:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:30 INFO  : 'con' command is executed.
17:02:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:02:30 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
17:02:52 INFO  : Disconnected from the channel tcfchan#66.
17:02:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:02:54 INFO  : 'jtag frequency' command is executed.
17:02:54 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
17:02:54 INFO  : Context for 'APU' is selected.
17:02:54 INFO  : System reset is completed.
17:02:57 INFO  : 'after 3000' command is executed.
17:02:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:02:59 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
17:02:59 INFO  : Context for 'APU' is selected.
17:02:59 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
17:02:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:00 INFO  : Context for 'APU' is selected.
17:03:00 INFO  : 'ps7_init' command is executed.
17:03:00 INFO  : 'ps7_post_config' command is executed.
17:03:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:01 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:01 INFO  : Memory regions updated for context APU
17:03:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:01 INFO  : 'con' command is executed.
17:03:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:03:01 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
17:08:39 INFO  : Disconnected from the channel tcfchan#67.
17:08:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:08:41 INFO  : 'jtag frequency' command is executed.
17:08:41 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
17:08:41 INFO  : Context for 'APU' is selected.
17:08:41 INFO  : System reset is completed.
17:08:44 INFO  : 'after 3000' command is executed.
17:08:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:08:47 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
17:08:47 INFO  : Context for 'APU' is selected.
17:08:47 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
17:08:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:47 INFO  : Context for 'APU' is selected.
17:08:48 INFO  : 'ps7_init' command is executed.
17:08:48 INFO  : 'ps7_post_config' command is executed.
17:08:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:48 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:48 INFO  : Memory regions updated for context APU
17:08:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:49 INFO  : 'con' command is executed.
17:08:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:08:49 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
17:09:46 INFO  : Disconnected from the channel tcfchan#68.
17:09:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:09:47 INFO  : 'jtag frequency' command is executed.
17:09:47 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
17:09:47 INFO  : Context for 'APU' is selected.
17:09:47 INFO  : System reset is completed.
17:09:50 INFO  : 'after 3000' command is executed.
17:09:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:09:53 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
17:09:53 INFO  : Context for 'APU' is selected.
17:09:53 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
17:09:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:53 INFO  : Context for 'APU' is selected.
17:09:54 INFO  : 'ps7_init' command is executed.
17:09:54 INFO  : 'ps7_post_config' command is executed.
17:09:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:55 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:55 INFO  : Memory regions updated for context APU
17:09:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:55 INFO  : 'con' command is executed.
17:09:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:09:55 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
17:16:43 INFO  : Disconnected from the channel tcfchan#69.
17:16:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:16:44 INFO  : 'jtag frequency' command is executed.
17:16:44 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
17:16:44 INFO  : Context for 'APU' is selected.
17:16:45 INFO  : System reset is completed.
17:16:48 INFO  : 'after 3000' command is executed.
17:16:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:16:50 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
17:16:50 INFO  : Context for 'APU' is selected.
17:16:50 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
17:16:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:51 INFO  : Context for 'APU' is selected.
17:16:51 INFO  : 'ps7_init' command is executed.
17:16:51 INFO  : 'ps7_post_config' command is executed.
17:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:52 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:52 INFO  : Memory regions updated for context APU
17:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:53 INFO  : 'con' command is executed.
17:16:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:16:53 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
17:20:43 INFO  : Disconnected from the channel tcfchan#70.
17:20:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:20:44 INFO  : 'jtag frequency' command is executed.
17:20:44 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
17:20:44 INFO  : Context for 'APU' is selected.
17:20:44 INFO  : System reset is completed.
17:20:47 INFO  : 'after 3000' command is executed.
17:20:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:20:50 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
17:20:50 INFO  : Context for 'APU' is selected.
17:20:50 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
17:20:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:50 INFO  : Context for 'APU' is selected.
17:20:51 INFO  : 'ps7_init' command is executed.
17:20:51 INFO  : 'ps7_post_config' command is executed.
17:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:52 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:52 INFO  : Memory regions updated for context APU
17:20:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:52 INFO  : 'con' command is executed.
17:20:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:20:52 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
18:04:52 INFO  : Disconnected from the channel tcfchan#71.
18:04:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:04:54 INFO  : 'jtag frequency' command is executed.
18:04:54 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
18:04:54 INFO  : Context for 'APU' is selected.
18:04:54 INFO  : System reset is completed.
18:04:57 INFO  : 'after 3000' command is executed.
18:04:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:05:00 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
18:05:00 INFO  : Context for 'APU' is selected.
18:05:00 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
18:05:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:00 INFO  : Context for 'APU' is selected.
18:05:01 INFO  : 'ps7_init' command is executed.
18:05:01 INFO  : 'ps7_post_config' command is executed.
18:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:01 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:01 INFO  : Memory regions updated for context APU
18:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:02 INFO  : 'con' command is executed.
18:05:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:05:02 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
18:07:50 INFO  : Disconnected from the channel tcfchan#72.
18:07:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:07:51 INFO  : 'jtag frequency' command is executed.
18:07:51 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
18:07:51 INFO  : Context for 'APU' is selected.
18:07:52 INFO  : System reset is completed.
18:07:55 INFO  : 'after 3000' command is executed.
18:07:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:07:57 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
18:07:57 INFO  : Context for 'APU' is selected.
18:07:57 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
18:07:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:57 INFO  : Context for 'APU' is selected.
18:07:58 INFO  : 'ps7_init' command is executed.
18:07:58 INFO  : 'ps7_post_config' command is executed.
18:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:59 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:59 INFO  : Memory regions updated for context APU
18:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:00 INFO  : 'con' command is executed.
18:08:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:08:00 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
18:58:40 INFO  : Disconnected from the channel tcfchan#73.
18:58:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:58:41 INFO  : 'jtag frequency' command is executed.
18:58:41 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
18:58:41 INFO  : Context for 'APU' is selected.
18:58:41 INFO  : System reset is completed.
18:58:44 INFO  : 'after 3000' command is executed.
18:58:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:58:47 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
18:58:47 INFO  : Context for 'APU' is selected.
18:58:47 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
18:58:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:47 INFO  : Context for 'APU' is selected.
18:58:48 INFO  : 'ps7_init' command is executed.
18:58:48 INFO  : 'ps7_post_config' command is executed.
18:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:48 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:48 INFO  : Memory regions updated for context APU
18:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:49 INFO  : 'con' command is executed.
18:58:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:58:49 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
19:02:28 INFO  : Disconnected from the channel tcfchan#74.
19:02:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:02:29 INFO  : 'jtag frequency' command is executed.
19:02:29 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
19:02:30 INFO  : Context for 'APU' is selected.
19:02:30 INFO  : System reset is completed.
19:02:33 INFO  : 'after 3000' command is executed.
19:02:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:02:35 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
19:02:35 INFO  : Context for 'APU' is selected.
19:02:35 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
19:02:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:35 INFO  : Context for 'APU' is selected.
19:02:36 INFO  : 'ps7_init' command is executed.
19:02:36 INFO  : 'ps7_post_config' command is executed.
19:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:37 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:37 INFO  : Memory regions updated for context APU
19:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:37 INFO  : 'con' command is executed.
19:02:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:02:37 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
19:08:56 INFO  : Disconnected from the channel tcfchan#75.
19:08:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:08:57 INFO  : 'jtag frequency' command is executed.
19:08:57 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
19:08:57 INFO  : Context for 'APU' is selected.
19:08:57 INFO  : System reset is completed.
19:09:00 INFO  : 'after 3000' command is executed.
19:09:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:09:03 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
19:09:03 INFO  : Context for 'APU' is selected.
19:09:03 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
19:09:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:03 INFO  : Context for 'APU' is selected.
19:09:04 INFO  : 'ps7_init' command is executed.
19:09:04 INFO  : 'ps7_post_config' command is executed.
19:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:05 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:05 INFO  : Memory regions updated for context APU
19:09:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:05 INFO  : 'con' command is executed.
19:09:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:09:05 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
19:11:30 INFO  : Disconnected from the channel tcfchan#76.
19:11:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:11:31 INFO  : 'jtag frequency' command is executed.
19:11:31 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
19:11:31 INFO  : Context for 'APU' is selected.
19:11:31 INFO  : System reset is completed.
19:11:34 INFO  : 'after 3000' command is executed.
19:11:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:11:37 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
19:11:37 INFO  : Context for 'APU' is selected.
19:11:37 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
19:11:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:37 INFO  : Context for 'APU' is selected.
19:11:38 INFO  : 'ps7_init' command is executed.
19:11:38 INFO  : 'ps7_post_config' command is executed.
19:11:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:39 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:39 INFO  : Memory regions updated for context APU
19:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:39 INFO  : 'con' command is executed.
19:11:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:11:39 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
19:27:14 INFO  : Disconnected from the channel tcfchan#77.
19:27:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:27:15 INFO  : 'jtag frequency' command is executed.
19:27:15 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
19:27:15 INFO  : Context for 'APU' is selected.
19:27:15 INFO  : System reset is completed.
19:27:18 INFO  : 'after 3000' command is executed.
19:27:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:27:21 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
19:27:21 INFO  : Context for 'APU' is selected.
19:27:21 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
19:27:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:21 INFO  : Context for 'APU' is selected.
19:27:22 INFO  : 'ps7_init' command is executed.
19:27:22 INFO  : 'ps7_post_config' command is executed.
19:27:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:23 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:23 INFO  : Memory regions updated for context APU
19:27:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:23 INFO  : 'con' command is executed.
19:27:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:27:23 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
19:41:22 INFO  : Disconnected from the channel tcfchan#78.
19:41:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:41:24 INFO  : 'jtag frequency' command is executed.
19:41:24 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
19:41:24 INFO  : Context for 'APU' is selected.
19:41:24 INFO  : System reset is completed.
19:41:27 INFO  : 'after 3000' command is executed.
19:41:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:41:30 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
19:41:30 INFO  : Context for 'APU' is selected.
19:41:30 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
19:41:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:30 INFO  : Context for 'APU' is selected.
19:41:31 INFO  : 'ps7_init' command is executed.
19:41:31 INFO  : 'ps7_post_config' command is executed.
19:41:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:32 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:32 INFO  : Memory regions updated for context APU
19:41:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:32 INFO  : 'con' command is executed.
19:41:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:41:32 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
20:11:35 INFO  : Disconnected from the channel tcfchan#79.
20:11:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:11:37 INFO  : 'jtag frequency' command is executed.
20:11:37 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
20:11:37 INFO  : Context for 'APU' is selected.
20:11:37 INFO  : System reset is completed.
20:11:40 INFO  : 'after 3000' command is executed.
20:11:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:11:42 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
20:11:42 INFO  : Context for 'APU' is selected.
20:11:42 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
20:11:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:42 INFO  : Context for 'APU' is selected.
20:11:43 INFO  : 'ps7_init' command is executed.
20:11:43 INFO  : 'ps7_post_config' command is executed.
20:11:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:44 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:44 INFO  : Memory regions updated for context APU
20:11:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:44 INFO  : 'con' command is executed.
20:11:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:11:44 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
20:16:16 INFO  : Disconnected from the channel tcfchan#80.
20:16:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:16:17 INFO  : 'jtag frequency' command is executed.
20:16:17 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
20:16:17 INFO  : Context for 'APU' is selected.
20:16:17 INFO  : System reset is completed.
20:16:20 INFO  : 'after 3000' command is executed.
20:16:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:16:23 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
20:16:23 INFO  : Context for 'APU' is selected.
20:16:23 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
20:16:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:23 INFO  : Context for 'APU' is selected.
20:16:24 INFO  : 'ps7_init' command is executed.
20:16:24 INFO  : 'ps7_post_config' command is executed.
20:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:24 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:24 INFO  : Memory regions updated for context APU
20:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:25 INFO  : 'con' command is executed.
20:16:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:16:25 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
20:38:33 INFO  : Disconnected from the channel tcfchan#81.
20:38:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:38:34 INFO  : 'jtag frequency' command is executed.
20:38:34 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
20:38:34 INFO  : Context for 'APU' is selected.
20:38:34 INFO  : System reset is completed.
20:38:37 INFO  : 'after 3000' command is executed.
20:38:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:38:40 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
20:38:40 INFO  : Context for 'APU' is selected.
20:38:40 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
20:38:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:40 INFO  : Context for 'APU' is selected.
20:38:41 INFO  : 'ps7_init' command is executed.
20:38:41 INFO  : 'ps7_post_config' command is executed.
20:38:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:41 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:41 INFO  : Memory regions updated for context APU
20:38:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:41 INFO  : 'con' command is executed.
20:38:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:38:41 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
20:45:41 INFO  : Disconnected from the channel tcfchan#82.
20:45:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:45:42 INFO  : 'jtag frequency' command is executed.
20:45:42 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
20:45:42 INFO  : Context for 'APU' is selected.
20:45:42 INFO  : System reset is completed.
20:45:45 INFO  : 'after 3000' command is executed.
20:45:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:45:47 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
20:45:47 INFO  : Context for 'APU' is selected.
20:45:48 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
20:45:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:48 INFO  : Context for 'APU' is selected.
20:45:48 INFO  : 'ps7_init' command is executed.
20:45:48 INFO  : 'ps7_post_config' command is executed.
20:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:49 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:49 INFO  : Memory regions updated for context APU
20:45:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:49 INFO  : 'con' command is executed.
20:45:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:45:49 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
21:14:37 INFO  : Disconnected from the channel tcfchan#83.
21:14:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:14:39 INFO  : 'jtag frequency' command is executed.
21:14:39 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
21:14:39 INFO  : Context for 'APU' is selected.
21:14:39 INFO  : System reset is completed.
21:14:42 INFO  : 'after 3000' command is executed.
21:14:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:14:44 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
21:14:45 INFO  : Context for 'APU' is selected.
21:14:45 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
21:14:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:45 INFO  : Context for 'APU' is selected.
21:14:46 INFO  : 'ps7_init' command is executed.
21:14:46 INFO  : 'ps7_post_config' command is executed.
21:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:46 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:46 INFO  : Memory regions updated for context APU
21:14:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:47 INFO  : 'con' command is executed.
21:14:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:14:47 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
21:17:11 INFO  : Disconnected from the channel tcfchan#84.
21:17:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:17:13 INFO  : 'jtag frequency' command is executed.
21:17:13 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
21:17:13 INFO  : Context for 'APU' is selected.
21:17:13 INFO  : System reset is completed.
21:17:16 INFO  : 'after 3000' command is executed.
21:17:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:17:18 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
21:17:18 INFO  : Context for 'APU' is selected.
21:17:18 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
21:17:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:18 INFO  : Context for 'APU' is selected.
21:17:19 INFO  : 'ps7_init' command is executed.
21:17:19 INFO  : 'ps7_post_config' command is executed.
21:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:20 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:20 INFO  : Memory regions updated for context APU
21:17:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:20 INFO  : 'con' command is executed.
21:17:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:17:20 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
21:22:24 INFO  : Disconnected from the channel tcfchan#85.
21:22:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:22:25 INFO  : 'jtag frequency' command is executed.
21:22:25 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
21:22:25 INFO  : Context for 'APU' is selected.
21:22:25 INFO  : System reset is completed.
21:22:28 INFO  : 'after 3000' command is executed.
21:22:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:22:31 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
21:22:31 INFO  : Context for 'APU' is selected.
21:22:31 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
21:22:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:31 INFO  : Context for 'APU' is selected.
21:22:32 INFO  : 'ps7_init' command is executed.
21:22:32 INFO  : 'ps7_post_config' command is executed.
21:22:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:32 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:22:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:32 INFO  : Memory regions updated for context APU
21:22:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:33 INFO  : 'con' command is executed.
21:22:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:22:33 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
21:43:55 INFO  : Disconnected from the channel tcfchan#86.
21:43:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:43:56 INFO  : 'jtag frequency' command is executed.
21:43:56 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
21:43:56 INFO  : Context for 'APU' is selected.
21:43:56 INFO  : System reset is completed.
21:43:59 INFO  : 'after 3000' command is executed.
21:43:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:44:02 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
21:44:02 INFO  : Context for 'APU' is selected.
21:44:02 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
21:44:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:02 INFO  : Context for 'APU' is selected.
21:44:03 INFO  : 'ps7_init' command is executed.
21:44:03 INFO  : 'ps7_post_config' command is executed.
21:44:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:04 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:04 INFO  : Memory regions updated for context APU
21:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:04 INFO  : 'con' command is executed.
21:44:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:44:04 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
11:01:24 INFO  : Disconnected from the channel tcfchan#87.
11:01:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:01:25 INFO  : 'jtag frequency' command is executed.
11:01:25 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
11:01:25 INFO  : Context for 'APU' is selected.
11:01:25 INFO  : System reset is completed.
11:01:28 INFO  : 'after 3000' command is executed.
11:01:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:01:30 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
11:01:31 INFO  : Context for 'APU' is selected.
11:01:31 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
11:01:31 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:31 INFO  : Context for 'APU' is selected.
11:01:31 INFO  : 'ps7_init' command is executed.
11:01:31 INFO  : 'ps7_post_config' command is executed.
11:01:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:32 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:32 INFO  : Memory regions updated for context APU
11:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:33 INFO  : 'con' command is executed.
11:01:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:01:33 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
11:55:42 INFO  : Disconnected from the channel tcfchan#88.
11:55:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:55:43 INFO  : 'jtag frequency' command is executed.
11:55:43 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
11:55:43 INFO  : Context for 'APU' is selected.
11:55:43 INFO  : System reset is completed.
11:55:46 INFO  : 'after 3000' command is executed.
11:55:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:55:49 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
11:55:49 INFO  : Context for 'APU' is selected.
11:55:49 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
11:55:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:49 INFO  : Context for 'APU' is selected.
11:55:50 INFO  : 'ps7_init' command is executed.
11:55:50 INFO  : 'ps7_post_config' command is executed.
11:55:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:50 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:55:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

11:55:50 INFO  : Memory regions updated for context APU
11:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:51 INFO  : 'con' command is executed.
11:55:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:55:51 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
11:56:44 INFO  : Disconnected from the channel tcfchan#89.
11:56:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:56:45 INFO  : 'jtag frequency' command is executed.
11:56:45 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
11:56:45 INFO  : Context for 'APU' is selected.
11:56:45 INFO  : System reset is completed.
11:56:48 INFO  : 'after 3000' command is executed.
11:56:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:56:51 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
11:56:51 INFO  : Context for 'APU' is selected.
11:56:51 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
11:56:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:51 INFO  : Context for 'APU' is selected.
11:56:52 INFO  : 'ps7_init' command is executed.
11:56:52 INFO  : 'ps7_post_config' command is executed.
11:56:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:52 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:56:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:52 INFO  : Memory regions updated for context APU
11:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:53 INFO  : 'con' command is executed.
11:56:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:56:53 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
12:00:47 INFO  : Disconnected from the channel tcfchan#90.
12:00:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:00:48 INFO  : 'jtag frequency' command is executed.
12:00:48 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
12:00:48 INFO  : Context for 'APU' is selected.
12:00:48 INFO  : System reset is completed.
12:00:51 INFO  : 'after 3000' command is executed.
12:00:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:00:54 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
12:00:54 INFO  : Context for 'APU' is selected.
12:00:54 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
12:00:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:54 INFO  : Context for 'APU' is selected.
12:00:55 INFO  : 'ps7_init' command is executed.
12:00:55 INFO  : 'ps7_post_config' command is executed.
12:00:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:55 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:55 INFO  : Memory regions updated for context APU
12:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:56 INFO  : 'con' command is executed.
12:00:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:00:56 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
12:30:47 INFO  : Disconnected from the channel tcfchan#91.
12:30:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:30:49 INFO  : 'jtag frequency' command is executed.
12:30:49 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
12:30:49 INFO  : Context for 'APU' is selected.
12:30:49 INFO  : System reset is completed.
12:30:52 INFO  : 'after 3000' command is executed.
12:30:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:30:54 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
12:30:55 INFO  : Context for 'APU' is selected.
12:30:55 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
12:30:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:55 INFO  : Context for 'APU' is selected.
12:30:55 INFO  : 'ps7_init' command is executed.
12:30:56 INFO  : 'ps7_post_config' command is executed.
12:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:56 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:56 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:56 INFO  : Memory regions updated for context APU
12:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:57 INFO  : 'con' command is executed.
12:30:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:30:57 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
12:33:51 INFO  : Disconnected from the channel tcfchan#92.
12:33:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:33:52 INFO  : 'jtag frequency' command is executed.
12:33:52 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
12:33:52 INFO  : Context for 'APU' is selected.
12:33:52 INFO  : System reset is completed.
12:33:55 INFO  : 'after 3000' command is executed.
12:33:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:33:57 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
12:33:57 INFO  : Context for 'APU' is selected.
12:33:57 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
12:33:57 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:57 INFO  : Context for 'APU' is selected.
12:33:58 INFO  : 'ps7_init' command is executed.
12:33:58 INFO  : 'ps7_post_config' command is executed.
12:33:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:59 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:59 INFO  : Memory regions updated for context APU
12:33:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:00 INFO  : 'con' command is executed.
12:34:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:34:00 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
12:34:23 INFO  : Disconnected from the channel tcfchan#93.
12:34:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:34:24 INFO  : 'jtag frequency' command is executed.
12:34:24 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
12:34:24 INFO  : Context for 'APU' is selected.
12:34:24 INFO  : System reset is completed.
12:34:27 INFO  : 'after 3000' command is executed.
12:34:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:34:29 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
12:34:29 INFO  : Context for 'APU' is selected.
12:34:29 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
12:34:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:30 INFO  : Context for 'APU' is selected.
12:34:30 INFO  : 'ps7_init' command is executed.
12:34:30 INFO  : 'ps7_post_config' command is executed.
12:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:31 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:31 INFO  : Memory regions updated for context APU
12:34:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:31 INFO  : 'con' command is executed.
12:34:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:34:31 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
12:38:34 INFO  : Disconnected from the channel tcfchan#94.
12:38:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:38:35 INFO  : 'jtag frequency' command is executed.
12:38:35 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
12:38:35 INFO  : Context for 'APU' is selected.
12:38:35 INFO  : System reset is completed.
12:38:38 INFO  : 'after 3000' command is executed.
12:38:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:38:41 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
12:38:41 INFO  : Context for 'APU' is selected.
12:38:41 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
12:38:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:41 INFO  : Context for 'APU' is selected.
12:38:42 INFO  : 'ps7_init' command is executed.
12:38:42 INFO  : 'ps7_post_config' command is executed.
12:38:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:42 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:38:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:43 INFO  : Memory regions updated for context APU
12:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:43 INFO  : 'con' command is executed.
12:38:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:38:43 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
12:40:24 INFO  : Disconnected from the channel tcfchan#95.
12:40:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:40:26 INFO  : 'jtag frequency' command is executed.
12:40:26 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
12:40:26 INFO  : Context for 'APU' is selected.
12:40:26 INFO  : System reset is completed.
12:40:29 INFO  : 'after 3000' command is executed.
12:40:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:40:31 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
12:40:31 INFO  : Context for 'APU' is selected.
12:40:31 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
12:40:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:31 INFO  : Context for 'APU' is selected.
12:40:32 INFO  : 'ps7_init' command is executed.
12:40:32 INFO  : 'ps7_post_config' command is executed.
12:40:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:33 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:33 INFO  : Memory regions updated for context APU
12:40:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:33 INFO  : 'con' command is executed.
12:40:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:40:33 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
12:44:07 INFO  : Disconnected from the channel tcfchan#96.
12:44:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:44:08 INFO  : 'jtag frequency' command is executed.
12:44:08 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
12:44:08 INFO  : Context for 'APU' is selected.
12:44:08 INFO  : System reset is completed.
12:44:11 INFO  : 'after 3000' command is executed.
12:44:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:44:14 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
12:44:14 INFO  : Context for 'APU' is selected.
12:44:14 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
12:44:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:14 INFO  : Context for 'APU' is selected.
12:44:15 INFO  : 'ps7_init' command is executed.
12:44:15 INFO  : 'ps7_post_config' command is executed.
12:44:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:15 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:15 INFO  : Memory regions updated for context APU
12:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:16 INFO  : 'con' command is executed.
12:44:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:44:16 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
12:46:35 INFO  : Disconnected from the channel tcfchan#97.
12:46:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:46:36 INFO  : 'jtag frequency' command is executed.
12:46:36 INFO  : Sourcing of 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl' is done.
12:46:36 INFO  : Context for 'APU' is selected.
12:46:37 INFO  : System reset is completed.
12:46:40 INFO  : 'after 3000' command is executed.
12:46:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:46:42 INFO  : FPGA configured successfully with bitstream "C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit"
12:46:42 INFO  : Context for 'APU' is selected.
12:46:42 INFO  : Hardware design information is loaded from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf'.
12:46:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:42 INFO  : Context for 'APU' is selected.
12:46:43 INFO  : 'ps7_init' command is executed.
12:46:43 INFO  : 'ps7_post_config' command is executed.
12:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:44 INFO  : The application 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/bitstreams/mode1.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/sys_top_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend/nicap_test.sdk/zyncap_extend/Debug/zyncap_extend.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:44 INFO  : Memory regions updated for context APU
12:46:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:44 INFO  : 'con' command is executed.
12:46:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:46:44 INFO  : Launch script is exported to file 'C:\SHS\Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design\HW\nicap_extend\nicap_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zyncap_extend.elf_on_local.tcl'
