
sterownik_pokojowy.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b3c  0800013c  0800013c  0000113c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08005c78  08005c78  00006c78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ce4  08005ce4  00007418  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005ce4  08005ce4  00006ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005cec  08005cec  00007418  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005cec  08005cec  00006cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005cf0  08005cf0  00006cf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000418  20000000  08005cf4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006a4  20000418  0800610c  00007418  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000abc  0800610c  00007abc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007418  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011d31  00000000  00000000  00007441  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033dc  00000000  00000000  00019172  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001078  00000000  00000000  0001c550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c82  00000000  00000000  0001d5c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016bc9  00000000  00000000  0001e24a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015d33  00000000  00000000  00034e13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008651f  00000000  00000000  0004ab46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d1065  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000416c  00000000  00000000  000d10a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000d5214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	@ (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000418 	.word	0x20000418
 8000158:	00000000 	.word	0x00000000
 800015c:	08005c60 	.word	0x08005c60

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	@ (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	@ (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	@ (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000041c 	.word	0x2000041c
 8000178:	08005c60 	.word	0x08005c60

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b98c 	b.w	80004ac <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9d08      	ldr	r5, [sp, #32]
 80001b2:	468e      	mov	lr, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	4688      	mov	r8, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14a      	bne.n	8000252 <__udivmoddi4+0xa6>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4617      	mov	r7, r2
 80001c0:	d962      	bls.n	8000288 <__udivmoddi4+0xdc>
 80001c2:	fab2 f682 	clz	r6, r2
 80001c6:	b14e      	cbz	r6, 80001dc <__udivmoddi4+0x30>
 80001c8:	f1c6 0320 	rsb	r3, r6, #32
 80001cc:	fa01 f806 	lsl.w	r8, r1, r6
 80001d0:	fa20 f303 	lsr.w	r3, r0, r3
 80001d4:	40b7      	lsls	r7, r6
 80001d6:	ea43 0808 	orr.w	r8, r3, r8
 80001da:	40b4      	lsls	r4, r6
 80001dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80001e4:	fa1f fc87 	uxth.w	ip, r7
 80001e8:	fb0e 8811 	mls	r8, lr, r1, r8
 80001ec:	fb01 f20c 	mul.w	r2, r1, ip
 80001f0:	0c23      	lsrs	r3, r4, #16
 80001f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001f6:	429a      	cmp	r2, r3
 80001f8:	d909      	bls.n	800020e <__udivmoddi4+0x62>
 80001fa:	18fb      	adds	r3, r7, r3
 80001fc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000200:	f080 80eb 	bcs.w	80003da <__udivmoddi4+0x22e>
 8000204:	429a      	cmp	r2, r3
 8000206:	f240 80e8 	bls.w	80003da <__udivmoddi4+0x22e>
 800020a:	3902      	subs	r1, #2
 800020c:	443b      	add	r3, r7
 800020e:	1a9a      	subs	r2, r3, r2
 8000210:	fbb2 f0fe 	udiv	r0, r2, lr
 8000214:	fb0e 2210 	mls	r2, lr, r0, r2
 8000218:	fb00 fc0c 	mul.w	ip, r0, ip
 800021c:	b2a3      	uxth	r3, r4
 800021e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000222:	459c      	cmp	ip, r3
 8000224:	d909      	bls.n	800023a <__udivmoddi4+0x8e>
 8000226:	18fb      	adds	r3, r7, r3
 8000228:	f100 32ff 	add.w	r2, r0, #4294967295
 800022c:	f080 80d7 	bcs.w	80003de <__udivmoddi4+0x232>
 8000230:	459c      	cmp	ip, r3
 8000232:	f240 80d4 	bls.w	80003de <__udivmoddi4+0x232>
 8000236:	443b      	add	r3, r7
 8000238:	3802      	subs	r0, #2
 800023a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800023e:	2100      	movs	r1, #0
 8000240:	eba3 030c 	sub.w	r3, r3, ip
 8000244:	b11d      	cbz	r5, 800024e <__udivmoddi4+0xa2>
 8000246:	2200      	movs	r2, #0
 8000248:	40f3      	lsrs	r3, r6
 800024a:	e9c5 3200 	strd	r3, r2, [r5]
 800024e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000252:	428b      	cmp	r3, r1
 8000254:	d905      	bls.n	8000262 <__udivmoddi4+0xb6>
 8000256:	b10d      	cbz	r5, 800025c <__udivmoddi4+0xb0>
 8000258:	e9c5 0100 	strd	r0, r1, [r5]
 800025c:	2100      	movs	r1, #0
 800025e:	4608      	mov	r0, r1
 8000260:	e7f5      	b.n	800024e <__udivmoddi4+0xa2>
 8000262:	fab3 f183 	clz	r1, r3
 8000266:	2900      	cmp	r1, #0
 8000268:	d146      	bne.n	80002f8 <__udivmoddi4+0x14c>
 800026a:	4573      	cmp	r3, lr
 800026c:	d302      	bcc.n	8000274 <__udivmoddi4+0xc8>
 800026e:	4282      	cmp	r2, r0
 8000270:	f200 8108 	bhi.w	8000484 <__udivmoddi4+0x2d8>
 8000274:	1a84      	subs	r4, r0, r2
 8000276:	eb6e 0203 	sbc.w	r2, lr, r3
 800027a:	2001      	movs	r0, #1
 800027c:	4690      	mov	r8, r2
 800027e:	2d00      	cmp	r5, #0
 8000280:	d0e5      	beq.n	800024e <__udivmoddi4+0xa2>
 8000282:	e9c5 4800 	strd	r4, r8, [r5]
 8000286:	e7e2      	b.n	800024e <__udivmoddi4+0xa2>
 8000288:	2a00      	cmp	r2, #0
 800028a:	f000 8091 	beq.w	80003b0 <__udivmoddi4+0x204>
 800028e:	fab2 f682 	clz	r6, r2
 8000292:	2e00      	cmp	r6, #0
 8000294:	f040 80a5 	bne.w	80003e2 <__udivmoddi4+0x236>
 8000298:	1a8a      	subs	r2, r1, r2
 800029a:	2101      	movs	r1, #1
 800029c:	0c03      	lsrs	r3, r0, #16
 800029e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002a2:	b280      	uxth	r0, r0
 80002a4:	b2bc      	uxth	r4, r7
 80002a6:	fbb2 fcfe 	udiv	ip, r2, lr
 80002aa:	fb0e 221c 	mls	r2, lr, ip, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb04 f20c 	mul.w	r2, r4, ip
 80002b6:	429a      	cmp	r2, r3
 80002b8:	d907      	bls.n	80002ca <__udivmoddi4+0x11e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f10c 38ff 	add.w	r8, ip, #4294967295
 80002c0:	d202      	bcs.n	80002c8 <__udivmoddi4+0x11c>
 80002c2:	429a      	cmp	r2, r3
 80002c4:	f200 80e3 	bhi.w	800048e <__udivmoddi4+0x2e2>
 80002c8:	46c4      	mov	ip, r8
 80002ca:	1a9b      	subs	r3, r3, r2
 80002cc:	fbb3 f2fe 	udiv	r2, r3, lr
 80002d0:	fb0e 3312 	mls	r3, lr, r2, r3
 80002d4:	fb02 f404 	mul.w	r4, r2, r4
 80002d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002dc:	429c      	cmp	r4, r3
 80002de:	d907      	bls.n	80002f0 <__udivmoddi4+0x144>
 80002e0:	18fb      	adds	r3, r7, r3
 80002e2:	f102 30ff 	add.w	r0, r2, #4294967295
 80002e6:	d202      	bcs.n	80002ee <__udivmoddi4+0x142>
 80002e8:	429c      	cmp	r4, r3
 80002ea:	f200 80cd 	bhi.w	8000488 <__udivmoddi4+0x2dc>
 80002ee:	4602      	mov	r2, r0
 80002f0:	1b1b      	subs	r3, r3, r4
 80002f2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80002f6:	e7a5      	b.n	8000244 <__udivmoddi4+0x98>
 80002f8:	f1c1 0620 	rsb	r6, r1, #32
 80002fc:	408b      	lsls	r3, r1
 80002fe:	fa22 f706 	lsr.w	r7, r2, r6
 8000302:	431f      	orrs	r7, r3
 8000304:	fa2e fa06 	lsr.w	sl, lr, r6
 8000308:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800030c:	fbba f8f9 	udiv	r8, sl, r9
 8000310:	fa0e fe01 	lsl.w	lr, lr, r1
 8000314:	fa20 f306 	lsr.w	r3, r0, r6
 8000318:	fb09 aa18 	mls	sl, r9, r8, sl
 800031c:	fa1f fc87 	uxth.w	ip, r7
 8000320:	ea43 030e 	orr.w	r3, r3, lr
 8000324:	fa00 fe01 	lsl.w	lr, r0, r1
 8000328:	fb08 f00c 	mul.w	r0, r8, ip
 800032c:	0c1c      	lsrs	r4, r3, #16
 800032e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000332:	42a0      	cmp	r0, r4
 8000334:	fa02 f201 	lsl.w	r2, r2, r1
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x1a4>
 800033a:	193c      	adds	r4, r7, r4
 800033c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000340:	f080 809e 	bcs.w	8000480 <__udivmoddi4+0x2d4>
 8000344:	42a0      	cmp	r0, r4
 8000346:	f240 809b 	bls.w	8000480 <__udivmoddi4+0x2d4>
 800034a:	f1a8 0802 	sub.w	r8, r8, #2
 800034e:	443c      	add	r4, r7
 8000350:	1a24      	subs	r4, r4, r0
 8000352:	b298      	uxth	r0, r3
 8000354:	fbb4 f3f9 	udiv	r3, r4, r9
 8000358:	fb09 4413 	mls	r4, r9, r3, r4
 800035c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000360:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000364:	45a4      	cmp	ip, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x1d0>
 8000368:	193c      	adds	r4, r7, r4
 800036a:	f103 30ff 	add.w	r0, r3, #4294967295
 800036e:	f080 8085 	bcs.w	800047c <__udivmoddi4+0x2d0>
 8000372:	45a4      	cmp	ip, r4
 8000374:	f240 8082 	bls.w	800047c <__udivmoddi4+0x2d0>
 8000378:	3b02      	subs	r3, #2
 800037a:	443c      	add	r4, r7
 800037c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000380:	eba4 040c 	sub.w	r4, r4, ip
 8000384:	fba0 8c02 	umull	r8, ip, r0, r2
 8000388:	4564      	cmp	r4, ip
 800038a:	4643      	mov	r3, r8
 800038c:	46e1      	mov	r9, ip
 800038e:	d364      	bcc.n	800045a <__udivmoddi4+0x2ae>
 8000390:	d061      	beq.n	8000456 <__udivmoddi4+0x2aa>
 8000392:	b15d      	cbz	r5, 80003ac <__udivmoddi4+0x200>
 8000394:	ebbe 0203 	subs.w	r2, lr, r3
 8000398:	eb64 0409 	sbc.w	r4, r4, r9
 800039c:	fa04 f606 	lsl.w	r6, r4, r6
 80003a0:	fa22 f301 	lsr.w	r3, r2, r1
 80003a4:	431e      	orrs	r6, r3
 80003a6:	40cc      	lsrs	r4, r1
 80003a8:	e9c5 6400 	strd	r6, r4, [r5]
 80003ac:	2100      	movs	r1, #0
 80003ae:	e74e      	b.n	800024e <__udivmoddi4+0xa2>
 80003b0:	fbb1 fcf2 	udiv	ip, r1, r2
 80003b4:	0c01      	lsrs	r1, r0, #16
 80003b6:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80003ba:	b280      	uxth	r0, r0
 80003bc:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003c0:	463b      	mov	r3, r7
 80003c2:	fbb1 f1f7 	udiv	r1, r1, r7
 80003c6:	4638      	mov	r0, r7
 80003c8:	463c      	mov	r4, r7
 80003ca:	46b8      	mov	r8, r7
 80003cc:	46be      	mov	lr, r7
 80003ce:	2620      	movs	r6, #32
 80003d0:	eba2 0208 	sub.w	r2, r2, r8
 80003d4:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003d8:	e765      	b.n	80002a6 <__udivmoddi4+0xfa>
 80003da:	4601      	mov	r1, r0
 80003dc:	e717      	b.n	800020e <__udivmoddi4+0x62>
 80003de:	4610      	mov	r0, r2
 80003e0:	e72b      	b.n	800023a <__udivmoddi4+0x8e>
 80003e2:	f1c6 0120 	rsb	r1, r6, #32
 80003e6:	fa2e fc01 	lsr.w	ip, lr, r1
 80003ea:	40b7      	lsls	r7, r6
 80003ec:	fa0e fe06 	lsl.w	lr, lr, r6
 80003f0:	fa20 f101 	lsr.w	r1, r0, r1
 80003f4:	ea41 010e 	orr.w	r1, r1, lr
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	fbbc f8fe 	udiv	r8, ip, lr
 8000400:	b2bc      	uxth	r4, r7
 8000402:	fb0e cc18 	mls	ip, lr, r8, ip
 8000406:	fb08 f904 	mul.w	r9, r8, r4
 800040a:	0c0a      	lsrs	r2, r1, #16
 800040c:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000410:	40b0      	lsls	r0, r6
 8000412:	4591      	cmp	r9, r2
 8000414:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000418:	b280      	uxth	r0, r0
 800041a:	d93e      	bls.n	800049a <__udivmoddi4+0x2ee>
 800041c:	18ba      	adds	r2, r7, r2
 800041e:	f108 3cff 	add.w	ip, r8, #4294967295
 8000422:	d201      	bcs.n	8000428 <__udivmoddi4+0x27c>
 8000424:	4591      	cmp	r9, r2
 8000426:	d81f      	bhi.n	8000468 <__udivmoddi4+0x2bc>
 8000428:	eba2 0209 	sub.w	r2, r2, r9
 800042c:	fbb2 f9fe 	udiv	r9, r2, lr
 8000430:	fb09 f804 	mul.w	r8, r9, r4
 8000434:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000438:	b28a      	uxth	r2, r1
 800043a:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 800043e:	4542      	cmp	r2, r8
 8000440:	d229      	bcs.n	8000496 <__udivmoddi4+0x2ea>
 8000442:	18ba      	adds	r2, r7, r2
 8000444:	f109 31ff 	add.w	r1, r9, #4294967295
 8000448:	d2c2      	bcs.n	80003d0 <__udivmoddi4+0x224>
 800044a:	4542      	cmp	r2, r8
 800044c:	d2c0      	bcs.n	80003d0 <__udivmoddi4+0x224>
 800044e:	f1a9 0102 	sub.w	r1, r9, #2
 8000452:	443a      	add	r2, r7
 8000454:	e7bc      	b.n	80003d0 <__udivmoddi4+0x224>
 8000456:	45c6      	cmp	lr, r8
 8000458:	d29b      	bcs.n	8000392 <__udivmoddi4+0x1e6>
 800045a:	ebb8 0302 	subs.w	r3, r8, r2
 800045e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000462:	3801      	subs	r0, #1
 8000464:	46e1      	mov	r9, ip
 8000466:	e794      	b.n	8000392 <__udivmoddi4+0x1e6>
 8000468:	eba7 0909 	sub.w	r9, r7, r9
 800046c:	444a      	add	r2, r9
 800046e:	fbb2 f9fe 	udiv	r9, r2, lr
 8000472:	f1a8 0c02 	sub.w	ip, r8, #2
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	e7db      	b.n	8000434 <__udivmoddi4+0x288>
 800047c:	4603      	mov	r3, r0
 800047e:	e77d      	b.n	800037c <__udivmoddi4+0x1d0>
 8000480:	46d0      	mov	r8, sl
 8000482:	e765      	b.n	8000350 <__udivmoddi4+0x1a4>
 8000484:	4608      	mov	r0, r1
 8000486:	e6fa      	b.n	800027e <__udivmoddi4+0xd2>
 8000488:	443b      	add	r3, r7
 800048a:	3a02      	subs	r2, #2
 800048c:	e730      	b.n	80002f0 <__udivmoddi4+0x144>
 800048e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000492:	443b      	add	r3, r7
 8000494:	e719      	b.n	80002ca <__udivmoddi4+0x11e>
 8000496:	4649      	mov	r1, r9
 8000498:	e79a      	b.n	80003d0 <__udivmoddi4+0x224>
 800049a:	eba2 0209 	sub.w	r2, r2, r9
 800049e:	fbb2 f9fe 	udiv	r9, r2, lr
 80004a2:	46c4      	mov	ip, r8
 80004a4:	fb09 f804 	mul.w	r8, r9, r4
 80004a8:	e7c4      	b.n	8000434 <__udivmoddi4+0x288>
 80004aa:	bf00      	nop

080004ac <__aeabi_idiv0>:
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop

080004b0 <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b084      	sub	sp, #16
 80004b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004b6:	1d3b      	adds	r3, r7, #4
 80004b8:	2200      	movs	r2, #0
 80004ba:	601a      	str	r2, [r3, #0]
 80004bc:	605a      	str	r2, [r3, #4]
 80004be:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80004c0:	4b34      	ldr	r3, [pc, #208]	@ (8000594 <MX_ADC_Init+0xe4>)
 80004c2:	4a35      	ldr	r2, [pc, #212]	@ (8000598 <MX_ADC_Init+0xe8>)
 80004c4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80004c6:	4b33      	ldr	r3, [pc, #204]	@ (8000594 <MX_ADC_Init+0xe4>)
 80004c8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80004cc:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80004ce:	4b31      	ldr	r3, [pc, #196]	@ (8000594 <MX_ADC_Init+0xe4>)
 80004d0:	2200      	movs	r2, #0
 80004d2:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80004d4:	4b2f      	ldr	r3, [pc, #188]	@ (8000594 <MX_ADC_Init+0xe4>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80004da:	4b2e      	ldr	r3, [pc, #184]	@ (8000594 <MX_ADC_Init+0xe4>)
 80004dc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80004e0:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80004e2:	4b2c      	ldr	r3, [pc, #176]	@ (8000594 <MX_ADC_Init+0xe4>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 80004e8:	4b2a      	ldr	r3, [pc, #168]	@ (8000594 <MX_ADC_Init+0xe4>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 80004ee:	4b29      	ldr	r3, [pc, #164]	@ (8000594 <MX_ADC_Init+0xe4>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 80004f4:	4b27      	ldr	r3, [pc, #156]	@ (8000594 <MX_ADC_Init+0xe4>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = ENABLE;
 80004fa:	4b26      	ldr	r3, [pc, #152]	@ (8000594 <MX_ADC_Init+0xe4>)
 80004fc:	2201      	movs	r2, #1
 80004fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc.Init.NbrOfConversion = 3;
 8000502:	4b24      	ldr	r3, [pc, #144]	@ (8000594 <MX_ADC_Init+0xe4>)
 8000504:	2203      	movs	r2, #3
 8000506:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000508:	4b22      	ldr	r3, [pc, #136]	@ (8000594 <MX_ADC_Init+0xe4>)
 800050a:	2200      	movs	r2, #0
 800050c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000510:	4b20      	ldr	r3, [pc, #128]	@ (8000594 <MX_ADC_Init+0xe4>)
 8000512:	2210      	movs	r2, #16
 8000514:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000516:	4b1f      	ldr	r3, [pc, #124]	@ (8000594 <MX_ADC_Init+0xe4>)
 8000518:	2200      	movs	r2, #0
 800051a:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.DMAContinuousRequests = ENABLE;
 800051c:	4b1d      	ldr	r3, [pc, #116]	@ (8000594 <MX_ADC_Init+0xe4>)
 800051e:	2201      	movs	r2, #1
 8000520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000524:	481b      	ldr	r0, [pc, #108]	@ (8000594 <MX_ADC_Init+0xe4>)
 8000526:	f001 fa75 	bl	8001a14 <HAL_ADC_Init>
 800052a:	4603      	mov	r3, r0
 800052c:	2b00      	cmp	r3, #0
 800052e:	d001      	beq.n	8000534 <MX_ADC_Init+0x84>
  {
    Error_Handler();
 8000530:	f000 fb1c 	bl	8000b6c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000534:	2301      	movs	r3, #1
 8000536:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000538:	2301      	movs	r3, #1
 800053a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_48CYCLES;
 800053c:	2304      	movs	r3, #4
 800053e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000540:	1d3b      	adds	r3, r7, #4
 8000542:	4619      	mov	r1, r3
 8000544:	4813      	ldr	r0, [pc, #76]	@ (8000594 <MX_ADC_Init+0xe4>)
 8000546:	f001 fdb7 	bl	80020b8 <HAL_ADC_ConfigChannel>
 800054a:	4603      	mov	r3, r0
 800054c:	2b00      	cmp	r3, #0
 800054e:	d001      	beq.n	8000554 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8000550:	f000 fb0c 	bl	8000b6c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000554:	2302      	movs	r3, #2
 8000556:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000558:	2302      	movs	r3, #2
 800055a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800055c:	1d3b      	adds	r3, r7, #4
 800055e:	4619      	mov	r1, r3
 8000560:	480c      	ldr	r0, [pc, #48]	@ (8000594 <MX_ADC_Init+0xe4>)
 8000562:	f001 fda9 	bl	80020b8 <HAL_ADC_ConfigChannel>
 8000566:	4603      	mov	r3, r0
 8000568:	2b00      	cmp	r3, #0
 800056a:	d001      	beq.n	8000570 <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 800056c:	f000 fafe 	bl	8000b6c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000570:	2303      	movs	r3, #3
 8000572:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000574:	2303      	movs	r3, #3
 8000576:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000578:	1d3b      	adds	r3, r7, #4
 800057a:	4619      	mov	r1, r3
 800057c:	4805      	ldr	r0, [pc, #20]	@ (8000594 <MX_ADC_Init+0xe4>)
 800057e:	f001 fd9b 	bl	80020b8 <HAL_ADC_ConfigChannel>
 8000582:	4603      	mov	r3, r0
 8000584:	2b00      	cmp	r3, #0
 8000586:	d001      	beq.n	800058c <MX_ADC_Init+0xdc>
  {
    Error_Handler();
 8000588:	f000 faf0 	bl	8000b6c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800058c:	bf00      	nop
 800058e:	3710      	adds	r7, #16
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	20000434 	.word	0x20000434
 8000598:	40012400 	.word	0x40012400

0800059c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b08a      	sub	sp, #40	@ 0x28
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a4:	f107 0314 	add.w	r3, r7, #20
 80005a8:	2200      	movs	r2, #0
 80005aa:	601a      	str	r2, [r3, #0]
 80005ac:	605a      	str	r2, [r3, #4]
 80005ae:	609a      	str	r2, [r3, #8]
 80005b0:	60da      	str	r2, [r3, #12]
 80005b2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a2d      	ldr	r2, [pc, #180]	@ (8000670 <HAL_ADC_MspInit+0xd4>)
 80005ba:	4293      	cmp	r3, r2
 80005bc:	d154      	bne.n	8000668 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80005be:	4b2d      	ldr	r3, [pc, #180]	@ (8000674 <HAL_ADC_MspInit+0xd8>)
 80005c0:	6a1b      	ldr	r3, [r3, #32]
 80005c2:	4a2c      	ldr	r2, [pc, #176]	@ (8000674 <HAL_ADC_MspInit+0xd8>)
 80005c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80005c8:	6213      	str	r3, [r2, #32]
 80005ca:	4b2a      	ldr	r3, [pc, #168]	@ (8000674 <HAL_ADC_MspInit+0xd8>)
 80005cc:	6a1b      	ldr	r3, [r3, #32]
 80005ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80005d2:	613b      	str	r3, [r7, #16]
 80005d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d6:	4b27      	ldr	r3, [pc, #156]	@ (8000674 <HAL_ADC_MspInit+0xd8>)
 80005d8:	69db      	ldr	r3, [r3, #28]
 80005da:	4a26      	ldr	r2, [pc, #152]	@ (8000674 <HAL_ADC_MspInit+0xd8>)
 80005dc:	f043 0301 	orr.w	r3, r3, #1
 80005e0:	61d3      	str	r3, [r2, #28]
 80005e2:	4b24      	ldr	r3, [pc, #144]	@ (8000674 <HAL_ADC_MspInit+0xd8>)
 80005e4:	69db      	ldr	r3, [r3, #28]
 80005e6:	f003 0301 	and.w	r3, r3, #1
 80005ea:	60fb      	str	r3, [r7, #12]
 80005ec:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA1     ------> ADC_IN1
    PA2     ------> ADC_IN2
    PA3     ------> ADC_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80005ee:	230e      	movs	r3, #14
 80005f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005f2:	2303      	movs	r3, #3
 80005f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f6:	2300      	movs	r3, #0
 80005f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005fa:	f107 0314 	add.w	r3, r7, #20
 80005fe:	4619      	mov	r1, r3
 8000600:	481d      	ldr	r0, [pc, #116]	@ (8000678 <HAL_ADC_MspInit+0xdc>)
 8000602:	f002 faad 	bl	8002b60 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000606:	4b1d      	ldr	r3, [pc, #116]	@ (800067c <HAL_ADC_MspInit+0xe0>)
 8000608:	4a1d      	ldr	r2, [pc, #116]	@ (8000680 <HAL_ADC_MspInit+0xe4>)
 800060a:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800060c:	4b1b      	ldr	r3, [pc, #108]	@ (800067c <HAL_ADC_MspInit+0xe0>)
 800060e:	2200      	movs	r2, #0
 8000610:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000612:	4b1a      	ldr	r3, [pc, #104]	@ (800067c <HAL_ADC_MspInit+0xe0>)
 8000614:	2200      	movs	r2, #0
 8000616:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000618:	4b18      	ldr	r3, [pc, #96]	@ (800067c <HAL_ADC_MspInit+0xe0>)
 800061a:	2280      	movs	r2, #128	@ 0x80
 800061c:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800061e:	4b17      	ldr	r3, [pc, #92]	@ (800067c <HAL_ADC_MspInit+0xe0>)
 8000620:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000624:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000626:	4b15      	ldr	r3, [pc, #84]	@ (800067c <HAL_ADC_MspInit+0xe0>)
 8000628:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800062c:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 800062e:	4b13      	ldr	r3, [pc, #76]	@ (800067c <HAL_ADC_MspInit+0xe0>)
 8000630:	2220      	movs	r2, #32
 8000632:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000634:	4b11      	ldr	r3, [pc, #68]	@ (800067c <HAL_ADC_MspInit+0xe0>)
 8000636:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 800063a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 800063c:	480f      	ldr	r0, [pc, #60]	@ (800067c <HAL_ADC_MspInit+0xe0>)
 800063e:	f002 f87b 	bl	8002738 <HAL_DMA_Init>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8000648:	f000 fa90 	bl	8000b6c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	4a0b      	ldr	r2, [pc, #44]	@ (800067c <HAL_ADC_MspInit+0xe0>)
 8000650:	645a      	str	r2, [r3, #68]	@ 0x44
 8000652:	4a0a      	ldr	r2, [pc, #40]	@ (800067c <HAL_ADC_MspInit+0xe0>)
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8000658:	2200      	movs	r2, #0
 800065a:	2100      	movs	r1, #0
 800065c:	2012      	movs	r0, #18
 800065e:	f002 f834 	bl	80026ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000662:	2012      	movs	r0, #18
 8000664:	f002 f84d 	bl	8002702 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000668:	bf00      	nop
 800066a:	3728      	adds	r7, #40	@ 0x28
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	40012400 	.word	0x40012400
 8000674:	40023800 	.word	0x40023800
 8000678:	40020000 	.word	0x40020000
 800067c:	20000488 	.word	0x20000488
 8000680:	40026008 	.word	0x40026008

08000684 <adc_filter>:
#define ADC_REF_MV  3300   // zmień jeśli masz inną referencję
#define DIV_FACTOR  2      // mnożnik korekcyjny dzielnika

// ---- Filtr średniej kroczącej ----
static uint16_t adc_filter(uint8_t ch, uint16_t new_sample)
{
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	460a      	mov	r2, r1
 800068e:	71fb      	strb	r3, [r7, #7]
 8000690:	4613      	mov	r3, r2
 8000692:	80bb      	strh	r3, [r7, #4]
    adc_sum[ch] -= adc_buffer[ch][adc_index[ch]];
 8000694:	79fb      	ldrb	r3, [r7, #7]
 8000696:	4a29      	ldr	r2, [pc, #164]	@ (800073c <adc_filter+0xb8>)
 8000698:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800069c:	79fb      	ldrb	r3, [r7, #7]
 800069e:	79f9      	ldrb	r1, [r7, #7]
 80006a0:	4827      	ldr	r0, [pc, #156]	@ (8000740 <adc_filter+0xbc>)
 80006a2:	5c41      	ldrb	r1, [r0, r1]
 80006a4:	4608      	mov	r0, r1
 80006a6:	4927      	ldr	r1, [pc, #156]	@ (8000744 <adc_filter+0xc0>)
 80006a8:	00db      	lsls	r3, r3, #3
 80006aa:	4403      	add	r3, r0
 80006ac:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80006b0:	4619      	mov	r1, r3
 80006b2:	79fb      	ldrb	r3, [r7, #7]
 80006b4:	1a52      	subs	r2, r2, r1
 80006b6:	4921      	ldr	r1, [pc, #132]	@ (800073c <adc_filter+0xb8>)
 80006b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    adc_buffer[ch][adc_index[ch]] = new_sample;
 80006bc:	79fb      	ldrb	r3, [r7, #7]
 80006be:	79fa      	ldrb	r2, [r7, #7]
 80006c0:	491f      	ldr	r1, [pc, #124]	@ (8000740 <adc_filter+0xbc>)
 80006c2:	5c8a      	ldrb	r2, [r1, r2]
 80006c4:	491f      	ldr	r1, [pc, #124]	@ (8000744 <adc_filter+0xc0>)
 80006c6:	00db      	lsls	r3, r3, #3
 80006c8:	4413      	add	r3, r2
 80006ca:	88ba      	ldrh	r2, [r7, #4]
 80006cc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    adc_sum[ch] += new_sample;
 80006d0:	79fb      	ldrb	r3, [r7, #7]
 80006d2:	4a1a      	ldr	r2, [pc, #104]	@ (800073c <adc_filter+0xb8>)
 80006d4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80006d8:	88ba      	ldrh	r2, [r7, #4]
 80006da:	79fb      	ldrb	r3, [r7, #7]
 80006dc:	440a      	add	r2, r1
 80006de:	4917      	ldr	r1, [pc, #92]	@ (800073c <adc_filter+0xb8>)
 80006e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    adc_index[ch]++;
 80006e4:	79fb      	ldrb	r3, [r7, #7]
 80006e6:	4a16      	ldr	r2, [pc, #88]	@ (8000740 <adc_filter+0xbc>)
 80006e8:	5cd2      	ldrb	r2, [r2, r3]
 80006ea:	3201      	adds	r2, #1
 80006ec:	b2d1      	uxtb	r1, r2
 80006ee:	4a14      	ldr	r2, [pc, #80]	@ (8000740 <adc_filter+0xbc>)
 80006f0:	54d1      	strb	r1, [r2, r3]
    if (adc_index[ch] >= FILTER_SIZE)
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	4a12      	ldr	r2, [pc, #72]	@ (8000740 <adc_filter+0xbc>)
 80006f6:	5cd3      	ldrb	r3, [r2, r3]
 80006f8:	2b07      	cmp	r3, #7
 80006fa:	d903      	bls.n	8000704 <adc_filter+0x80>
        adc_index[ch] = 0;
 80006fc:	79fb      	ldrb	r3, [r7, #7]
 80006fe:	4a10      	ldr	r2, [pc, #64]	@ (8000740 <adc_filter+0xbc>)
 8000700:	2100      	movs	r1, #0
 8000702:	54d1      	strb	r1, [r2, r3]

    if (adc_filled[ch] < FILTER_SIZE)
 8000704:	79fb      	ldrb	r3, [r7, #7]
 8000706:	4a10      	ldr	r2, [pc, #64]	@ (8000748 <adc_filter+0xc4>)
 8000708:	5cd3      	ldrb	r3, [r2, r3]
 800070a:	2b07      	cmp	r3, #7
 800070c:	d806      	bhi.n	800071c <adc_filter+0x98>
        adc_filled[ch]++;
 800070e:	79fb      	ldrb	r3, [r7, #7]
 8000710:	4a0d      	ldr	r2, [pc, #52]	@ (8000748 <adc_filter+0xc4>)
 8000712:	5cd2      	ldrb	r2, [r2, r3]
 8000714:	3201      	adds	r2, #1
 8000716:	b2d1      	uxtb	r1, r2
 8000718:	4a0b      	ldr	r2, [pc, #44]	@ (8000748 <adc_filter+0xc4>)
 800071a:	54d1      	strb	r1, [r2, r3]

    return (uint16_t)(adc_sum[ch] / adc_filled[ch]);
 800071c:	79fb      	ldrb	r3, [r7, #7]
 800071e:	4a07      	ldr	r2, [pc, #28]	@ (800073c <adc_filter+0xb8>)
 8000720:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000724:	79fa      	ldrb	r2, [r7, #7]
 8000726:	4908      	ldr	r1, [pc, #32]	@ (8000748 <adc_filter+0xc4>)
 8000728:	5c8a      	ldrb	r2, [r1, r2]
 800072a:	fbb3 f3f2 	udiv	r3, r3, r2
 800072e:	b29b      	uxth	r3, r3
}
 8000730:	4618      	mov	r0, r3
 8000732:	370c      	adds	r7, #12
 8000734:	46bd      	mov	sp, r7
 8000736:	bc80      	pop	{r7}
 8000738:	4770      	bx	lr
 800073a:	bf00      	nop
 800073c:	20000518 	.word	0x20000518
 8000740:	20000528 	.word	0x20000528
 8000744:	200004d8 	.word	0x200004d8
 8000748:	2000052c 	.word	0x2000052c

0800074c <process_adc_values>:

// ---- Przeliczanie temperatury i napięcia ----
void process_adc_values(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
    // --- temperatura z adc[0] ---
    uint16_t filtered_t = adc_filter(0, (uint16_t)adc[0]);
 8000752:	4b17      	ldr	r3, [pc, #92]	@ (80007b0 <process_adc_values+0x64>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	b29b      	uxth	r3, r3
 8000758:	4619      	mov	r1, r3
 800075a:	2000      	movs	r0, #0
 800075c:	f7ff ff92 	bl	8000684 <adc_filter>
 8000760:	4603      	mov	r3, r0
 8000762:	80fb      	strh	r3, [r7, #6]
    temperature = NTC_ADC2Temperature(filtered_t);
 8000764:	88fb      	ldrh	r3, [r7, #6]
 8000766:	4618      	mov	r0, r3
 8000768:	f000 ff4e 	bl	8001608 <NTC_ADC2Temperature>
 800076c:	4603      	mov	r3, r0
 800076e:	4a11      	ldr	r2, [pc, #68]	@ (80007b4 <process_adc_values+0x68>)
 8000770:	6013      	str	r3, [r2, #0]

    // --- napięcie z adc[1] ---
    uint16_t filtered_v = adc_filter(1, (uint16_t)adc[1]);
 8000772:	4b0f      	ldr	r3, [pc, #60]	@ (80007b0 <process_adc_values+0x64>)
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	b29b      	uxth	r3, r3
 8000778:	4619      	mov	r1, r3
 800077a:	2001      	movs	r0, #1
 800077c:	f7ff ff82 	bl	8000684 <adc_filter>
 8000780:	4603      	mov	r3, r0
 8000782:	80bb      	strh	r3, [r7, #4]

    // ADC -> mV
    uint32_t mv = ((uint32_t)filtered_v * ADC_REF_MV) / ADC_MAX;
 8000784:	88bb      	ldrh	r3, [r7, #4]
 8000786:	f640 42e4 	movw	r2, #3300	@ 0xce4
 800078a:	fb03 f202 	mul.w	r2, r3, r2
 800078e:	4b0a      	ldr	r3, [pc, #40]	@ (80007b8 <process_adc_values+0x6c>)
 8000790:	fba3 1302 	umull	r1, r3, r3, r2
 8000794:	1ad2      	subs	r2, r2, r3
 8000796:	0852      	lsrs	r2, r2, #1
 8000798:	4413      	add	r3, r2
 800079a:	0adb      	lsrs	r3, r3, #11
 800079c:	603b      	str	r3, [r7, #0]

    // uwzględnienie dzielnika napięcia (×2)
    voltage_mv = mv * DIV_FACTOR;
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	005b      	lsls	r3, r3, #1
 80007a2:	4a06      	ldr	r2, [pc, #24]	@ (80007bc <process_adc_values+0x70>)
 80007a4:	6013      	str	r3, [r2, #0]
}
 80007a6:	bf00      	nop
 80007a8:	3708      	adds	r7, #8
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	200004cc 	.word	0x200004cc
 80007b4:	20000530 	.word	0x20000530
 80007b8:	00100101 	.word	0x00100101
 80007bc:	20000534 	.word	0x20000534

080007c0 <cycle>:
void cycle(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
	process_adc_values();
 80007c4:	f7ff ffc2 	bl	800074c <process_adc_values>
	temperature = temperature - 40;
 80007c8:	4b1c      	ldr	r3, [pc, #112]	@ (800083c <cycle+0x7c>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	3b28      	subs	r3, #40	@ 0x28
 80007ce:	4a1b      	ldr	r2, [pc, #108]	@ (800083c <cycle+0x7c>)
 80007d0:	6013      	str	r3, [r2, #0]
	tx_data[0] = temperature/10;
 80007d2:	4b1a      	ldr	r3, [pc, #104]	@ (800083c <cycle+0x7c>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	4a1a      	ldr	r2, [pc, #104]	@ (8000840 <cycle+0x80>)
 80007d8:	fb82 1203 	smull	r1, r2, r2, r3
 80007dc:	1092      	asrs	r2, r2, #2
 80007de:	17db      	asrs	r3, r3, #31
 80007e0:	1ad3      	subs	r3, r2, r3
 80007e2:	b2da      	uxtb	r2, r3
 80007e4:	4b17      	ldr	r3, [pc, #92]	@ (8000844 <cycle+0x84>)
 80007e6:	701a      	strb	r2, [r3, #0]
	tx_data[1] = temperature% 10;
 80007e8:	4b14      	ldr	r3, [pc, #80]	@ (800083c <cycle+0x7c>)
 80007ea:	681a      	ldr	r2, [r3, #0]
 80007ec:	4b14      	ldr	r3, [pc, #80]	@ (8000840 <cycle+0x80>)
 80007ee:	fb83 1302 	smull	r1, r3, r3, r2
 80007f2:	1099      	asrs	r1, r3, #2
 80007f4:	17d3      	asrs	r3, r2, #31
 80007f6:	1ac9      	subs	r1, r1, r3
 80007f8:	460b      	mov	r3, r1
 80007fa:	009b      	lsls	r3, r3, #2
 80007fc:	440b      	add	r3, r1
 80007fe:	005b      	lsls	r3, r3, #1
 8000800:	1ad1      	subs	r1, r2, r3
 8000802:	b2ca      	uxtb	r2, r1
 8000804:	4b0f      	ldr	r3, [pc, #60]	@ (8000844 <cycle+0x84>)
 8000806:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 24;
 8000808:	4b0e      	ldr	r3, [pc, #56]	@ (8000844 <cycle+0x84>)
 800080a:	2218      	movs	r2, #24
 800080c:	709a      	strb	r2, [r3, #2]
	if (rf_flag == 1)
 800080e:	4b0e      	ldr	r3, [pc, #56]	@ (8000848 <cycle+0x88>)
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	b2db      	uxtb	r3, r3
 8000814:	2b01      	cmp	r3, #1
 8000816:	d10f      	bne.n	8000838 <cycle+0x78>
	{

		nrf24l01p_switch_rx_to_tx();
 8000818:	f000 fda0 	bl	800135c <nrf24l01p_switch_rx_to_tx>
		HAL_Delay(100);
 800081c:	2064      	movs	r0, #100	@ 0x64
 800081e:	f001 f8d7 	bl	80019d0 <HAL_Delay>
		nrf24l01p_tx_transmit(tx_data);
 8000822:	4808      	ldr	r0, [pc, #32]	@ (8000844 <cycle+0x84>)
 8000824:	f000 fd4a 	bl	80012bc <nrf24l01p_tx_transmit>
		HAL_Delay(50);
 8000828:	2032      	movs	r0, #50	@ 0x32
 800082a:	f001 f8d1 	bl	80019d0 <HAL_Delay>
		nrf24l01p_switch_tx_to_rx();
 800082e:	f000 fda8 	bl	8001382 <nrf24l01p_switch_tx_to_rx>
		rf_flag = 0;
 8000832:	4b05      	ldr	r3, [pc, #20]	@ (8000848 <cycle+0x88>)
 8000834:	2200      	movs	r2, #0
 8000836:	701a      	strb	r2, [r3, #0]
	}




}
 8000838:	bf00      	nop
 800083a:	bd80      	pop	{r7, pc}
 800083c:	20000530 	.word	0x20000530
 8000840:	66666667 	.word	0x66666667
 8000844:	20000000 	.word	0x20000000
 8000848:	2000053c 	.word	0x2000053c

0800084c <delay_us_init>:
#include "delay_us.h"

static uint32_t cycles_per_us = 0;

void delay_us_init(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
    /* Włącz TRC (Trace) */
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000850:	4b0d      	ldr	r3, [pc, #52]	@ (8000888 <delay_us_init+0x3c>)
 8000852:	68db      	ldr	r3, [r3, #12]
 8000854:	4a0c      	ldr	r2, [pc, #48]	@ (8000888 <delay_us_init+0x3c>)
 8000856:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800085a:	60d3      	str	r3, [r2, #12]

    /* Wyzeruj licznik */
    DWT->CYCCNT = 0;
 800085c:	4b0b      	ldr	r3, [pc, #44]	@ (800088c <delay_us_init+0x40>)
 800085e:	2200      	movs	r2, #0
 8000860:	605a      	str	r2, [r3, #4]

    /* Włącz licznik cykli CPU */
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000862:	4b0a      	ldr	r3, [pc, #40]	@ (800088c <delay_us_init+0x40>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	4a09      	ldr	r2, [pc, #36]	@ (800088c <delay_us_init+0x40>)
 8000868:	f043 0301 	orr.w	r3, r3, #1
 800086c:	6013      	str	r3, [r2, #0]

    cycles_per_us = SystemCoreClock / 1000000UL;
 800086e:	4b08      	ldr	r3, [pc, #32]	@ (8000890 <delay_us_init+0x44>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4a08      	ldr	r2, [pc, #32]	@ (8000894 <delay_us_init+0x48>)
 8000874:	fba2 2303 	umull	r2, r3, r2, r3
 8000878:	0c9b      	lsrs	r3, r3, #18
 800087a:	4a07      	ldr	r2, [pc, #28]	@ (8000898 <delay_us_init+0x4c>)
 800087c:	6013      	str	r3, [r2, #0]
}
 800087e:	bf00      	nop
 8000880:	46bd      	mov	sp, r7
 8000882:	bc80      	pop	{r7}
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	e000edf0 	.word	0xe000edf0
 800088c:	e0001000 	.word	0xe0001000
 8000890:	20000008 	.word	0x20000008
 8000894:	431bde83 	.word	0x431bde83
 8000898:	20000538 	.word	0x20000538

0800089c <delay_us>:

void delay_us(uint32_t us)
{
 800089c:	b480      	push	{r7}
 800089e:	b085      	sub	sp, #20
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 80008a4:	4b0b      	ldr	r3, [pc, #44]	@ (80008d4 <delay_us+0x38>)
 80008a6:	685b      	ldr	r3, [r3, #4]
 80008a8:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = us * cycles_per_us;
 80008aa:	4b0b      	ldr	r3, [pc, #44]	@ (80008d8 <delay_us+0x3c>)
 80008ac:	681a      	ldr	r2, [r3, #0]
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	fb02 f303 	mul.w	r3, r2, r3
 80008b4:	60bb      	str	r3, [r7, #8]

    while ((DWT->CYCCNT - start) < ticks)
 80008b6:	e000      	b.n	80008ba <delay_us+0x1e>
    {
        __NOP();
 80008b8:	bf00      	nop
    while ((DWT->CYCCNT - start) < ticks)
 80008ba:	4b06      	ldr	r3, [pc, #24]	@ (80008d4 <delay_us+0x38>)
 80008bc:	685a      	ldr	r2, [r3, #4]
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	1ad3      	subs	r3, r2, r3
 80008c2:	68ba      	ldr	r2, [r7, #8]
 80008c4:	429a      	cmp	r2, r3
 80008c6:	d8f7      	bhi.n	80008b8 <delay_us+0x1c>
    }
}
 80008c8:	bf00      	nop
 80008ca:	bf00      	nop
 80008cc:	3714      	adds	r7, #20
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bc80      	pop	{r7}
 80008d2:	4770      	bx	lr
 80008d4:	e0001000 	.word	0xe0001000
 80008d8:	20000538 	.word	0x20000538

080008dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008e2:	4b14      	ldr	r3, [pc, #80]	@ (8000934 <MX_DMA_Init+0x58>)
 80008e4:	69db      	ldr	r3, [r3, #28]
 80008e6:	4a13      	ldr	r2, [pc, #76]	@ (8000934 <MX_DMA_Init+0x58>)
 80008e8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80008ec:	61d3      	str	r3, [r2, #28]
 80008ee:	4b11      	ldr	r3, [pc, #68]	@ (8000934 <MX_DMA_Init+0x58>)
 80008f0:	69db      	ldr	r3, [r3, #28]
 80008f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80008f6:	607b      	str	r3, [r7, #4]
 80008f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80008fa:	2200      	movs	r2, #0
 80008fc:	2100      	movs	r1, #0
 80008fe:	200b      	movs	r0, #11
 8000900:	f001 fee3 	bl	80026ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000904:	200b      	movs	r0, #11
 8000906:	f001 fefc 	bl	8002702 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800090a:	2200      	movs	r2, #0
 800090c:	2100      	movs	r1, #0
 800090e:	200c      	movs	r0, #12
 8000910:	f001 fedb 	bl	80026ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000914:	200c      	movs	r0, #12
 8000916:	f001 fef4 	bl	8002702 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800091a:	2200      	movs	r2, #0
 800091c:	2100      	movs	r1, #0
 800091e:	200d      	movs	r0, #13
 8000920:	f001 fed3 	bl	80026ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000924:	200d      	movs	r0, #13
 8000926:	f001 feec 	bl	8002702 <HAL_NVIC_EnableIRQ>

}
 800092a:	bf00      	nop
 800092c:	3708      	adds	r7, #8
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40023800 	.word	0x40023800

08000938 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b088      	sub	sp, #32
 800093c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800093e:	f107 030c 	add.w	r3, r7, #12
 8000942:	2200      	movs	r2, #0
 8000944:	601a      	str	r2, [r3, #0]
 8000946:	605a      	str	r2, [r3, #4]
 8000948:	609a      	str	r2, [r3, #8]
 800094a:	60da      	str	r2, [r3, #12]
 800094c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800094e:	4b26      	ldr	r3, [pc, #152]	@ (80009e8 <MX_GPIO_Init+0xb0>)
 8000950:	69db      	ldr	r3, [r3, #28]
 8000952:	4a25      	ldr	r2, [pc, #148]	@ (80009e8 <MX_GPIO_Init+0xb0>)
 8000954:	f043 0301 	orr.w	r3, r3, #1
 8000958:	61d3      	str	r3, [r2, #28]
 800095a:	4b23      	ldr	r3, [pc, #140]	@ (80009e8 <MX_GPIO_Init+0xb0>)
 800095c:	69db      	ldr	r3, [r3, #28]
 800095e:	f003 0301 	and.w	r3, r3, #1
 8000962:	60bb      	str	r3, [r7, #8]
 8000964:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000966:	4b20      	ldr	r3, [pc, #128]	@ (80009e8 <MX_GPIO_Init+0xb0>)
 8000968:	69db      	ldr	r3, [r3, #28]
 800096a:	4a1f      	ldr	r2, [pc, #124]	@ (80009e8 <MX_GPIO_Init+0xb0>)
 800096c:	f043 0302 	orr.w	r3, r3, #2
 8000970:	61d3      	str	r3, [r2, #28]
 8000972:	4b1d      	ldr	r3, [pc, #116]	@ (80009e8 <MX_GPIO_Init+0xb0>)
 8000974:	69db      	ldr	r3, [r3, #28]
 8000976:	f003 0302 	and.w	r3, r3, #2
 800097a:	607b      	str	r3, [r7, #4]
 800097c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CSN_GPIO_Port, SPI2_CSN_Pin, GPIO_PIN_SET);
 800097e:	2201      	movs	r2, #1
 8000980:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000984:	4819      	ldr	r0, [pc, #100]	@ (80009ec <MX_GPIO_Init+0xb4>)
 8000986:	f002 fa6b 	bl	8002e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_GPIO_Port, CE_Pin, GPIO_PIN_RESET);
 800098a:	2200      	movs	r2, #0
 800098c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000990:	4816      	ldr	r0, [pc, #88]	@ (80009ec <MX_GPIO_Init+0xb4>)
 8000992:	f002 fa65 	bl	8002e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI2_CSN_Pin CE_Pin */
  GPIO_InitStruct.Pin = SPI2_CSN_Pin|CE_Pin;
 8000996:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800099a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800099c:	2301      	movs	r3, #1
 800099e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a0:	2300      	movs	r3, #0
 80009a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009a4:	2303      	movs	r3, #3
 80009a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009a8:	f107 030c 	add.w	r3, r7, #12
 80009ac:	4619      	mov	r1, r3
 80009ae:	480f      	ldr	r0, [pc, #60]	@ (80009ec <MX_GPIO_Init+0xb4>)
 80009b0:	f002 f8d6 	bl	8002b60 <HAL_GPIO_Init>

  /*Configure GPIO pin : IRQ_Pin */
  GPIO_InitStruct.Pin = IRQ_Pin;
 80009b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009ba:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80009be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c0:	2300      	movs	r3, #0
 80009c2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(IRQ_GPIO_Port, &GPIO_InitStruct);
 80009c4:	f107 030c 	add.w	r3, r7, #12
 80009c8:	4619      	mov	r1, r3
 80009ca:	4808      	ldr	r0, [pc, #32]	@ (80009ec <MX_GPIO_Init+0xb4>)
 80009cc:	f002 f8c8 	bl	8002b60 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80009d0:	2200      	movs	r2, #0
 80009d2:	2100      	movs	r1, #0
 80009d4:	2028      	movs	r0, #40	@ 0x28
 80009d6:	f001 fe78 	bl	80026ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80009da:	2028      	movs	r0, #40	@ 0x28
 80009dc:	f001 fe91 	bl	8002702 <HAL_NVIC_EnableIRQ>

}
 80009e0:	bf00      	nop
 80009e2:	3720      	adds	r7, #32
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	40023800 	.word	0x40023800
 80009ec:	40020000 	.word	0x40020000

080009f0 <init>:




void init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim11);
 80009f4:	4809      	ldr	r0, [pc, #36]	@ (8000a1c <init+0x2c>)
 80009f6:	f003 ff1f 	bl	8004838 <HAL_TIM_Base_Start_IT>
    HAL_ADC_Start(&hadc);
 80009fa:	4809      	ldr	r0, [pc, #36]	@ (8000a20 <init+0x30>)
 80009fc:	f001 f950 	bl	8001ca0 <HAL_ADC_Start>
	HAL_ADC_Start_DMA(&hadc, adc, 3);
 8000a00:	2203      	movs	r2, #3
 8000a02:	4908      	ldr	r1, [pc, #32]	@ (8000a24 <init+0x34>)
 8000a04:	4806      	ldr	r0, [pc, #24]	@ (8000a20 <init+0x30>)
 8000a06:	f001 f9ab 	bl	8001d60 <HAL_ADC_Start_DMA>
	//HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buf, RX_BUF_SIZE);
	nrf24l01p_rx_init(2476, _250kbps);
 8000a0a:	2102      	movs	r1, #2
 8000a0c:	f640 10ac 	movw	r0, #2476	@ 0x9ac
 8000a10:	f000 fc26 	bl	8001260 <nrf24l01p_rx_init>
	delay_us_init();
 8000a14:	f7ff ff1a 	bl	800084c <delay_us_init>


}
 8000a18:	bf00      	nop
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	200009a8 	.word	0x200009a8
 8000a20:	20000434 	.word	0x20000434
 8000a24:	200004cc 	.word	0x200004cc

08000a28 <HAL_TIM_PeriodElapsedCallback>:




void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]

	if (htim->Instance == TIM11)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a04      	ldr	r2, [pc, #16]	@ (8000a48 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d101      	bne.n	8000a3e <HAL_TIM_PeriodElapsedCallback+0x16>
		{

		SendDataNextion();
 8000a3a:	f000 f9f5 	bl	8000e28 <SendDataNextion>



		}
}
 8000a3e:	bf00      	nop
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	40011000 	.word	0x40011000

08000a4c <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	4603      	mov	r3, r0
 8000a54:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == NRF24L01P_IRQ_PIN_NUMBER)
 8000a56:	88fb      	ldrh	r3, [r7, #6]
 8000a58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000a5c:	d102      	bne.n	8000a64 <HAL_GPIO_EXTI_Callback+0x18>
		nrf24l01p_rx_receive(rx_data);
 8000a5e:	4805      	ldr	r0, [pc, #20]	@ (8000a74 <HAL_GPIO_EXTI_Callback+0x28>)
 8000a60:	f000 fc58 	bl	8001314 <nrf24l01p_rx_receive>
	    rf_flag = 1;
 8000a64:	4b04      	ldr	r3, [pc, #16]	@ (8000a78 <HAL_GPIO_EXTI_Callback+0x2c>)
 8000a66:	2201      	movs	r2, #1
 8000a68:	701a      	strb	r2, [r3, #0]

}
 8000a6a:	bf00      	nop
 8000a6c:	3708      	adds	r7, #8
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	20000540 	.word	0x20000540
 8000a78:	2000053c 	.word	0x2000053c

08000a7c <HAL_UARTEx_RxEventCallback>:



void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b083      	sub	sp, #12
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
 8000a84:	460b      	mov	r3, r1
 8000a86:	807b      	strh	r3, [r7, #2]

        // Restart DMA do kolejnego odbioru
        HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rx_buf, RX_BUF_SIZE);
    }
    */
}
 8000a88:	bf00      	nop
 8000a8a:	370c      	adds	r7, #12
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bc80      	pop	{r7}
 8000a90:	4770      	bx	lr

08000a92 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a92:	b580      	push	{r7, lr}
 8000a94:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a96:	f000 ff2c 	bl	80018f2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a9a:	f000 f819 	bl	8000ad0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a9e:	f7ff ff4b 	bl	8000938 <MX_GPIO_Init>
  MX_DMA_Init();
 8000aa2:	f7ff ff1b 	bl	80008dc <MX_DMA_Init>
  MX_SPI1_Init();
 8000aa6:	f000 fc81 	bl	80013ac <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8000aaa:	f000 fe31 	bl	8001710 <MX_USART3_UART_Init>
  MX_ADC_Init();
 8000aae:	f7ff fcff 	bl	80004b0 <MX_ADC_Init>
  MX_TIM11_Init();
 8000ab2:	f000 fdcd 	bl	8001650 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(500);
 8000ab6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000aba:	f000 ff89 	bl	80019d0 <HAL_Delay>
  init();
 8000abe:	f7ff ff97 	bl	80009f0 <init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  cycle();
 8000ac2:	f7ff fe7d 	bl	80007c0 <cycle>
	  HAL_Delay(100);
 8000ac6:	2064      	movs	r0, #100	@ 0x64
 8000ac8:	f000 ff82 	bl	80019d0 <HAL_Delay>
	  cycle();
 8000acc:	bf00      	nop
 8000ace:	e7f8      	b.n	8000ac2 <main+0x30>

08000ad0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b092      	sub	sp, #72	@ 0x48
 8000ad4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ad6:	f107 0314 	add.w	r3, r7, #20
 8000ada:	2234      	movs	r2, #52	@ 0x34
 8000adc:	2100      	movs	r1, #0
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f005 f892 	bl	8005c08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ae4:	463b      	mov	r3, r7
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	601a      	str	r2, [r3, #0]
 8000aea:	605a      	str	r2, [r3, #4]
 8000aec:	609a      	str	r2, [r3, #8]
 8000aee:	60da      	str	r2, [r3, #12]
 8000af0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000af2:	4b1d      	ldr	r3, [pc, #116]	@ (8000b68 <SystemClock_Config+0x98>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8000afa:	4a1b      	ldr	r2, [pc, #108]	@ (8000b68 <SystemClock_Config+0x98>)
 8000afc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000b00:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b02:	2302      	movs	r3, #2
 8000b04:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b06:	2301      	movs	r3, #1
 8000b08:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b0a:	2310      	movs	r3, #16
 8000b0c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b0e:	2302      	movs	r3, #2
 8000b10:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b12:	2300      	movs	r3, #0
 8000b14:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000b16:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8000b1a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 8000b1c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000b20:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b22:	f107 0314 	add.w	r3, r7, #20
 8000b26:	4618      	mov	r0, r3
 8000b28:	f002 f9ca 	bl	8002ec0 <HAL_RCC_OscConfig>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000b32:	f000 f81b 	bl	8000b6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b36:	230f      	movs	r3, #15
 8000b38:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b3a:	2303      	movs	r3, #3
 8000b3c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b42:	2300      	movs	r3, #0
 8000b44:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b46:	2300      	movs	r3, #0
 8000b48:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b4a:	463b      	mov	r3, r7
 8000b4c:	2101      	movs	r1, #1
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f002 fce6 	bl	8003520 <HAL_RCC_ClockConfig>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000b5a:	f000 f807 	bl	8000b6c <Error_Handler>
  }
}
 8000b5e:	bf00      	nop
 8000b60:	3748      	adds	r7, #72	@ 0x48
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40007000 	.word	0x40007000

08000b6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b70:	b672      	cpsid	i
}
 8000b72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b74:	bf00      	nop
 8000b76:	e7fd      	b.n	8000b74 <Error_Handler+0x8>

08000b78 <battery_level_from_mv>:
#define NEXTION_MSG_MAX 256
static uint8_t dma_buf[4][NEXTION_MSG_MAX];


static uint8_t battery_level_from_mv(uint32_t mv)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
    if (mv < 3300)       return 0;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	f640 42e3 	movw	r2, #3299	@ 0xce3
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d801      	bhi.n	8000b8e <battery_level_from_mv+0x16>
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	e00d      	b.n	8000baa <battery_level_from_mv+0x32>
    else if (mv < 3600)  return 1;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8000b94:	d201      	bcs.n	8000b9a <battery_level_from_mv+0x22>
 8000b96:	2301      	movs	r3, #1
 8000b98:	e007      	b.n	8000baa <battery_level_from_mv+0x32>
    else if (mv < 3800)  return 2;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	f640 62d7 	movw	r2, #3799	@ 0xed7
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d801      	bhi.n	8000ba8 <battery_level_from_mv+0x30>
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	e000      	b.n	8000baa <battery_level_from_mv+0x32>
    else                 return 3;
 8000ba8:	2303      	movs	r3, #3
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	370c      	adds	r7, #12
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bc80      	pop	{r7}
 8000bb2:	4770      	bx	lr

08000bb4 <append_nextion_txt>:
static int append_nextion_txt(const char *name,
                              int value,
                              uint8_t *buf,
                              int offset)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b087      	sub	sp, #28
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	60f8      	str	r0, [r7, #12]
 8000bbc:	60b9      	str	r1, [r7, #8]
 8000bbe:	607a      	str	r2, [r7, #4]
 8000bc0:	603b      	str	r3, [r7, #0]
    int i = offset;
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	617b      	str	r3, [r7, #20]

    // name.txt="
    while (*name && i < NEXTION_MSG_MAX)
 8000bc6:	e00a      	b.n	8000bde <append_nextion_txt+0x2a>
        buf[i++] = *name++;
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	1c5a      	adds	r2, r3, #1
 8000bcc:	60fa      	str	r2, [r7, #12]
 8000bce:	697a      	ldr	r2, [r7, #20]
 8000bd0:	1c51      	adds	r1, r2, #1
 8000bd2:	6179      	str	r1, [r7, #20]
 8000bd4:	4611      	mov	r1, r2
 8000bd6:	687a      	ldr	r2, [r7, #4]
 8000bd8:	440a      	add	r2, r1
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	7013      	strb	r3, [r2, #0]
    while (*name && i < NEXTION_MSG_MAX)
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d002      	beq.n	8000bec <append_nextion_txt+0x38>
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	2bff      	cmp	r3, #255	@ 0xff
 8000bea:	dded      	ble.n	8000bc8 <append_nextion_txt+0x14>

    const char *suf = ".txt=\"";
 8000bec:	4b5c      	ldr	r3, [pc, #368]	@ (8000d60 <append_nextion_txt+0x1ac>)
 8000bee:	613b      	str	r3, [r7, #16]
    while (*suf && i < NEXTION_MSG_MAX)
 8000bf0:	e00a      	b.n	8000c08 <append_nextion_txt+0x54>
        buf[i++] = *suf++;
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	1c5a      	adds	r2, r3, #1
 8000bf6:	613a      	str	r2, [r7, #16]
 8000bf8:	697a      	ldr	r2, [r7, #20]
 8000bfa:	1c51      	adds	r1, r2, #1
 8000bfc:	6179      	str	r1, [r7, #20]
 8000bfe:	4611      	mov	r1, r2
 8000c00:	687a      	ldr	r2, [r7, #4]
 8000c02:	440a      	add	r2, r1
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	7013      	strb	r3, [r2, #0]
    while (*suf && i < NEXTION_MSG_MAX)
 8000c08:	693b      	ldr	r3, [r7, #16]
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d002      	beq.n	8000c16 <append_nextion_txt+0x62>
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	2bff      	cmp	r3, #255	@ 0xff
 8000c14:	dded      	ble.n	8000bf2 <append_nextion_txt+0x3e>

    // liczba (bez części dziesiętnej, np. 231)
    if (value >= 100) {
 8000c16:	68bb      	ldr	r3, [r7, #8]
 8000c18:	2b63      	cmp	r3, #99	@ 0x63
 8000c1a:	dd43      	ble.n	8000ca4 <append_nextion_txt+0xf0>
        buf[i++] = '0' + (value / 100);
 8000c1c:	68bb      	ldr	r3, [r7, #8]
 8000c1e:	4a51      	ldr	r2, [pc, #324]	@ (8000d64 <append_nextion_txt+0x1b0>)
 8000c20:	fb82 1203 	smull	r1, r2, r2, r3
 8000c24:	1152      	asrs	r2, r2, #5
 8000c26:	17db      	asrs	r3, r3, #31
 8000c28:	1ad3      	subs	r3, r2, r3
 8000c2a:	b2da      	uxtb	r2, r3
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	1c59      	adds	r1, r3, #1
 8000c30:	6179      	str	r1, [r7, #20]
 8000c32:	4619      	mov	r1, r3
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	440b      	add	r3, r1
 8000c38:	3230      	adds	r2, #48	@ 0x30
 8000c3a:	b2d2      	uxtb	r2, r2
 8000c3c:	701a      	strb	r2, [r3, #0]
        buf[i++] = '0' + ((value / 10) % 10);
 8000c3e:	68bb      	ldr	r3, [r7, #8]
 8000c40:	4a49      	ldr	r2, [pc, #292]	@ (8000d68 <append_nextion_txt+0x1b4>)
 8000c42:	fb82 1203 	smull	r1, r2, r2, r3
 8000c46:	1092      	asrs	r2, r2, #2
 8000c48:	17db      	asrs	r3, r3, #31
 8000c4a:	1ad2      	subs	r2, r2, r3
 8000c4c:	4b46      	ldr	r3, [pc, #280]	@ (8000d68 <append_nextion_txt+0x1b4>)
 8000c4e:	fb83 1302 	smull	r1, r3, r3, r2
 8000c52:	1099      	asrs	r1, r3, #2
 8000c54:	17d3      	asrs	r3, r2, #31
 8000c56:	1ac9      	subs	r1, r1, r3
 8000c58:	460b      	mov	r3, r1
 8000c5a:	009b      	lsls	r3, r3, #2
 8000c5c:	440b      	add	r3, r1
 8000c5e:	005b      	lsls	r3, r3, #1
 8000c60:	1ad1      	subs	r1, r2, r3
 8000c62:	b2ca      	uxtb	r2, r1
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	1c59      	adds	r1, r3, #1
 8000c68:	6179      	str	r1, [r7, #20]
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	440b      	add	r3, r1
 8000c70:	3230      	adds	r2, #48	@ 0x30
 8000c72:	b2d2      	uxtb	r2, r2
 8000c74:	701a      	strb	r2, [r3, #0]
        buf[i++] = '0' + (value % 10);
 8000c76:	68ba      	ldr	r2, [r7, #8]
 8000c78:	4b3b      	ldr	r3, [pc, #236]	@ (8000d68 <append_nextion_txt+0x1b4>)
 8000c7a:	fb83 1302 	smull	r1, r3, r3, r2
 8000c7e:	1099      	asrs	r1, r3, #2
 8000c80:	17d3      	asrs	r3, r2, #31
 8000c82:	1ac9      	subs	r1, r1, r3
 8000c84:	460b      	mov	r3, r1
 8000c86:	009b      	lsls	r3, r3, #2
 8000c88:	440b      	add	r3, r1
 8000c8a:	005b      	lsls	r3, r3, #1
 8000c8c:	1ad1      	subs	r1, r2, r3
 8000c8e:	b2ca      	uxtb	r2, r1
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	1c59      	adds	r1, r3, #1
 8000c94:	6179      	str	r1, [r7, #20]
 8000c96:	4619      	mov	r1, r3
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	440b      	add	r3, r1
 8000c9c:	3230      	adds	r2, #48	@ 0x30
 8000c9e:	b2d2      	uxtb	r2, r2
 8000ca0:	701a      	strb	r2, [r3, #0]
 8000ca2:	e035      	b.n	8000d10 <append_nextion_txt+0x15c>
    } else if (value >= 10) {
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	2b09      	cmp	r3, #9
 8000ca8:	dd27      	ble.n	8000cfa <append_nextion_txt+0x146>
        buf[i++] = '0' + (value / 10);
 8000caa:	68bb      	ldr	r3, [r7, #8]
 8000cac:	4a2e      	ldr	r2, [pc, #184]	@ (8000d68 <append_nextion_txt+0x1b4>)
 8000cae:	fb82 1203 	smull	r1, r2, r2, r3
 8000cb2:	1092      	asrs	r2, r2, #2
 8000cb4:	17db      	asrs	r3, r3, #31
 8000cb6:	1ad3      	subs	r3, r2, r3
 8000cb8:	b2da      	uxtb	r2, r3
 8000cba:	697b      	ldr	r3, [r7, #20]
 8000cbc:	1c59      	adds	r1, r3, #1
 8000cbe:	6179      	str	r1, [r7, #20]
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	440b      	add	r3, r1
 8000cc6:	3230      	adds	r2, #48	@ 0x30
 8000cc8:	b2d2      	uxtb	r2, r2
 8000cca:	701a      	strb	r2, [r3, #0]
        buf[i++] = '0' + (value % 10);
 8000ccc:	68ba      	ldr	r2, [r7, #8]
 8000cce:	4b26      	ldr	r3, [pc, #152]	@ (8000d68 <append_nextion_txt+0x1b4>)
 8000cd0:	fb83 1302 	smull	r1, r3, r3, r2
 8000cd4:	1099      	asrs	r1, r3, #2
 8000cd6:	17d3      	asrs	r3, r2, #31
 8000cd8:	1ac9      	subs	r1, r1, r3
 8000cda:	460b      	mov	r3, r1
 8000cdc:	009b      	lsls	r3, r3, #2
 8000cde:	440b      	add	r3, r1
 8000ce0:	005b      	lsls	r3, r3, #1
 8000ce2:	1ad1      	subs	r1, r2, r3
 8000ce4:	b2ca      	uxtb	r2, r1
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	1c59      	adds	r1, r3, #1
 8000cea:	6179      	str	r1, [r7, #20]
 8000cec:	4619      	mov	r1, r3
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	440b      	add	r3, r1
 8000cf2:	3230      	adds	r2, #48	@ 0x30
 8000cf4:	b2d2      	uxtb	r2, r2
 8000cf6:	701a      	strb	r2, [r3, #0]
 8000cf8:	e00a      	b.n	8000d10 <append_nextion_txt+0x15c>
    } else {
        buf[i++] = '0' + value;
 8000cfa:	68bb      	ldr	r3, [r7, #8]
 8000cfc:	b2da      	uxtb	r2, r3
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	1c59      	adds	r1, r3, #1
 8000d02:	6179      	str	r1, [r7, #20]
 8000d04:	4619      	mov	r1, r3
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	440b      	add	r3, r1
 8000d0a:	3230      	adds	r2, #48	@ 0x30
 8000d0c:	b2d2      	uxtb	r2, r2
 8000d0e:	701a      	strb	r2, [r3, #0]
    }

    buf[i++] = '"';
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	1c5a      	adds	r2, r3, #1
 8000d14:	617a      	str	r2, [r7, #20]
 8000d16:	461a      	mov	r2, r3
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	4413      	add	r3, r2
 8000d1c:	2222      	movs	r2, #34	@ 0x22
 8000d1e:	701a      	strb	r2, [r3, #0]

    // terminator Nextion
    buf[i++] = 0xFF;
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	1c5a      	adds	r2, r3, #1
 8000d24:	617a      	str	r2, [r7, #20]
 8000d26:	461a      	mov	r2, r3
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	4413      	add	r3, r2
 8000d2c:	22ff      	movs	r2, #255	@ 0xff
 8000d2e:	701a      	strb	r2, [r3, #0]
    buf[i++] = 0xFF;
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	1c5a      	adds	r2, r3, #1
 8000d34:	617a      	str	r2, [r7, #20]
 8000d36:	461a      	mov	r2, r3
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	4413      	add	r3, r2
 8000d3c:	22ff      	movs	r2, #255	@ 0xff
 8000d3e:	701a      	strb	r2, [r3, #0]
    buf[i++] = 0xFF;
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	1c5a      	adds	r2, r3, #1
 8000d44:	617a      	str	r2, [r7, #20]
 8000d46:	461a      	mov	r2, r3
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	4413      	add	r3, r2
 8000d4c:	22ff      	movs	r2, #255	@ 0xff
 8000d4e:	701a      	strb	r2, [r3, #0]

    return i - offset;
 8000d50:	697a      	ldr	r2, [r7, #20]
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	1ad3      	subs	r3, r2, r3
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	371c      	adds	r7, #28
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bc80      	pop	{r7}
 8000d5e:	4770      	bx	lr
 8000d60:	08005c78 	.word	0x08005c78
 8000d64:	51eb851f 	.word	0x51eb851f
 8000d68:	66666667 	.word	0x66666667

08000d6c <append_nextion_val>:
static int append_nextion_val(const char *name,
                              int value,
                              uint8_t *buf,
                              int offset)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b087      	sub	sp, #28
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	60f8      	str	r0, [r7, #12]
 8000d74:	60b9      	str	r1, [r7, #8]
 8000d76:	607a      	str	r2, [r7, #4]
 8000d78:	603b      	str	r3, [r7, #0]
    int i = offset;
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	617b      	str	r3, [r7, #20]

    // name.val=
    while (*name && i < NEXTION_MSG_MAX)
 8000d7e:	e00a      	b.n	8000d96 <append_nextion_val+0x2a>
        buf[i++] = *name++;
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	1c5a      	adds	r2, r3, #1
 8000d84:	60fa      	str	r2, [r7, #12]
 8000d86:	697a      	ldr	r2, [r7, #20]
 8000d88:	1c51      	adds	r1, r2, #1
 8000d8a:	6179      	str	r1, [r7, #20]
 8000d8c:	4611      	mov	r1, r2
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	440a      	add	r2, r1
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	7013      	strb	r3, [r2, #0]
    while (*name && i < NEXTION_MSG_MAX)
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d002      	beq.n	8000da4 <append_nextion_val+0x38>
 8000d9e:	697b      	ldr	r3, [r7, #20]
 8000da0:	2bff      	cmp	r3, #255	@ 0xff
 8000da2:	dded      	ble.n	8000d80 <append_nextion_val+0x14>

    const char *suf = ".val=";
 8000da4:	4b1f      	ldr	r3, [pc, #124]	@ (8000e24 <append_nextion_val+0xb8>)
 8000da6:	613b      	str	r3, [r7, #16]
    while (*suf && i < NEXTION_MSG_MAX)
 8000da8:	e00a      	b.n	8000dc0 <append_nextion_val+0x54>
        buf[i++] = *suf++;
 8000daa:	693b      	ldr	r3, [r7, #16]
 8000dac:	1c5a      	adds	r2, r3, #1
 8000dae:	613a      	str	r2, [r7, #16]
 8000db0:	697a      	ldr	r2, [r7, #20]
 8000db2:	1c51      	adds	r1, r2, #1
 8000db4:	6179      	str	r1, [r7, #20]
 8000db6:	4611      	mov	r1, r2
 8000db8:	687a      	ldr	r2, [r7, #4]
 8000dba:	440a      	add	r2, r1
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	7013      	strb	r3, [r2, #0]
    while (*suf && i < NEXTION_MSG_MAX)
 8000dc0:	693b      	ldr	r3, [r7, #16]
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d002      	beq.n	8000dce <append_nextion_val+0x62>
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	2bff      	cmp	r3, #255	@ 0xff
 8000dcc:	dded      	ble.n	8000daa <append_nextion_val+0x3e>

    buf[i++] = '0' + value;   // 0–9 wystarcza dla statusów
 8000dce:	68bb      	ldr	r3, [r7, #8]
 8000dd0:	b2da      	uxtb	r2, r3
 8000dd2:	697b      	ldr	r3, [r7, #20]
 8000dd4:	1c59      	adds	r1, r3, #1
 8000dd6:	6179      	str	r1, [r7, #20]
 8000dd8:	4619      	mov	r1, r3
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	440b      	add	r3, r1
 8000dde:	3230      	adds	r2, #48	@ 0x30
 8000de0:	b2d2      	uxtb	r2, r2
 8000de2:	701a      	strb	r2, [r3, #0]

    buf[i++] = 0xFF;
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	1c5a      	adds	r2, r3, #1
 8000de8:	617a      	str	r2, [r7, #20]
 8000dea:	461a      	mov	r2, r3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	4413      	add	r3, r2
 8000df0:	22ff      	movs	r2, #255	@ 0xff
 8000df2:	701a      	strb	r2, [r3, #0]
    buf[i++] = 0xFF;
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	1c5a      	adds	r2, r3, #1
 8000df8:	617a      	str	r2, [r7, #20]
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	4413      	add	r3, r2
 8000e00:	22ff      	movs	r2, #255	@ 0xff
 8000e02:	701a      	strb	r2, [r3, #0]
    buf[i++] = 0xFF;
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	1c5a      	adds	r2, r3, #1
 8000e08:	617a      	str	r2, [r7, #20]
 8000e0a:	461a      	mov	r2, r3
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	4413      	add	r3, r2
 8000e10:	22ff      	movs	r2, #255	@ 0xff
 8000e12:	701a      	strb	r2, [r3, #0]

    return i - offset;
 8000e14:	697a      	ldr	r2, [r7, #20]
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	1ad3      	subs	r3, r2, r3
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	371c      	adds	r7, #28
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bc80      	pop	{r7}
 8000e22:	4770      	bx	lr
 8000e24:	08005c80 	.word	0x08005c80

08000e28 <SendDataNextion>:
void SendDataNextion(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
    int len = 0;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	607b      	str	r3, [r7, #4]

    // temperatura -> TEXT
    len += append_nextion_txt("tTemp2", temperature, dma_buf[0], len);
 8000e32:	4b31      	ldr	r3, [pc, #196]	@ (8000ef8 <SendDataNextion+0xd0>)
 8000e34:	6819      	ldr	r1, [r3, #0]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4a30      	ldr	r2, [pc, #192]	@ (8000efc <SendDataNextion+0xd4>)
 8000e3a:	4831      	ldr	r0, [pc, #196]	@ (8000f00 <SendDataNextion+0xd8>)
 8000e3c:	f7ff feba 	bl	8000bb4 <append_nextion_txt>
 8000e40:	4602      	mov	r2, r0
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	4413      	add	r3, r2
 8000e46:	607b      	str	r3, [r7, #4]

    // bateria 0–3
    uint8_t bat_lvl = battery_level_from_mv(voltage_mv);
 8000e48:	4b2e      	ldr	r3, [pc, #184]	@ (8000f04 <SendDataNextion+0xdc>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f7ff fe93 	bl	8000b78 <battery_level_from_mv>
 8000e52:	4603      	mov	r3, r0
 8000e54:	70fb      	strb	r3, [r7, #3]
    len += append_nextion_val("t_v", bat_lvl, dma_buf[0], len);
 8000e56:	78f9      	ldrb	r1, [r7, #3]
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	4a28      	ldr	r2, [pc, #160]	@ (8000efc <SendDataNextion+0xd4>)
 8000e5c:	482a      	ldr	r0, [pc, #168]	@ (8000f08 <SendDataNextion+0xe0>)
 8000e5e:	f7ff ff85 	bl	8000d6c <append_nextion_val>
 8000e62:	4602      	mov	r2, r0
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	4413      	add	r3, r2
 8000e68:	607b      	str	r3, [r7, #4]

    // statusy
    len += append_nextion_val("nCharge", bat_char,   dma_buf[0], len);
 8000e6a:	4b28      	ldr	r3, [pc, #160]	@ (8000f0c <SendDataNextion+0xe4>)
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	4619      	mov	r1, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	4a22      	ldr	r2, [pc, #136]	@ (8000efc <SendDataNextion+0xd4>)
 8000e74:	4826      	ldr	r0, [pc, #152]	@ (8000f10 <SendDataNextion+0xe8>)
 8000e76:	f7ff ff79 	bl	8000d6c <append_nextion_val>
 8000e7a:	4602      	mov	r2, r0
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	4413      	add	r3, r2
 8000e80:	607b      	str	r3, [r7, #4]
    len += append_nextion_val("nFenix",  fenix_stat, dma_buf[0], len);
 8000e82:	4b24      	ldr	r3, [pc, #144]	@ (8000f14 <SendDataNextion+0xec>)
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	4619      	mov	r1, r3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000efc <SendDataNextion+0xd4>)
 8000e8c:	4822      	ldr	r0, [pc, #136]	@ (8000f18 <SendDataNextion+0xf0>)
 8000e8e:	f7ff ff6d 	bl	8000d6c <append_nextion_val>
 8000e92:	4602      	mov	r2, r0
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	4413      	add	r3, r2
 8000e98:	607b      	str	r3, [r7, #4]
    len += append_nextion_val("nLqi",     lqi,        dma_buf[0], len);
 8000e9a:	4b20      	ldr	r3, [pc, #128]	@ (8000f1c <SendDataNextion+0xf4>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	4a16      	ldr	r2, [pc, #88]	@ (8000efc <SendDataNextion+0xd4>)
 8000ea4:	481e      	ldr	r0, [pc, #120]	@ (8000f20 <SendDataNextion+0xf8>)
 8000ea6:	f7ff ff61 	bl	8000d6c <append_nextion_val>
 8000eaa:	4602      	mov	r2, r0
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	4413      	add	r3, r2
 8000eb0:	607b      	str	r3, [r7, #4]
    len += append_nextion_val("nCO",      co_stat,   dma_buf[0], len);
 8000eb2:	4b1c      	ldr	r3, [pc, #112]	@ (8000f24 <SendDataNextion+0xfc>)
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	4a10      	ldr	r2, [pc, #64]	@ (8000efc <SendDataNextion+0xd4>)
 8000ebc:	481a      	ldr	r0, [pc, #104]	@ (8000f28 <SendDataNextion+0x100>)
 8000ebe:	f7ff ff55 	bl	8000d6c <append_nextion_val>
 8000ec2:	4602      	mov	r2, r0
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	4413      	add	r3, r2
 8000ec8:	607b      	str	r3, [r7, #4]
    len += append_nextion_val("nCWU",     cwu_stat,  dma_buf[0], len);
 8000eca:	4b18      	ldr	r3, [pc, #96]	@ (8000f2c <SendDataNextion+0x104>)
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	4619      	mov	r1, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	4a0a      	ldr	r2, [pc, #40]	@ (8000efc <SendDataNextion+0xd4>)
 8000ed4:	4816      	ldr	r0, [pc, #88]	@ (8000f30 <SendDataNextion+0x108>)
 8000ed6:	f7ff ff49 	bl	8000d6c <append_nextion_val>
 8000eda:	4602      	mov	r2, r0
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	4413      	add	r3, r2
 8000ee0:	607b      	str	r3, [r7, #4]

    HAL_UART_Transmit_DMA(&huart3, dma_buf[0], len);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	4904      	ldr	r1, [pc, #16]	@ (8000efc <SendDataNextion+0xd4>)
 8000eea:	4812      	ldr	r0, [pc, #72]	@ (8000f34 <SendDataNextion+0x10c>)
 8000eec:	f003 fffc 	bl	8004ee8 <HAL_UART_Transmit_DMA>
}
 8000ef0:	bf00      	nop
 8000ef2:	3708      	adds	r7, #8
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	20000530 	.word	0x20000530
 8000efc:	20000550 	.word	0x20000550
 8000f00:	08005c88 	.word	0x08005c88
 8000f04:	20000534 	.word	0x20000534
 8000f08:	08005c90 	.word	0x08005c90
 8000f0c:	20000548 	.word	0x20000548
 8000f10:	08005c94 	.word	0x08005c94
 8000f14:	20000549 	.word	0x20000549
 8000f18:	08005c9c 	.word	0x08005c9c
 8000f1c:	2000054a 	.word	0x2000054a
 8000f20:	08005ca4 	.word	0x08005ca4
 8000f24:	2000054b 	.word	0x2000054b
 8000f28:	08005cac 	.word	0x08005cac
 8000f2c:	2000054c 	.word	0x2000054c
 8000f30:	08005cb0 	.word	0x08005cb0
 8000f34:	200009e8 	.word	0x200009e8

08000f38 <cs_high>:
/* ============================================================
 *  GPIO helpers
 * ============================================================ */

static inline void cs_high(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f42:	4802      	ldr	r0, [pc, #8]	@ (8000f4c <cs_high+0x14>)
 8000f44:	f001 ff8c 	bl	8002e60 <HAL_GPIO_WritePin>
                      NRF24L01P_SPI_CS_PIN_NUMBER,
                      GPIO_PIN_SET);
}
 8000f48:	bf00      	nop
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	40020000 	.word	0x40020000

08000f50 <cs_low>:

static inline void cs_low(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8000f54:	2200      	movs	r2, #0
 8000f56:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f5a:	4802      	ldr	r0, [pc, #8]	@ (8000f64 <cs_low+0x14>)
 8000f5c:	f001 ff80 	bl	8002e60 <HAL_GPIO_WritePin>
                      NRF24L01P_SPI_CS_PIN_NUMBER,
                      GPIO_PIN_RESET);
}
 8000f60:	bf00      	nop
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	40020000 	.word	0x40020000

08000f68 <ce_high>:

static inline void ce_high(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f72:	4802      	ldr	r0, [pc, #8]	@ (8000f7c <ce_high+0x14>)
 8000f74:	f001 ff74 	bl	8002e60 <HAL_GPIO_WritePin>
                      NRF24L01P_CE_PIN_NUMBER,
                      GPIO_PIN_SET);
}
 8000f78:	bf00      	nop
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	40020000 	.word	0x40020000

08000f80 <ce_low>:

static inline void ce_low(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 8000f84:	2200      	movs	r2, #0
 8000f86:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f8a:	4802      	ldr	r0, [pc, #8]	@ (8000f94 <ce_low+0x14>)
 8000f8c:	f001 ff68 	bl	8002e60 <HAL_GPIO_WritePin>
                      NRF24L01P_CE_PIN_NUMBER,
                      GPIO_PIN_RESET);
}
 8000f90:	bf00      	nop
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	40020000 	.word	0x40020000

08000f98 <read_register>:
/* ============================================================
 *  SPI low level
 * ============================================================ */

static uint8_t read_register(uint8_t reg)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b086      	sub	sp, #24
 8000f9c:	af02      	add	r7, sp, #8
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	71fb      	strb	r3, [r7, #7]
    uint8_t cmd = NRF24L01P_CMD_R_REGISTER | reg;
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	73fb      	strb	r3, [r7, #15]
    uint8_t status, val;

    cs_low();
 8000fa6:	f7ff ffd3 	bl	8000f50 <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &cmd, &status, 1, HAL_MAX_DELAY);
 8000faa:	f107 020e 	add.w	r2, r7, #14
 8000fae:	f107 010f 	add.w	r1, r7, #15
 8000fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb6:	9300      	str	r3, [sp, #0]
 8000fb8:	2301      	movs	r3, #1
 8000fba:	4809      	ldr	r0, [pc, #36]	@ (8000fe0 <read_register+0x48>)
 8000fbc:	f003 f80d 	bl	8003fda <HAL_SPI_TransmitReceive>
    HAL_SPI_Receive(NRF24L01P_SPI, &val, 1, HAL_MAX_DELAY);
 8000fc0:	f107 010d 	add.w	r1, r7, #13
 8000fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8000fc8:	2201      	movs	r2, #1
 8000fca:	4805      	ldr	r0, [pc, #20]	@ (8000fe0 <read_register+0x48>)
 8000fcc:	f002 feec 	bl	8003da8 <HAL_SPI_Receive>
    cs_high();
 8000fd0:	f7ff ffb2 	bl	8000f38 <cs_high>

    return val;
 8000fd4:	7b7b      	ldrb	r3, [r7, #13]
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3710      	adds	r7, #16
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	20000950 	.word	0x20000950

08000fe4 <write_register>:

static void write_register(uint8_t reg, uint8_t value)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	460a      	mov	r2, r1
 8000fee:	71fb      	strb	r3, [r7, #7]
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	71bb      	strb	r3, [r7, #6]
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8000ff4:	79fb      	ldrb	r3, [r7, #7]
 8000ff6:	f043 0320 	orr.w	r3, r3, #32
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	73fb      	strb	r3, [r7, #15]

    cs_low();
 8000ffe:	f7ff ffa7 	bl	8000f50 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001002:	f107 010f 	add.w	r1, r7, #15
 8001006:	f04f 33ff 	mov.w	r3, #4294967295
 800100a:	2201      	movs	r2, #1
 800100c:	4807      	ldr	r0, [pc, #28]	@ (800102c <write_register+0x48>)
 800100e:	f002 fd87 	bl	8003b20 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8001012:	1db9      	adds	r1, r7, #6
 8001014:	f04f 33ff 	mov.w	r3, #4294967295
 8001018:	2201      	movs	r2, #1
 800101a:	4804      	ldr	r0, [pc, #16]	@ (800102c <write_register+0x48>)
 800101c:	f002 fd80 	bl	8003b20 <HAL_SPI_Transmit>
    cs_high();
 8001020:	f7ff ff8a 	bl	8000f38 <cs_high>
}
 8001024:	bf00      	nop
 8001026:	3710      	adds	r7, #16
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	20000950 	.word	0x20000950

08001030 <write_address>:

static void write_address(uint8_t reg, const uint8_t *addr, uint8_t len)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	6039      	str	r1, [r7, #0]
 800103a:	71fb      	strb	r3, [r7, #7]
 800103c:	4613      	mov	r3, r2
 800103e:	71bb      	strb	r3, [r7, #6]
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001040:	79fb      	ldrb	r3, [r7, #7]
 8001042:	f043 0320 	orr.w	r3, r3, #32
 8001046:	b2db      	uxtb	r3, r3
 8001048:	73fb      	strb	r3, [r7, #15]

    cs_low();
 800104a:	f7ff ff81 	bl	8000f50 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 800104e:	f107 010f 	add.w	r1, r7, #15
 8001052:	f04f 33ff 	mov.w	r3, #4294967295
 8001056:	2201      	movs	r2, #1
 8001058:	4808      	ldr	r0, [pc, #32]	@ (800107c <write_address+0x4c>)
 800105a:	f002 fd61 	bl	8003b20 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, (uint8_t *)addr, len, HAL_MAX_DELAY);
 800105e:	79bb      	ldrb	r3, [r7, #6]
 8001060:	b29a      	uxth	r2, r3
 8001062:	f04f 33ff 	mov.w	r3, #4294967295
 8001066:	6839      	ldr	r1, [r7, #0]
 8001068:	4804      	ldr	r0, [pc, #16]	@ (800107c <write_address+0x4c>)
 800106a:	f002 fd59 	bl	8003b20 <HAL_SPI_Transmit>
    cs_high();
 800106e:	f7ff ff63 	bl	8000f38 <cs_high>
}
 8001072:	bf00      	nop
 8001074:	3710      	adds	r7, #16
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	20000950 	.word	0x20000950

08001080 <nrf24l01p_reset>:
/* ============================================================
 *  CORE
 * ============================================================ */

void nrf24l01p_reset(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
    cs_high();
 8001084:	f7ff ff58 	bl	8000f38 <cs_high>
    ce_low();
 8001088:	f7ff ff7a 	bl	8000f80 <ce_low>

    write_register(NRF24L01P_REG_CONFIG,     0x08);
 800108c:	2108      	movs	r1, #8
 800108e:	2000      	movs	r0, #0
 8001090:	f7ff ffa8 	bl	8000fe4 <write_register>
    write_register(NRF24L01P_REG_EN_AA,      0x3F);   // ACK ON
 8001094:	213f      	movs	r1, #63	@ 0x3f
 8001096:	2001      	movs	r0, #1
 8001098:	f7ff ffa4 	bl	8000fe4 <write_register>
    write_register(NRF24L01P_REG_EN_RXADDR,  0x01);
 800109c:	2101      	movs	r1, #1
 800109e:	2002      	movs	r0, #2
 80010a0:	f7ff ffa0 	bl	8000fe4 <write_register>
    write_register(NRF24L01P_REG_SETUP_AW,   0x03);
 80010a4:	2103      	movs	r1, #3
 80010a6:	2003      	movs	r0, #3
 80010a8:	f7ff ff9c 	bl	8000fe4 <write_register>
    write_register(NRF24L01P_REG_SETUP_RETR, 0x13);   // 500us, 3 retry
 80010ac:	2113      	movs	r1, #19
 80010ae:	2004      	movs	r0, #4
 80010b0:	f7ff ff98 	bl	8000fe4 <write_register>
    write_register(NRF24L01P_REG_RF_CH,      76);
 80010b4:	214c      	movs	r1, #76	@ 0x4c
 80010b6:	2005      	movs	r0, #5
 80010b8:	f7ff ff94 	bl	8000fe4 <write_register>
    write_register(NRF24L01P_REG_RF_SETUP,   0x07);
 80010bc:	2107      	movs	r1, #7
 80010be:	2006      	movs	r0, #6
 80010c0:	f7ff ff90 	bl	8000fe4 <write_register>
    write_register(NRF24L01P_REG_STATUS,     0x70);
 80010c4:	2170      	movs	r1, #112	@ 0x70
 80010c6:	2007      	movs	r0, #7
 80010c8:	f7ff ff8c 	bl	8000fe4 <write_register>
    write_register(NRF24L01P_REG_DYNPD,      0x00);
 80010cc:	2100      	movs	r1, #0
 80010ce:	201c      	movs	r0, #28
 80010d0:	f7ff ff88 	bl	8000fe4 <write_register>
    write_register(NRF24L01P_REG_FEATURE,    0x00);
 80010d4:	2100      	movs	r1, #0
 80010d6:	201d      	movs	r0, #29
 80010d8:	f7ff ff84 	bl	8000fe4 <write_register>

    nrf24l01p_flush_rx_fifo();
 80010dc:	f000 f8aa 	bl	8001234 <nrf24l01p_flush_rx_fifo>
    nrf24l01p_flush_tx_fifo();
 80010e0:	f000 f892 	bl	8001208 <nrf24l01p_flush_tx_fifo>
}
 80010e4:	bf00      	nop
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <nrf24l01p_power_up>:

void nrf24l01p_power_up(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
    uint8_t cfg = read_register(NRF24L01P_REG_CONFIG);
 80010ee:	2000      	movs	r0, #0
 80010f0:	f7ff ff52 	bl	8000f98 <read_register>
 80010f4:	4603      	mov	r3, r0
 80010f6:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_CONFIG, cfg | (1 << 1));
 80010f8:	79fb      	ldrb	r3, [r7, #7]
 80010fa:	f043 0302 	orr.w	r3, r3, #2
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	4619      	mov	r1, r3
 8001102:	2000      	movs	r0, #0
 8001104:	f7ff ff6e 	bl	8000fe4 <write_register>
}
 8001108:	bf00      	nop
 800110a:	3708      	adds	r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <nrf24l01p_prx_mode>:

void nrf24l01p_prx_mode(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
    uint8_t cfg = read_register(NRF24L01P_REG_CONFIG);
 8001116:	2000      	movs	r0, #0
 8001118:	f7ff ff3e 	bl	8000f98 <read_register>
 800111c:	4603      	mov	r3, r0
 800111e:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_CONFIG, cfg | (1 << 0));
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	f043 0301 	orr.w	r3, r3, #1
 8001126:	b2db      	uxtb	r3, r3
 8001128:	4619      	mov	r1, r3
 800112a:	2000      	movs	r0, #0
 800112c:	f7ff ff5a 	bl	8000fe4 <write_register>
}
 8001130:	bf00      	nop
 8001132:	3708      	adds	r7, #8
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}

08001138 <nrf24l01p_ptx_mode>:

void nrf24l01p_ptx_mode(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
    uint8_t cfg = read_register(NRF24L01P_REG_CONFIG);
 800113e:	2000      	movs	r0, #0
 8001140:	f7ff ff2a 	bl	8000f98 <read_register>
 8001144:	4603      	mov	r3, r0
 8001146:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_CONFIG, cfg & ~(1 << 0));
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	f023 0301 	bic.w	r3, r3, #1
 800114e:	b2db      	uxtb	r3, r3
 8001150:	4619      	mov	r1, r3
 8001152:	2000      	movs	r0, #0
 8001154:	f7ff ff46 	bl	8000fe4 <write_register>
}
 8001158:	bf00      	nop
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}

08001160 <nrf24l01p_set_rf_channel>:
/* ============================================================
 *  RF
 * ============================================================ */

void nrf24l01p_set_rf_channel(channel MHz)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	80fb      	strh	r3, [r7, #6]
    write_register(NRF24L01P_REG_RF_CH, MHz - 2400);
 800116a:	88fb      	ldrh	r3, [r7, #6]
 800116c:	b2db      	uxtb	r3, r3
 800116e:	3b60      	subs	r3, #96	@ 0x60
 8001170:	b2db      	uxtb	r3, r3
 8001172:	4619      	mov	r1, r3
 8001174:	2005      	movs	r0, #5
 8001176:	f7ff ff35 	bl	8000fe4 <write_register>
}
 800117a:	bf00      	nop
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}

08001182 <nrf24l01p_set_rf_air_data_rate>:

void nrf24l01p_set_rf_air_data_rate(air_data_rate bps)
{
 8001182:	b580      	push	{r7, lr}
 8001184:	b084      	sub	sp, #16
 8001186:	af00      	add	r7, sp, #0
 8001188:	4603      	mov	r3, r0
 800118a:	71fb      	strb	r3, [r7, #7]
    uint8_t rf = read_register(NRF24L01P_REG_RF_SETUP) & 0xD7;
 800118c:	2006      	movs	r0, #6
 800118e:	f7ff ff03 	bl	8000f98 <read_register>
 8001192:	4603      	mov	r3, r0
 8001194:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8001198:	73fb      	strb	r3, [r7, #15]
    if (bps == _2Mbps)      rf |= (1 << 3);
 800119a:	79fb      	ldrb	r3, [r7, #7]
 800119c:	2b01      	cmp	r3, #1
 800119e:	d104      	bne.n	80011aa <nrf24l01p_set_rf_air_data_rate+0x28>
 80011a0:	7bfb      	ldrb	r3, [r7, #15]
 80011a2:	f043 0308 	orr.w	r3, r3, #8
 80011a6:	73fb      	strb	r3, [r7, #15]
 80011a8:	e006      	b.n	80011b8 <nrf24l01p_set_rf_air_data_rate+0x36>
    else if (bps == _250kbps) rf |= (1 << 5);
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	2b02      	cmp	r3, #2
 80011ae:	d103      	bne.n	80011b8 <nrf24l01p_set_rf_air_data_rate+0x36>
 80011b0:	7bfb      	ldrb	r3, [r7, #15]
 80011b2:	f043 0320 	orr.w	r3, r3, #32
 80011b6:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_RF_SETUP, rf);
 80011b8:	7bfb      	ldrb	r3, [r7, #15]
 80011ba:	4619      	mov	r1, r3
 80011bc:	2006      	movs	r0, #6
 80011be:	f7ff ff11 	bl	8000fe4 <write_register>
}
 80011c2:	bf00      	nop
 80011c4:	3710      	adds	r7, #16
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <nrf24l01p_set_rf_tx_output_power>:

void nrf24l01p_set_rf_tx_output_power(output_power dBm)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b084      	sub	sp, #16
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	4603      	mov	r3, r0
 80011d2:	71fb      	strb	r3, [r7, #7]
    uint8_t rf = read_register(NRF24L01P_REG_RF_SETUP) & 0xF9;
 80011d4:	2006      	movs	r0, #6
 80011d6:	f7ff fedf 	bl	8000f98 <read_register>
 80011da:	4603      	mov	r3, r0
 80011dc:	f023 0306 	bic.w	r3, r3, #6
 80011e0:	73fb      	strb	r3, [r7, #15]
    rf |= (dBm << 1);
 80011e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e6:	005b      	lsls	r3, r3, #1
 80011e8:	b25a      	sxtb	r2, r3
 80011ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ee:	4313      	orrs	r3, r2
 80011f0:	b25b      	sxtb	r3, r3
 80011f2:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_RF_SETUP, rf);
 80011f4:	7bfb      	ldrb	r3, [r7, #15]
 80011f6:	4619      	mov	r1, r3
 80011f8:	2006      	movs	r0, #6
 80011fa:	f7ff fef3 	bl	8000fe4 <write_register>
}
 80011fe:	bf00      	nop
 8001200:	3710      	adds	r7, #16
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
	...

08001208 <nrf24l01p_flush_tx_fifo>:
/* ============================================================
 *  FIFO
 * ============================================================ */

void nrf24l01p_flush_tx_fifo(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
    uint8_t cmd = NRF24L01P_CMD_FLUSH_TX;
 800120e:	23e1      	movs	r3, #225	@ 0xe1
 8001210:	71fb      	strb	r3, [r7, #7]
    cs_low();
 8001212:	f7ff fe9d 	bl	8000f50 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001216:	1df9      	adds	r1, r7, #7
 8001218:	f04f 33ff 	mov.w	r3, #4294967295
 800121c:	2201      	movs	r2, #1
 800121e:	4804      	ldr	r0, [pc, #16]	@ (8001230 <nrf24l01p_flush_tx_fifo+0x28>)
 8001220:	f002 fc7e 	bl	8003b20 <HAL_SPI_Transmit>
    cs_high();
 8001224:	f7ff fe88 	bl	8000f38 <cs_high>
}
 8001228:	bf00      	nop
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	20000950 	.word	0x20000950

08001234 <nrf24l01p_flush_rx_fifo>:

void nrf24l01p_flush_rx_fifo(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
    uint8_t cmd = NRF24L01P_CMD_FLUSH_RX;
 800123a:	23e2      	movs	r3, #226	@ 0xe2
 800123c:	71fb      	strb	r3, [r7, #7]
    cs_low();
 800123e:	f7ff fe87 	bl	8000f50 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001242:	1df9      	adds	r1, r7, #7
 8001244:	f04f 33ff 	mov.w	r3, #4294967295
 8001248:	2201      	movs	r2, #1
 800124a:	4804      	ldr	r0, [pc, #16]	@ (800125c <nrf24l01p_flush_rx_fifo+0x28>)
 800124c:	f002 fc68 	bl	8003b20 <HAL_SPI_Transmit>
    cs_high();
 8001250:	f7ff fe72 	bl	8000f38 <cs_high>
}
 8001254:	bf00      	nop
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	20000950 	.word	0x20000950

08001260 <nrf24l01p_rx_init>:
/* ============================================================
 *  INIT
 * ============================================================ */

void nrf24l01p_rx_init(channel MHz, air_data_rate bps)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	4603      	mov	r3, r0
 8001268:	460a      	mov	r2, r1
 800126a:	80fb      	strh	r3, [r7, #6]
 800126c:	4613      	mov	r3, r2
 800126e:	717b      	strb	r3, [r7, #5]
    nrf24l01p_reset();
 8001270:	f7ff ff06 	bl	8001080 <nrf24l01p_reset>
    nrf24l01p_prx_mode();
 8001274:	f7ff ff4c 	bl	8001110 <nrf24l01p_prx_mode>
    nrf24l01p_power_up();
 8001278:	f7ff ff36 	bl	80010e8 <nrf24l01p_power_up>
    HAL_Delay(2);
 800127c:	2002      	movs	r0, #2
 800127e:	f000 fba7 	bl	80019d0 <HAL_Delay>

    nrf24l01p_set_rf_channel(MHz);
 8001282:	88fb      	ldrh	r3, [r7, #6]
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff ff6b 	bl	8001160 <nrf24l01p_set_rf_channel>
    nrf24l01p_set_rf_air_data_rate(bps);
 800128a:	797b      	ldrb	r3, [r7, #5]
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff ff78 	bl	8001182 <nrf24l01p_set_rf_air_data_rate>
    nrf24l01p_set_rf_tx_output_power(_0dBm);
 8001292:	2003      	movs	r0, #3
 8001294:	f7ff ff99 	bl	80011ca <nrf24l01p_set_rf_tx_output_power>

    write_address(NRF24L01P_REG_RX_ADDR_P0, NRF_ADDR, 5);
 8001298:	2205      	movs	r2, #5
 800129a:	4907      	ldr	r1, [pc, #28]	@ (80012b8 <nrf24l01p_rx_init+0x58>)
 800129c:	200a      	movs	r0, #10
 800129e:	f7ff fec7 	bl	8001030 <write_address>
    write_register(NRF24L01P_REG_RX_PW_P0, NRF24L01P_PAYLOAD_LENGTH);
 80012a2:	2108      	movs	r1, #8
 80012a4:	2011      	movs	r0, #17
 80012a6:	f7ff fe9d 	bl	8000fe4 <write_register>

    ce_high();   // RX ciągle włączony
 80012aa:	f7ff fe5d 	bl	8000f68 <ce_high>
}
 80012ae:	bf00      	nop
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	08005cb8 	.word	0x08005cb8

080012bc <nrf24l01p_tx_transmit>:
/* ============================================================
 *  TRANSMIT
 * ============================================================ */

void nrf24l01p_tx_transmit(uint8_t *payload)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
    // skasuj wszystkie flagi IRQ
    write_register(NRF24L01P_REG_STATUS, 0x70);
 80012c4:	2170      	movs	r1, #112	@ 0x70
 80012c6:	2007      	movs	r0, #7
 80012c8:	f7ff fe8c 	bl	8000fe4 <write_register>

    // FIFO musi być puste
    nrf24l01p_flush_tx_fifo();
 80012cc:	f7ff ff9c 	bl	8001208 <nrf24l01p_flush_tx_fifo>

    // załaduj payload
    uint8_t cmd = NRF24L01P_CMD_W_TX_PAYLOAD;
 80012d0:	23a0      	movs	r3, #160	@ 0xa0
 80012d2:	73fb      	strb	r3, [r7, #15]
    cs_low();
 80012d4:	f7ff fe3c 	bl	8000f50 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 80012d8:	f107 010f 	add.w	r1, r7, #15
 80012dc:	f04f 33ff 	mov.w	r3, #4294967295
 80012e0:	2201      	movs	r2, #1
 80012e2:	480b      	ldr	r0, [pc, #44]	@ (8001310 <nrf24l01p_tx_transmit+0x54>)
 80012e4:	f002 fc1c 	bl	8003b20 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, payload, NRF24L01P_PAYLOAD_LENGTH, HAL_MAX_DELAY);
 80012e8:	f04f 33ff 	mov.w	r3, #4294967295
 80012ec:	2208      	movs	r2, #8
 80012ee:	6879      	ldr	r1, [r7, #4]
 80012f0:	4807      	ldr	r0, [pc, #28]	@ (8001310 <nrf24l01p_tx_transmit+0x54>)
 80012f2:	f002 fc15 	bl	8003b20 <HAL_SPI_Transmit>
    cs_high();
 80012f6:	f7ff fe1f 	bl	8000f38 <cs_high>

    // impuls CE (>=10 µs)
    ce_high();
 80012fa:	f7ff fe35 	bl	8000f68 <ce_high>
    delay_us(20);
 80012fe:	2014      	movs	r0, #20
 8001300:	f7ff facc 	bl	800089c <delay_us>
    ce_low();
 8001304:	f7ff fe3c 	bl	8000f80 <ce_low>
}
 8001308:	bf00      	nop
 800130a:	3710      	adds	r7, #16
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	20000950 	.word	0x20000950

08001314 <nrf24l01p_rx_receive>:
        write_register(NRF24L01P_REG_STATUS, (1 << 4));
    }
}

void nrf24l01p_rx_receive(uint8_t *rx_payload)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
    uint8_t cmd = NRF24L01P_CMD_R_RX_PAYLOAD;
 800131c:	2361      	movs	r3, #97	@ 0x61
 800131e:	73fb      	strb	r3, [r7, #15]
    cs_low();
 8001320:	f7ff fe16 	bl	8000f50 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001324:	f107 010f 	add.w	r1, r7, #15
 8001328:	f04f 33ff 	mov.w	r3, #4294967295
 800132c:	2201      	movs	r2, #1
 800132e:	480a      	ldr	r0, [pc, #40]	@ (8001358 <nrf24l01p_rx_receive+0x44>)
 8001330:	f002 fbf6 	bl	8003b20 <HAL_SPI_Transmit>
    HAL_SPI_Receive(NRF24L01P_SPI, rx_payload, NRF24L01P_PAYLOAD_LENGTH, HAL_MAX_DELAY);
 8001334:	f04f 33ff 	mov.w	r3, #4294967295
 8001338:	2208      	movs	r2, #8
 800133a:	6879      	ldr	r1, [r7, #4]
 800133c:	4806      	ldr	r0, [pc, #24]	@ (8001358 <nrf24l01p_rx_receive+0x44>)
 800133e:	f002 fd33 	bl	8003da8 <HAL_SPI_Receive>
    cs_high();
 8001342:	f7ff fdf9 	bl	8000f38 <cs_high>

    write_register(NRF24L01P_REG_STATUS, (1 << 6)); // RX_DR
 8001346:	2140      	movs	r1, #64	@ 0x40
 8001348:	2007      	movs	r0, #7
 800134a:	f7ff fe4b 	bl	8000fe4 <write_register>
}
 800134e:	bf00      	nop
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	20000950 	.word	0x20000950

0800135c <nrf24l01p_switch_rx_to_tx>:
/**
 * @brief Przełączenie z RX do TX (bez wysyłania danych)
 *        Zawsze wołaj PRZED nrf24l01p_tx_transmit()
 */
void nrf24l01p_switch_rx_to_tx(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
    // 1️⃣ ZAWSZE CE LOW przed zmianą trybu
    ce_low();
 8001360:	f7ff fe0e 	bl	8000f80 <ce_low>

    // 2️⃣ Skasuj wszystkie flagi IRQ
    write_register(NRF24L01P_REG_STATUS, 0x70);
 8001364:	2170      	movs	r1, #112	@ 0x70
 8001366:	2007      	movs	r0, #7
 8001368:	f7ff fe3c 	bl	8000fe4 <write_register>

    // 3️⃣ Wyczyść FIFO
    nrf24l01p_flush_rx_fifo();
 800136c:	f7ff ff62 	bl	8001234 <nrf24l01p_flush_rx_fifo>
    nrf24l01p_flush_tx_fifo();
 8001370:	f7ff ff4a 	bl	8001208 <nrf24l01p_flush_tx_fifo>

    // 4️⃣ Tryb TX
    nrf24l01p_ptx_mode();
 8001374:	f7ff fee0 	bl	8001138 <nrf24l01p_ptx_mode>

    // 5️⃣ Czas przejścia STBY->TX (datasheet)
    delay_us(130);
 8001378:	2082      	movs	r0, #130	@ 0x82
 800137a:	f7ff fa8f 	bl	800089c <delay_us>
}
 800137e:	bf00      	nop
 8001380:	bd80      	pop	{r7, pc}

08001382 <nrf24l01p_switch_tx_to_rx>:
/**
 * @brief Przełączenie z TX do RX (powrót do nasłuchu)
 *        Wołaj PO wysłaniu danych
 */
void nrf24l01p_switch_tx_to_rx(void)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	af00      	add	r7, sp, #0
    // 1️⃣ CE LOW
    ce_low();
 8001386:	f7ff fdfb 	bl	8000f80 <ce_low>

    // 2️⃣ Skasuj IRQ
    write_register(NRF24L01P_REG_STATUS, 0x70);
 800138a:	2170      	movs	r1, #112	@ 0x70
 800138c:	2007      	movs	r0, #7
 800138e:	f7ff fe29 	bl	8000fe4 <write_register>

    // 3️⃣ Wyczyść FIFO
    nrf24l01p_flush_tx_fifo();
 8001392:	f7ff ff39 	bl	8001208 <nrf24l01p_flush_tx_fifo>
    nrf24l01p_flush_rx_fifo();
 8001396:	f7ff ff4d 	bl	8001234 <nrf24l01p_flush_rx_fifo>

    // 4️⃣ Tryb RX
    nrf24l01p_prx_mode();
 800139a:	f7ff feb9 	bl	8001110 <nrf24l01p_prx_mode>

    // 5️⃣ Czas STBY->RX
    delay_us(130);
 800139e:	2082      	movs	r0, #130	@ 0x82
 80013a0:	f7ff fa7c 	bl	800089c <delay_us>

    // 6️⃣ Start nasłuchu
    ce_high();
 80013a4:	f7ff fde0 	bl	8000f68 <ce_high>
}
 80013a8:	bf00      	nop
 80013aa:	bd80      	pop	{r7, pc}

080013ac <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80013b0:	4b16      	ldr	r3, [pc, #88]	@ (800140c <MX_SPI1_Init+0x60>)
 80013b2:	4a17      	ldr	r2, [pc, #92]	@ (8001410 <MX_SPI1_Init+0x64>)
 80013b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013b6:	4b15      	ldr	r3, [pc, #84]	@ (800140c <MX_SPI1_Init+0x60>)
 80013b8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013be:	4b13      	ldr	r3, [pc, #76]	@ (800140c <MX_SPI1_Init+0x60>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013c4:	4b11      	ldr	r3, [pc, #68]	@ (800140c <MX_SPI1_Init+0x60>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013ca:	4b10      	ldr	r3, [pc, #64]	@ (800140c <MX_SPI1_Init+0x60>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013d0:	4b0e      	ldr	r3, [pc, #56]	@ (800140c <MX_SPI1_Init+0x60>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013d6:	4b0d      	ldr	r3, [pc, #52]	@ (800140c <MX_SPI1_Init+0x60>)
 80013d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013dc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80013de:	4b0b      	ldr	r3, [pc, #44]	@ (800140c <MX_SPI1_Init+0x60>)
 80013e0:	2220      	movs	r2, #32
 80013e2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013e4:	4b09      	ldr	r3, [pc, #36]	@ (800140c <MX_SPI1_Init+0x60>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	621a      	str	r2, [r3, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013ea:	4b08      	ldr	r3, [pc, #32]	@ (800140c <MX_SPI1_Init+0x60>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013f0:	4b06      	ldr	r3, [pc, #24]	@ (800140c <MX_SPI1_Init+0x60>)
 80013f2:	220a      	movs	r2, #10
 80013f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013f6:	4805      	ldr	r0, [pc, #20]	@ (800140c <MX_SPI1_Init+0x60>)
 80013f8:	f002 fb16 	bl	8003a28 <HAL_SPI_Init>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <MX_SPI1_Init+0x5a>
  {
    Error_Handler();
 8001402:	f7ff fbb3 	bl	8000b6c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001406:	bf00      	nop
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	20000950 	.word	0x20000950
 8001410:	40013000 	.word	0x40013000

08001414 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b08a      	sub	sp, #40	@ 0x28
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800141c:	f107 0314 	add.w	r3, r7, #20
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	60da      	str	r2, [r3, #12]
 800142a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a1b      	ldr	r2, [pc, #108]	@ (80014a0 <HAL_SPI_MspInit+0x8c>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d12f      	bne.n	8001496 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001436:	4b1b      	ldr	r3, [pc, #108]	@ (80014a4 <HAL_SPI_MspInit+0x90>)
 8001438:	6a1b      	ldr	r3, [r3, #32]
 800143a:	4a1a      	ldr	r2, [pc, #104]	@ (80014a4 <HAL_SPI_MspInit+0x90>)
 800143c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001440:	6213      	str	r3, [r2, #32]
 8001442:	4b18      	ldr	r3, [pc, #96]	@ (80014a4 <HAL_SPI_MspInit+0x90>)
 8001444:	6a1b      	ldr	r3, [r3, #32]
 8001446:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800144a:	613b      	str	r3, [r7, #16]
 800144c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800144e:	4b15      	ldr	r3, [pc, #84]	@ (80014a4 <HAL_SPI_MspInit+0x90>)
 8001450:	69db      	ldr	r3, [r3, #28]
 8001452:	4a14      	ldr	r2, [pc, #80]	@ (80014a4 <HAL_SPI_MspInit+0x90>)
 8001454:	f043 0301 	orr.w	r3, r3, #1
 8001458:	61d3      	str	r3, [r2, #28]
 800145a:	4b12      	ldr	r3, [pc, #72]	@ (80014a4 <HAL_SPI_MspInit+0x90>)
 800145c:	69db      	ldr	r3, [r3, #28]
 800145e:	f003 0301 	and.w	r3, r3, #1
 8001462:	60fb      	str	r3, [r7, #12]
 8001464:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001466:	23e0      	movs	r3, #224	@ 0xe0
 8001468:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800146a:	2302      	movs	r3, #2
 800146c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146e:	2300      	movs	r3, #0
 8001470:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001472:	2303      	movs	r3, #3
 8001474:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001476:	2305      	movs	r3, #5
 8001478:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800147a:	f107 0314 	add.w	r3, r7, #20
 800147e:	4619      	mov	r1, r3
 8001480:	4809      	ldr	r0, [pc, #36]	@ (80014a8 <HAL_SPI_MspInit+0x94>)
 8001482:	f001 fb6d 	bl	8002b60 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001486:	2200      	movs	r2, #0
 8001488:	2100      	movs	r1, #0
 800148a:	2023      	movs	r0, #35	@ 0x23
 800148c:	f001 f91d 	bl	80026ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001490:	2023      	movs	r0, #35	@ 0x23
 8001492:	f001 f936 	bl	8002702 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001496:	bf00      	nop
 8001498:	3728      	adds	r7, #40	@ 0x28
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40013000 	.word	0x40013000
 80014a4:	40023800 	.word	0x40023800
 80014a8:	40020000 	.word	0x40020000

080014ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b085      	sub	sp, #20
 80014b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 80014b2:	4b14      	ldr	r3, [pc, #80]	@ (8001504 <HAL_MspInit+0x58>)
 80014b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014b6:	4a13      	ldr	r2, [pc, #76]	@ (8001504 <HAL_MspInit+0x58>)
 80014b8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80014bc:	6253      	str	r3, [r2, #36]	@ 0x24
 80014be:	4b11      	ldr	r3, [pc, #68]	@ (8001504 <HAL_MspInit+0x58>)
 80014c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80014c6:	60fb      	str	r3, [r7, #12]
 80014c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001504 <HAL_MspInit+0x58>)
 80014cc:	6a1b      	ldr	r3, [r3, #32]
 80014ce:	4a0d      	ldr	r2, [pc, #52]	@ (8001504 <HAL_MspInit+0x58>)
 80014d0:	f043 0301 	orr.w	r3, r3, #1
 80014d4:	6213      	str	r3, [r2, #32]
 80014d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001504 <HAL_MspInit+0x58>)
 80014d8:	6a1b      	ldr	r3, [r3, #32]
 80014da:	f003 0301 	and.w	r3, r3, #1
 80014de:	60bb      	str	r3, [r7, #8]
 80014e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014e2:	4b08      	ldr	r3, [pc, #32]	@ (8001504 <HAL_MspInit+0x58>)
 80014e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014e6:	4a07      	ldr	r2, [pc, #28]	@ (8001504 <HAL_MspInit+0x58>)
 80014e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014ec:	6253      	str	r3, [r2, #36]	@ 0x24
 80014ee:	4b05      	ldr	r3, [pc, #20]	@ (8001504 <HAL_MspInit+0x58>)
 80014f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014f6:	607b      	str	r3, [r7, #4]
 80014f8:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014fa:	bf00      	nop
 80014fc:	3714      	adds	r7, #20
 80014fe:	46bd      	mov	sp, r7
 8001500:	bc80      	pop	{r7}
 8001502:	4770      	bx	lr
 8001504:	40023800 	.word	0x40023800

08001508 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800150c:	bf00      	nop
 800150e:	e7fd      	b.n	800150c <NMI_Handler+0x4>

08001510 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001514:	bf00      	nop
 8001516:	e7fd      	b.n	8001514 <HardFault_Handler+0x4>

08001518 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800151c:	bf00      	nop
 800151e:	e7fd      	b.n	800151c <MemManage_Handler+0x4>

08001520 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001524:	bf00      	nop
 8001526:	e7fd      	b.n	8001524 <BusFault_Handler+0x4>

08001528 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800152c:	bf00      	nop
 800152e:	e7fd      	b.n	800152c <UsageFault_Handler+0x4>

08001530 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001534:	bf00      	nop
 8001536:	46bd      	mov	sp, r7
 8001538:	bc80      	pop	{r7}
 800153a:	4770      	bx	lr

0800153c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001540:	bf00      	nop
 8001542:	46bd      	mov	sp, r7
 8001544:	bc80      	pop	{r7}
 8001546:	4770      	bx	lr

08001548 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	bc80      	pop	{r7}
 8001552:	4770      	bx	lr

08001554 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001558:	f000 fa1e 	bl	8001998 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800155c:	bf00      	nop
 800155e:	bd80      	pop	{r7, pc}

08001560 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8001564:	4802      	ldr	r0, [pc, #8]	@ (8001570 <DMA1_Channel1_IRQHandler+0x10>)
 8001566:	f001 fa1d 	bl	80029a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20000488 	.word	0x20000488

08001574 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001578:	4802      	ldr	r0, [pc, #8]	@ (8001584 <DMA1_Channel2_IRQHandler+0x10>)
 800157a:	f001 fa13 	bl	80029a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800157e:	bf00      	nop
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	20000a74 	.word	0x20000a74

08001588 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800158c:	4802      	ldr	r0, [pc, #8]	@ (8001598 <DMA1_Channel3_IRQHandler+0x10>)
 800158e:	f001 fa09 	bl	80029a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001592:	bf00      	nop
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	20000a30 	.word	0x20000a30

0800159c <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC global interrupt.
  */
void ADC1_IRQHandler(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 80015a0:	4802      	ldr	r0, [pc, #8]	@ (80015ac <ADC1_IRQHandler+0x10>)
 80015a2:	f000 fc6d 	bl	8001e80 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80015a6:	bf00      	nop
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	20000434 	.word	0x20000434

080015b0 <TIM11_IRQHandler>:

/**
  * @brief This function handles TIM11 global interrupt.
  */
void TIM11_IRQHandler(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM11_IRQn 0 */

  /* USER CODE END TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80015b4:	4802      	ldr	r0, [pc, #8]	@ (80015c0 <TIM11_IRQHandler+0x10>)
 80015b6:	f003 f991 	bl	80048dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM11_IRQn 1 */

  /* USER CODE END TIM11_IRQn 1 */
}
 80015ba:	bf00      	nop
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	200009a8 	.word	0x200009a8

080015c4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80015c8:	4802      	ldr	r0, [pc, #8]	@ (80015d4 <SPI1_IRQHandler+0x10>)
 80015ca:	f002 feaf 	bl	800432c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80015ce:	bf00      	nop
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	20000950 	.word	0x20000950

080015d8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80015dc:	4802      	ldr	r0, [pc, #8]	@ (80015e8 <USART3_IRQHandler+0x10>)
 80015de:	f003 fcff 	bl	8004fe0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	200009e8 	.word	0x200009e8

080015ec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRQ_Pin);
 80015f0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80015f4:	f001 fc4c 	bl	8002e90 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80015f8:	bf00      	nop
 80015fa:	bd80      	pop	{r7, pc}

080015fc <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001600:	bf00      	nop
 8001602:	46bd      	mov	sp, r7
 8001604:	bc80      	pop	{r7}
 8001606:	4770      	bx	lr

08001608 <NTC_ADC2Temperature>:
  -442, -461, -482, -507, -534, -567, -608,
  -663, -751, -839
};


int NTC_ADC2Temperature(unsigned int adc_value){
 8001608:	b480      	push	{r7}
 800160a:	b085      	sub	sp, #20
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]

  int p1,p2;

  p1 = NTC_table[ (adc_value >> 4)  ];
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	091b      	lsrs	r3, r3, #4
 8001614:	4a0d      	ldr	r2, [pc, #52]	@ (800164c <NTC_ADC2Temperature+0x44>)
 8001616:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800161a:	60fb      	str	r3, [r7, #12]
  p2 = NTC_table[ (adc_value >> 4)+1];
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	091b      	lsrs	r3, r3, #4
 8001620:	3301      	adds	r3, #1
 8001622:	4a0a      	ldr	r2, [pc, #40]	@ (800164c <NTC_ADC2Temperature+0x44>)
 8001624:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001628:	60bb      	str	r3, [r7, #8]

  /* Interpolate between both points. */
  return p1 - ( (p1-p2) * (adc_value & 0x000F) ) / 16;
 800162a:	68fa      	ldr	r2, [r7, #12]
 800162c:	68f9      	ldr	r1, [r7, #12]
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	1acb      	subs	r3, r1, r3
 8001632:	4619      	mov	r1, r3
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f003 030f 	and.w	r3, r3, #15
 800163a:	fb01 f303 	mul.w	r3, r1, r3
 800163e:	091b      	lsrs	r3, r3, #4
 8001640:	1ad3      	subs	r3, r2, r3
};
 8001642:	4618      	mov	r0, r3
 8001644:	3714      	adds	r7, #20
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr
 800164c:	2000000c 	.word	0x2000000c

08001650 <MX_TIM11_Init>:

TIM_HandleTypeDef htim11;

/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001656:	463b      	mov	r3, r7
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]
 800165e:	609a      	str	r2, [r3, #8]
 8001660:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001662:	4b16      	ldr	r3, [pc, #88]	@ (80016bc <MX_TIM11_Init+0x6c>)
 8001664:	4a16      	ldr	r2, [pc, #88]	@ (80016c0 <MX_TIM11_Init+0x70>)
 8001666:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 991;
 8001668:	4b14      	ldr	r3, [pc, #80]	@ (80016bc <MX_TIM11_Init+0x6c>)
 800166a:	f240 32df 	movw	r2, #991	@ 0x3df
 800166e:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001670:	4b12      	ldr	r3, [pc, #72]	@ (80016bc <MX_TIM11_Init+0x6c>)
 8001672:	2200      	movs	r2, #0
 8001674:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 64515;
 8001676:	4b11      	ldr	r3, [pc, #68]	@ (80016bc <MX_TIM11_Init+0x6c>)
 8001678:	f64f 4203 	movw	r2, #64515	@ 0xfc03
 800167c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800167e:	4b0f      	ldr	r3, [pc, #60]	@ (80016bc <MX_TIM11_Init+0x6c>)
 8001680:	2200      	movs	r2, #0
 8001682:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001684:	4b0d      	ldr	r3, [pc, #52]	@ (80016bc <MX_TIM11_Init+0x6c>)
 8001686:	2200      	movs	r2, #0
 8001688:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800168a:	480c      	ldr	r0, [pc, #48]	@ (80016bc <MX_TIM11_Init+0x6c>)
 800168c:	f003 f894 	bl	80047b8 <HAL_TIM_Base_Init>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_TIM11_Init+0x4a>
  {
    Error_Handler();
 8001696:	f7ff fa69 	bl	8000b6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800169a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800169e:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim11, &sClockSourceConfig) != HAL_OK)
 80016a0:	463b      	mov	r3, r7
 80016a2:	4619      	mov	r1, r3
 80016a4:	4805      	ldr	r0, [pc, #20]	@ (80016bc <MX_TIM11_Init+0x6c>)
 80016a6:	f003 f9e5 	bl	8004a74 <HAL_TIM_ConfigClockSource>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <MX_TIM11_Init+0x64>
  {
    Error_Handler();
 80016b0:	f7ff fa5c 	bl	8000b6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80016b4:	bf00      	nop
 80016b6:	3710      	adds	r7, #16
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	200009a8 	.word	0x200009a8
 80016c0:	40011000 	.word	0x40011000

080016c4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM11)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001708 <HAL_TIM_Base_MspInit+0x44>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d113      	bne.n	80016fe <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 80016d6:	4b0d      	ldr	r3, [pc, #52]	@ (800170c <HAL_TIM_Base_MspInit+0x48>)
 80016d8:	6a1b      	ldr	r3, [r3, #32]
 80016da:	4a0c      	ldr	r2, [pc, #48]	@ (800170c <HAL_TIM_Base_MspInit+0x48>)
 80016dc:	f043 0310 	orr.w	r3, r3, #16
 80016e0:	6213      	str	r3, [r2, #32]
 80016e2:	4b0a      	ldr	r3, [pc, #40]	@ (800170c <HAL_TIM_Base_MspInit+0x48>)
 80016e4:	6a1b      	ldr	r3, [r3, #32]
 80016e6:	f003 0310 	and.w	r3, r3, #16
 80016ea:	60fb      	str	r3, [r7, #12]
 80016ec:	68fb      	ldr	r3, [r7, #12]

    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM11_IRQn, 0, 0);
 80016ee:	2200      	movs	r2, #0
 80016f0:	2100      	movs	r1, #0
 80016f2:	201b      	movs	r0, #27
 80016f4:	f000 ffe9 	bl	80026ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM11_IRQn);
 80016f8:	201b      	movs	r0, #27
 80016fa:	f001 f802 	bl	8002702 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 80016fe:	bf00      	nop
 8001700:	3710      	adds	r7, #16
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	40011000 	.word	0x40011000
 800170c:	40023800 	.word	0x40023800

08001710 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001714:	4b11      	ldr	r3, [pc, #68]	@ (800175c <MX_USART3_UART_Init+0x4c>)
 8001716:	4a12      	ldr	r2, [pc, #72]	@ (8001760 <MX_USART3_UART_Init+0x50>)
 8001718:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800171a:	4b10      	ldr	r3, [pc, #64]	@ (800175c <MX_USART3_UART_Init+0x4c>)
 800171c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001720:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001722:	4b0e      	ldr	r3, [pc, #56]	@ (800175c <MX_USART3_UART_Init+0x4c>)
 8001724:	2200      	movs	r2, #0
 8001726:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001728:	4b0c      	ldr	r3, [pc, #48]	@ (800175c <MX_USART3_UART_Init+0x4c>)
 800172a:	2200      	movs	r2, #0
 800172c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800172e:	4b0b      	ldr	r3, [pc, #44]	@ (800175c <MX_USART3_UART_Init+0x4c>)
 8001730:	2200      	movs	r2, #0
 8001732:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001734:	4b09      	ldr	r3, [pc, #36]	@ (800175c <MX_USART3_UART_Init+0x4c>)
 8001736:	220c      	movs	r2, #12
 8001738:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800173a:	4b08      	ldr	r3, [pc, #32]	@ (800175c <MX_USART3_UART_Init+0x4c>)
 800173c:	2200      	movs	r2, #0
 800173e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_8;
 8001740:	4b06      	ldr	r3, [pc, #24]	@ (800175c <MX_USART3_UART_Init+0x4c>)
 8001742:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001746:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001748:	4804      	ldr	r0, [pc, #16]	@ (800175c <MX_USART3_UART_Init+0x4c>)
 800174a:	f003 fb7d 	bl	8004e48 <HAL_UART_Init>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
 8001754:	f7ff fa0a 	bl	8000b6c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001758:	bf00      	nop
 800175a:	bd80      	pop	{r7, pc}
 800175c:	200009e8 	.word	0x200009e8
 8001760:	40004800 	.word	0x40004800

08001764 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b08a      	sub	sp, #40	@ 0x28
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176c:	f107 0314 	add.w	r3, r7, #20
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]
 8001774:	605a      	str	r2, [r3, #4]
 8001776:	609a      	str	r2, [r3, #8]
 8001778:	60da      	str	r2, [r3, #12]
 800177a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a42      	ldr	r2, [pc, #264]	@ (800188c <HAL_UART_MspInit+0x128>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d17e      	bne.n	8001884 <HAL_UART_MspInit+0x120>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001786:	4b42      	ldr	r3, [pc, #264]	@ (8001890 <HAL_UART_MspInit+0x12c>)
 8001788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800178a:	4a41      	ldr	r2, [pc, #260]	@ (8001890 <HAL_UART_MspInit+0x12c>)
 800178c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001790:	6253      	str	r3, [r2, #36]	@ 0x24
 8001792:	4b3f      	ldr	r3, [pc, #252]	@ (8001890 <HAL_UART_MspInit+0x12c>)
 8001794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001796:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800179a:	613b      	str	r3, [r7, #16]
 800179c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800179e:	4b3c      	ldr	r3, [pc, #240]	@ (8001890 <HAL_UART_MspInit+0x12c>)
 80017a0:	69db      	ldr	r3, [r3, #28]
 80017a2:	4a3b      	ldr	r2, [pc, #236]	@ (8001890 <HAL_UART_MspInit+0x12c>)
 80017a4:	f043 0302 	orr.w	r3, r3, #2
 80017a8:	61d3      	str	r3, [r2, #28]
 80017aa:	4b39      	ldr	r3, [pc, #228]	@ (8001890 <HAL_UART_MspInit+0x12c>)
 80017ac:	69db      	ldr	r3, [r3, #28]
 80017ae:	f003 0302 	and.w	r3, r3, #2
 80017b2:	60fb      	str	r3, [r7, #12]
 80017b4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80017b6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80017ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017bc:	2302      	movs	r3, #2
 80017be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c0:	2300      	movs	r3, #0
 80017c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017c4:	2303      	movs	r3, #3
 80017c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80017c8:	2307      	movs	r3, #7
 80017ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017cc:	f107 0314 	add.w	r3, r7, #20
 80017d0:	4619      	mov	r1, r3
 80017d2:	4830      	ldr	r0, [pc, #192]	@ (8001894 <HAL_UART_MspInit+0x130>)
 80017d4:	f001 f9c4 	bl	8002b60 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80017d8:	4b2f      	ldr	r3, [pc, #188]	@ (8001898 <HAL_UART_MspInit+0x134>)
 80017da:	4a30      	ldr	r2, [pc, #192]	@ (800189c <HAL_UART_MspInit+0x138>)
 80017dc:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017de:	4b2e      	ldr	r3, [pc, #184]	@ (8001898 <HAL_UART_MspInit+0x134>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017e4:	4b2c      	ldr	r3, [pc, #176]	@ (8001898 <HAL_UART_MspInit+0x134>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017ea:	4b2b      	ldr	r3, [pc, #172]	@ (8001898 <HAL_UART_MspInit+0x134>)
 80017ec:	2280      	movs	r2, #128	@ 0x80
 80017ee:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017f0:	4b29      	ldr	r3, [pc, #164]	@ (8001898 <HAL_UART_MspInit+0x134>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017f6:	4b28      	ldr	r3, [pc, #160]	@ (8001898 <HAL_UART_MspInit+0x134>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80017fc:	4b26      	ldr	r3, [pc, #152]	@ (8001898 <HAL_UART_MspInit+0x134>)
 80017fe:	2220      	movs	r2, #32
 8001800:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001802:	4b25      	ldr	r3, [pc, #148]	@ (8001898 <HAL_UART_MspInit+0x134>)
 8001804:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001808:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800180a:	4823      	ldr	r0, [pc, #140]	@ (8001898 <HAL_UART_MspInit+0x134>)
 800180c:	f000 ff94 	bl	8002738 <HAL_DMA_Init>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <HAL_UART_MspInit+0xb6>
    {
      Error_Handler();
 8001816:	f7ff f9a9 	bl	8000b6c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4a1e      	ldr	r2, [pc, #120]	@ (8001898 <HAL_UART_MspInit+0x134>)
 800181e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001820:	4a1d      	ldr	r2, [pc, #116]	@ (8001898 <HAL_UART_MspInit+0x134>)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8001826:	4b1e      	ldr	r3, [pc, #120]	@ (80018a0 <HAL_UART_MspInit+0x13c>)
 8001828:	4a1e      	ldr	r2, [pc, #120]	@ (80018a4 <HAL_UART_MspInit+0x140>)
 800182a:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800182c:	4b1c      	ldr	r3, [pc, #112]	@ (80018a0 <HAL_UART_MspInit+0x13c>)
 800182e:	2210      	movs	r2, #16
 8001830:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001832:	4b1b      	ldr	r3, [pc, #108]	@ (80018a0 <HAL_UART_MspInit+0x13c>)
 8001834:	2200      	movs	r2, #0
 8001836:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001838:	4b19      	ldr	r3, [pc, #100]	@ (80018a0 <HAL_UART_MspInit+0x13c>)
 800183a:	2280      	movs	r2, #128	@ 0x80
 800183c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800183e:	4b18      	ldr	r3, [pc, #96]	@ (80018a0 <HAL_UART_MspInit+0x13c>)
 8001840:	2200      	movs	r2, #0
 8001842:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001844:	4b16      	ldr	r3, [pc, #88]	@ (80018a0 <HAL_UART_MspInit+0x13c>)
 8001846:	2200      	movs	r2, #0
 8001848:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800184a:	4b15      	ldr	r3, [pc, #84]	@ (80018a0 <HAL_UART_MspInit+0x13c>)
 800184c:	2200      	movs	r2, #0
 800184e:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001850:	4b13      	ldr	r3, [pc, #76]	@ (80018a0 <HAL_UART_MspInit+0x13c>)
 8001852:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001856:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001858:	4811      	ldr	r0, [pc, #68]	@ (80018a0 <HAL_UART_MspInit+0x13c>)
 800185a:	f000 ff6d 	bl	8002738 <HAL_DMA_Init>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <HAL_UART_MspInit+0x104>
    {
      Error_Handler();
 8001864:	f7ff f982 	bl	8000b6c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	4a0d      	ldr	r2, [pc, #52]	@ (80018a0 <HAL_UART_MspInit+0x13c>)
 800186c:	639a      	str	r2, [r3, #56]	@ 0x38
 800186e:	4a0c      	ldr	r2, [pc, #48]	@ (80018a0 <HAL_UART_MspInit+0x13c>)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001874:	2200      	movs	r2, #0
 8001876:	2100      	movs	r1, #0
 8001878:	2027      	movs	r0, #39	@ 0x27
 800187a:	f000 ff26 	bl	80026ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800187e:	2027      	movs	r0, #39	@ 0x27
 8001880:	f000 ff3f 	bl	8002702 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001884:	bf00      	nop
 8001886:	3728      	adds	r7, #40	@ 0x28
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	40004800 	.word	0x40004800
 8001890:	40023800 	.word	0x40023800
 8001894:	40020400 	.word	0x40020400
 8001898:	20000a30 	.word	0x20000a30
 800189c:	40026030 	.word	0x40026030
 80018a0:	20000a74 	.word	0x20000a74
 80018a4:	4002601c 	.word	0x4002601c

080018a8 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 80018a8:	f7ff fea8 	bl	80015fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018ac:	480b      	ldr	r0, [pc, #44]	@ (80018dc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80018ae:	490c      	ldr	r1, [pc, #48]	@ (80018e0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80018b0:	4a0c      	ldr	r2, [pc, #48]	@ (80018e4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80018b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018b4:	e002      	b.n	80018bc <LoopCopyDataInit>

080018b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018ba:	3304      	adds	r3, #4

080018bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018c0:	d3f9      	bcc.n	80018b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018c2:	4a09      	ldr	r2, [pc, #36]	@ (80018e8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80018c4:	4c09      	ldr	r4, [pc, #36]	@ (80018ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018c8:	e001      	b.n	80018ce <LoopFillZerobss>

080018ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018cc:	3204      	adds	r2, #4

080018ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018d0:	d3fb      	bcc.n	80018ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018d2:	f004 f9a1 	bl	8005c18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018d6:	f7ff f8dc 	bl	8000a92 <main>
  bx lr
 80018da:	4770      	bx	lr
  ldr r0, =_sdata
 80018dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018e0:	20000418 	.word	0x20000418
  ldr r2, =_sidata
 80018e4:	08005cf4 	.word	0x08005cf4
  ldr r2, =_sbss
 80018e8:	20000418 	.word	0x20000418
  ldr r4, =_ebss
 80018ec:	20000abc 	.word	0x20000abc

080018f0 <COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80018f0:	e7fe      	b.n	80018f0 <COMP_IRQHandler>

080018f2 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018f2:	b580      	push	{r7, lr}
 80018f4:	b082      	sub	sp, #8
 80018f6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80018f8:	2300      	movs	r3, #0
 80018fa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018fc:	2003      	movs	r0, #3
 80018fe:	f000 fed9 	bl	80026b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001902:	200f      	movs	r0, #15
 8001904:	f000 f80e 	bl	8001924 <HAL_InitTick>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d002      	beq.n	8001914 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	71fb      	strb	r3, [r7, #7]
 8001912:	e001      	b.n	8001918 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001914:	f7ff fdca 	bl	80014ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001918:	79fb      	ldrb	r3, [r7, #7]
}
 800191a:	4618      	mov	r0, r3
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
	...

08001924 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800192c:	2300      	movs	r3, #0
 800192e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001930:	4b16      	ldr	r3, [pc, #88]	@ (800198c <HAL_InitTick+0x68>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d022      	beq.n	800197e <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001938:	4b15      	ldr	r3, [pc, #84]	@ (8001990 <HAL_InitTick+0x6c>)
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	4b13      	ldr	r3, [pc, #76]	@ (800198c <HAL_InitTick+0x68>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001944:	fbb1 f3f3 	udiv	r3, r1, r3
 8001948:	fbb2 f3f3 	udiv	r3, r2, r3
 800194c:	4618      	mov	r0, r3
 800194e:	f000 fee6 	bl	800271e <HAL_SYSTICK_Config>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d10f      	bne.n	8001978 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2b0f      	cmp	r3, #15
 800195c:	d809      	bhi.n	8001972 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800195e:	2200      	movs	r2, #0
 8001960:	6879      	ldr	r1, [r7, #4]
 8001962:	f04f 30ff 	mov.w	r0, #4294967295
 8001966:	f000 feb0 	bl	80026ca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800196a:	4a0a      	ldr	r2, [pc, #40]	@ (8001994 <HAL_InitTick+0x70>)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6013      	str	r3, [r2, #0]
 8001970:	e007      	b.n	8001982 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	73fb      	strb	r3, [r7, #15]
 8001976:	e004      	b.n	8001982 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001978:	2301      	movs	r3, #1
 800197a:	73fb      	strb	r3, [r7, #15]
 800197c:	e001      	b.n	8001982 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001982:	7bfb      	ldrb	r3, [r7, #15]
}
 8001984:	4618      	mov	r0, r3
 8001986:	3710      	adds	r7, #16
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	20000414 	.word	0x20000414
 8001990:	20000008 	.word	0x20000008
 8001994:	20000410 	.word	0x20000410

08001998 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800199c:	4b05      	ldr	r3, [pc, #20]	@ (80019b4 <HAL_IncTick+0x1c>)
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	4b05      	ldr	r3, [pc, #20]	@ (80019b8 <HAL_IncTick+0x20>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4413      	add	r3, r2
 80019a6:	4a03      	ldr	r2, [pc, #12]	@ (80019b4 <HAL_IncTick+0x1c>)
 80019a8:	6013      	str	r3, [r2, #0]
}
 80019aa:	bf00      	nop
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bc80      	pop	{r7}
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	20000ab8 	.word	0x20000ab8
 80019b8:	20000414 	.word	0x20000414

080019bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  return uwTick;
 80019c0:	4b02      	ldr	r3, [pc, #8]	@ (80019cc <HAL_GetTick+0x10>)
 80019c2:	681b      	ldr	r3, [r3, #0]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bc80      	pop	{r7}
 80019ca:	4770      	bx	lr
 80019cc:	20000ab8 	.word	0x20000ab8

080019d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019d8:	f7ff fff0 	bl	80019bc <HAL_GetTick>
 80019dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019e8:	d004      	beq.n	80019f4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80019ea:	4b09      	ldr	r3, [pc, #36]	@ (8001a10 <HAL_Delay+0x40>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	68fa      	ldr	r2, [r7, #12]
 80019f0:	4413      	add	r3, r2
 80019f2:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80019f4:	bf00      	nop
 80019f6:	f7ff ffe1 	bl	80019bc <HAL_GetTick>
 80019fa:	4602      	mov	r2, r0
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	68fa      	ldr	r2, [r7, #12]
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d8f7      	bhi.n	80019f6 <HAL_Delay+0x26>
  {
  }
}
 8001a06:	bf00      	nop
 8001a08:	bf00      	nop
 8001a0a:	3710      	adds	r7, #16
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	20000414 	.word	0x20000414

08001a14 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b08e      	sub	sp, #56	@ 0x38
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t tmp_cr1 = 0;
 8001a22:	2300      	movs	r3, #0
 8001a24:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t tmp_cr2 = 0;
 8001a26:	2300      	movs	r3, #0
 8001a28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d101      	bne.n	8001a34 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	e127      	b.n	8001c84 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	691b      	ldr	r3, [r3, #16]
 8001a38:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d115      	bne.n	8001a6e <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2200      	movs	r2, #0
 8001a46:	651a      	str	r2, [r3, #80]	@ 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a50:	4b8e      	ldr	r3, [pc, #568]	@ (8001c8c <HAL_ADC_Init+0x278>)
 8001a52:	6a1b      	ldr	r3, [r3, #32]
 8001a54:	4a8d      	ldr	r2, [pc, #564]	@ (8001c8c <HAL_ADC_Init+0x278>)
 8001a56:	f043 0301 	orr.w	r3, r3, #1
 8001a5a:	6213      	str	r3, [r2, #32]
 8001a5c:	4b8b      	ldr	r3, [pc, #556]	@ (8001c8c <HAL_ADC_Init+0x278>)
 8001a5e:	6a1b      	ldr	r3, [r3, #32]
 8001a60:	f003 0301 	and.w	r3, r3, #1
 8001a64:	60bb      	str	r3, [r7, #8]
 8001a66:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a68:	6878      	ldr	r0, [r7, #4]
 8001a6a:	f7fe fd97 	bl	800059c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a72:	f003 0310 	and.w	r3, r3, #16
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	f040 80ff 	bne.w	8001c7a <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a80:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001a84:	f023 0302 	bic.w	r3, r3, #2
 8001a88:	f043 0202 	orr.w	r2, r3, #2
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	64da      	str	r2, [r3, #76]	@ 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 8001a90:	4b7f      	ldr	r3, [pc, #508]	@ (8001c90 <HAL_ADC_Init+0x27c>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	497c      	ldr	r1, [pc, #496]	@ (8001c90 <HAL_ADC_Init+0x27c>)
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001aaa:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ab8:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aba:	6a3b      	ldr	r3, [r7, #32]
 8001abc:	fa93 f3a3 	rbit	r3, r3
 8001ac0:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	fab3 f383 	clz	r3, r3
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8001ace:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001ad4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001adc:	4619      	mov	r1, r3
 8001ade:	2302      	movs	r3, #2
 8001ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ae4:	fa93 f3a3 	rbit	r3, r3
 8001ae8:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8001aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aec:	fab3 f383 	clz	r3, r3
 8001af0:	b2db      	uxtb	r3, r3
 8001af2:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 8001af6:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001af8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001afa:	4313      	orrs	r3, r2
 8001afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b02:	2b10      	cmp	r3, #16
 8001b04:	d007      	beq.n	8001b16 <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b12:	4313      	orrs	r3, r2
 8001b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b20:	2b40      	cmp	r3, #64	@ 0x40
 8001b22:	d04f      	beq.n	8001bc4 <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	699b      	ldr	r3, [r3, #24]
 8001b28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001b36:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	6912      	ldr	r2, [r2, #16]
 8001b3c:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8001b40:	d003      	beq.n	8001b4a <HAL_ADC_Init+0x136>
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	6912      	ldr	r2, [r2, #16]
 8001b46:	2a01      	cmp	r2, #1
 8001b48:	d102      	bne.n	8001b50 <HAL_ADC_Init+0x13c>
 8001b4a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b4e:	e000      	b.n	8001b52 <HAL_ADC_Init+0x13e>
 8001b50:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 8001b52:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001b54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b56:	4313      	orrs	r3, r2
 8001b58:	633b      	str	r3, [r7, #48]	@ 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d125      	bne.n	8001bb0 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d114      	bne.n	8001b98 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b72:	3b01      	subs	r3, #1
 8001b74:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8001b78:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b7a:	69ba      	ldr	r2, [r7, #24]
 8001b7c:	fa92 f2a2 	rbit	r2, r2
 8001b80:	617a      	str	r2, [r7, #20]
  return result;
 8001b82:	697a      	ldr	r2, [r7, #20]
 8001b84:	fab2 f282 	clz	r2, r2
 8001b88:	b2d2      	uxtb	r2, r2
 8001b8a:	4093      	lsls	r3, r2
 8001b8c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b92:	4313      	orrs	r3, r2
 8001b94:	633b      	str	r3, [r7, #48]	@ 0x30
 8001b96:	e00b      	b.n	8001bb0 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b9c:	f043 0220 	orr.w	r2, r3, #32
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	64da      	str	r2, [r3, #76]	@ 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ba8:	f043 0201 	orr.w	r2, r3, #1
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	651a      	str	r2, [r3, #80]	@ 0x50
      else
      {
        /* do nothing */
      }
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	685a      	ldr	r2, [r3, #4]
 8001bb6:	4b37      	ldr	r3, [pc, #220]	@ (8001c94 <HAL_ADC_Init+0x280>)
 8001bb8:	4013      	ands	r3, r2
 8001bba:	687a      	ldr	r2, [r7, #4]
 8001bbc:	6812      	ldr	r2, [r2, #0]
 8001bbe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001bc0:	430b      	orrs	r3, r1
 8001bc2:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	689a      	ldr	r2, [r3, #8]
 8001bca:	4b33      	ldr	r3, [pc, #204]	@ (8001c98 <HAL_ADC_Init+0x284>)
 8001bcc:	4013      	ands	r3, r2
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	6812      	ldr	r2, [r2, #0]
 8001bd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001bd4:	430b      	orrs	r3, r1
 8001bd6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	691b      	ldr	r3, [r3, #16]
 8001bdc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001be0:	d003      	beq.n	8001bea <HAL_ADC_Init+0x1d6>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	691b      	ldr	r3, [r3, #16]
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d119      	bne.n	8001c1e <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf0:	f023 71f8 	bic.w	r1, r3, #32505856	@ 0x1f00000
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bf8:	3b01      	subs	r3, #1
 8001bfa:	f04f 72f8 	mov.w	r2, #32505856	@ 0x1f00000
 8001bfe:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c00:	693a      	ldr	r2, [r7, #16]
 8001c02:	fa92 f2a2 	rbit	r2, r2
 8001c06:	60fa      	str	r2, [r7, #12]
  return result;
 8001c08:	68fa      	ldr	r2, [r7, #12]
 8001c0a:	fab2 f282 	clz	r2, r2
 8001c0e:	b2d2      	uxtb	r2, r2
 8001c10:	fa03 f202 	lsl.w	r2, r3, r2
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	430a      	orrs	r2, r1
 8001c1a:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c1c:	e007      	b.n	8001c2e <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f022 72f8 	bic.w	r2, r2, #32505856	@ 0x1f00000
 8001c2c:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	689a      	ldr	r2, [r3, #8]
 8001c34:	4b19      	ldr	r3, [pc, #100]	@ (8001c9c <HAL_ADC_Init+0x288>)
 8001c36:	4013      	ands	r3, r2
 8001c38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	d10b      	bne.n	8001c56 <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2200      	movs	r2, #0
 8001c42:	651a      	str	r2, [r3, #80]	@ 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c48:	f023 0303 	bic.w	r3, r3, #3
 8001c4c:	f043 0201 	orr.w	r2, r3, #1
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001c54:	e014      	b.n	8001c80 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c5a:	f023 0312 	bic.w	r3, r3, #18
 8001c5e:	f043 0210 	orr.w	r2, r3, #16
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	64da      	str	r2, [r3, #76]	@ 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c6a:	f043 0201 	orr.w	r2, r3, #1
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	651a      	str	r2, [r3, #80]	@ 0x50
      
      tmp_hal_status = HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001c78:	e002      	b.n	8001c80 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001c80:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3738      	adds	r7, #56	@ 0x38
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	40012700 	.word	0x40012700
 8001c94:	fcfc16ff 	.word	0xfcfc16ff
 8001c98:	c0fff18d 	.word	0xc0fff18d
 8001c9c:	bf80fffe 	.word	0xbf80fffe

08001ca0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d101      	bne.n	8001cba <HAL_ADC_Start+0x1a>
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	e04e      	b.n	8001d58 <HAL_ADC_Start+0xb8>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f000 fb48 	bl	8002358 <ADC_Enable>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001ccc:	7bfb      	ldrb	r3, [r7, #15]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d141      	bne.n	8001d56 <HAL_ADC_Start+0xb6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cd6:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001cda:	f023 0301 	bic.w	r3, r3, #1
 8001cde:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	64da      	str	r2, [r3, #76]	@ 0x4c
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d007      	beq.n	8001d04 <HAL_ADC_Start+0x64>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cf8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001cfc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d08:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d10:	d106      	bne.n	8001d20 <HAL_ADC_Start+0x80>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d16:	f023 0206 	bic.w	r2, r3, #6
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	651a      	str	r2, [r3, #80]	@ 0x50
 8001d1e:	e002      	b.n	8001d26 <HAL_ADC_Start+0x86>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2200      	movs	r2, #0
 8001d24:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001d36:	601a      	str	r2, [r3, #0]
    
    /* Enable conversion of regular group.                                    */
    /* If software start has been selected, conversion starts immediately.    */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d107      	bne.n	8001d56 <HAL_ADC_Start+0xb6>
    {
      /* Start ADC conversion on regular group */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_SWSTART);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	689a      	ldr	r2, [r3, #8]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001d54:	609a      	str	r2, [r3, #8]
    }
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001d56:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3710      	adds	r7, #16
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d101      	bne.n	8001d7e <HAL_ADC_Start_DMA+0x1e>
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	e076      	b.n	8001e6c <HAL_ADC_Start_DMA+0x10c>
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	2201      	movs	r2, #1
 8001d82:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001d86:	68f8      	ldr	r0, [r7, #12]
 8001d88:	f000 fae6 	bl	8002358 <ADC_Enable>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	75fb      	strb	r3, [r7, #23]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001d90:	7dfb      	ldrb	r3, [r7, #23]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d169      	bne.n	8001e6a <HAL_ADC_Start_DMA+0x10a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d9a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001d9e:	f023 0301 	bic.w	r3, r3, #1
 8001da2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	64da      	str	r2, [r3, #76]	@ 0x4c
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d007      	beq.n	8001dc8 <HAL_ADC_Start_DMA+0x68>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dbc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001dc0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dcc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001dd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001dd4:	d106      	bne.n	8001de4 <HAL_ADC_Start_DMA+0x84>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001dda:	f023 0206 	bic.w	r2, r3, #6
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	651a      	str	r2, [r3, #80]	@ 0x50
 8001de2:	e002      	b.n	8001dea <HAL_ADC_Start_DMA+0x8a>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	2200      	movs	r2, #0
 8001de8:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	2200      	movs	r2, #0
 8001dee:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001df6:	4a1f      	ldr	r2, [pc, #124]	@ (8001e74 <HAL_ADC_Start_DMA+0x114>)
 8001df8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dfe:	4a1e      	ldr	r2, [pc, #120]	@ (8001e78 <HAL_ADC_Start_DMA+0x118>)
 8001e00:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e06:	4a1d      	ldr	r2, [pc, #116]	@ (8001e7c <HAL_ADC_Start_DMA+0x11c>)
 8001e08:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001e12:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	685a      	ldr	r2, [r3, #4]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001e22:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	689a      	ldr	r2, [r3, #8]
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001e32:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	3358      	adds	r3, #88	@ 0x58
 8001e3e:	4619      	mov	r1, r3
 8001e40:	68ba      	ldr	r2, [r7, #8]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	f000 fcd0 	bl	80027e8 <HAL_DMA_Start_IT>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	75fb      	strb	r3, [r7, #23]
    /* If software start has been selected, conversion starts immediately.    */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d107      	bne.n	8001e6a <HAL_ADC_Start_DMA+0x10a>
    {
      /* Start ADC conversion on regular group */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_SWSTART);
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	689a      	ldr	r2, [r3, #8]
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001e68:	609a      	str	r2, [r3, #8]
    }
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001e6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3718      	adds	r7, #24
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	08002411 	.word	0x08002411
 8001e78:	080024b9 	.word	0x080024b9
 8001e7c:	080024d5 	.word	0x080024d5

08001e80 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	f003 0320 	and.w	r3, r3, #32
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d04c      	beq.n	8001f3c <HAL_ADC_IRQHandler+0xbc>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	f003 0302 	and.w	r3, r3, #2
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d047      	beq.n	8001f3c <HAL_ADC_IRQHandler+0xbc>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eb0:	f003 0310 	and.w	r3, r3, #16
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d105      	bne.n	8001ec4 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ebc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	64da      	str	r2, [r3, #76]	@ 0x4c
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32L1, there is no independent flag of end of sequence.   */
      /*       The test of scan sequence on going is done either with scan    */
      /*       sequence disabled or with end of conversion flag set to        */
      /*       of end of sequence.                                            */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d12c      	bne.n	8001f2c <HAL_ADC_IRQHandler+0xac>
         (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d127      	bne.n	8001f2c <HAL_ADC_IRQHandler+0xac>
         (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee2:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
         (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d006      	beq.n	8001ef8 <HAL_ADC_IRQHandler+0x78>
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d119      	bne.n	8001f2c <HAL_ADC_IRQHandler+0xac>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	685a      	ldr	r2, [r3, #4]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f022 0220 	bic.w	r2, r2, #32
 8001f06:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f0c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	64da      	str	r2, [r3, #76]	@ 0x4c
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d105      	bne.n	8001f2c <HAL_ADC_IRQHandler+0xac>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f24:	f043 0201 	orr.w	r2, r3, #1
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	64da      	str	r2, [r3, #76]	@ 0x4c
      }

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f000 f89e 	bl	800206e <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f06f 0212 	mvn.w	r2, #18
 8001f3a:	601a      	str	r2, [r3, #0]
    }
  }

  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d05a      	beq.n	8001ffc <HAL_ADC_IRQHandler+0x17c>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	f003 0304 	and.w	r3, r3, #4
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d055      	beq.n	8001ffc <HAL_ADC_IRQHandler+0x17c>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f54:	f003 0310 	and.w	r3, r3, #16
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d105      	bne.n	8001f68 <HAL_ADC_IRQHandler+0xe8>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f60:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Determine whether any further conversion upcoming on group injected  */
      /* by external trigger, scan sequence on going or by automatic injected */
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d13a      	bne.n	8001fec <HAL_ADC_IRQHandler+0x16c>
         (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f7c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d006      	beq.n	8001f92 <HAL_ADC_IRQHandler+0x112>
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d12c      	bne.n	8001fec <HAL_ADC_IRQHandler+0x16c>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d125      	bne.n	8001fec <HAL_ADC_IRQHandler+0x16c>
          (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d11e      	bne.n	8001fec <HAL_ADC_IRQHandler+0x16c>
          (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
          (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d119      	bne.n	8001fec <HAL_ADC_IRQHandler+0x16c>
      {
        /* Disable ADC end of single conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	685a      	ldr	r2, [r3, #4]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001fc6:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fcc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	64da      	str	r2, [r3, #76]	@ 0x4c

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d105      	bne.n	8001fec <HAL_ADC_IRQHandler+0x16c>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fe4:	f043 0201 	orr.w	r2, r3, #1
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	64da      	str	r2, [r3, #76]	@ 0x4c
      }

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f000 fa8b 	bl	8002508 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f06f 020c 	mvn.w	r2, #12
 8001ffa:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002002:	2b00      	cmp	r3, #0
 8002004:	d012      	beq.n	800202c <HAL_ADC_IRQHandler+0x1ac>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	f003 0301 	and.w	r3, r3, #1
 800200c:	2b00      	cmp	r3, #0
 800200e:	d00d      	beq.n	800202c <HAL_ADC_IRQHandler+0x1ac>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002014:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	64da      	str	r2, [r3, #76]	@ 0x4c
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	f000 f838 	bl	8002092 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f06f 0201 	mvn.w	r2, #1
 800202a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check Overrun flag ========== */
  if((tmp_cr1 & ADC_IT_OVR) == ADC_IT_OVR)
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d017      	beq.n	8002066 <HAL_ADC_IRQHandler+0x1e6>
  {
    if((tmp_sr & ADC_FLAG_OVR) == ADC_FLAG_OVR)
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	f003 0320 	and.w	r3, r3, #32
 800203c:	2b00      	cmp	r3, #0
 800203e:	d012      	beq.n	8002066 <HAL_ADC_IRQHandler+0x1e6>
      /* Note: On STM32L1, ADC overrun can be set through other parameters    */
      /*       refer to description of parameter "EOCSelection" for more      */
      /*       details.                                                       */
      
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002044:	f043 0202 	orr.w	r2, r3, #2
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	651a      	str	r2, [r3, #80]	@ 0x50
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f06f 0220 	mvn.w	r2, #32
 8002054:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f000 f824 	bl	80020a4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the Overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f06f 0220 	mvn.w	r2, #32
 8002064:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8002066:	bf00      	nop
 8002068:	3710      	adds	r7, #16
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}

0800206e <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800206e:	b480      	push	{r7}
 8002070:	b083      	sub	sp, #12
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002076:	bf00      	nop
 8002078:	370c      	adds	r7, #12
 800207a:	46bd      	mov	sp, r7
 800207c:	bc80      	pop	{r7}
 800207e:	4770      	bx	lr

08002080 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002088:	bf00      	nop
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	bc80      	pop	{r7}
 8002090:	4770      	bx	lr

08002092 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002092:	b480      	push	{r7}
 8002094:	b083      	sub	sp, #12
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800209a:	bf00      	nop
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	bc80      	pop	{r7}
 80020a2:	4770      	bx	lr

080020a4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80020ac:	bf00      	nop
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bc80      	pop	{r7}
 80020b4:	4770      	bx	lr
	...

080020b8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020c2:	2300      	movs	r3, #0
 80020c4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 80020c6:	2300      	movs	r3, #0
 80020c8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d101      	bne.n	80020d8 <HAL_ADC_ConfigChannel+0x20>
 80020d4:	2302      	movs	r3, #2
 80020d6:	e134      	b.n	8002342 <HAL_ADC_ConfigChannel+0x28a>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2201      	movs	r2, #1
 80020dc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	2b06      	cmp	r3, #6
 80020e6:	d81c      	bhi.n	8002122 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685a      	ldr	r2, [r3, #4]
 80020f2:	4613      	mov	r3, r2
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	4413      	add	r3, r2
 80020f8:	3b05      	subs	r3, #5
 80020fa:	221f      	movs	r2, #31
 80020fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002100:	43db      	mvns	r3, r3
 8002102:	4019      	ands	r1, r3
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	6818      	ldr	r0, [r3, #0]
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	685a      	ldr	r2, [r3, #4]
 800210c:	4613      	mov	r3, r2
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	4413      	add	r3, r2
 8002112:	3b05      	subs	r3, #5
 8002114:	fa00 f203 	lsl.w	r2, r0, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	430a      	orrs	r2, r1
 800211e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002120:	e07e      	b.n	8002220 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	2b0c      	cmp	r3, #12
 8002128:	d81c      	bhi.n	8002164 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685a      	ldr	r2, [r3, #4]
 8002134:	4613      	mov	r3, r2
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	4413      	add	r3, r2
 800213a:	3b23      	subs	r3, #35	@ 0x23
 800213c:	221f      	movs	r2, #31
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	43db      	mvns	r3, r3
 8002144:	4019      	ands	r1, r3
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	6818      	ldr	r0, [r3, #0]
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685a      	ldr	r2, [r3, #4]
 800214e:	4613      	mov	r3, r2
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	4413      	add	r3, r2
 8002154:	3b23      	subs	r3, #35	@ 0x23
 8002156:	fa00 f203 	lsl.w	r2, r0, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	430a      	orrs	r2, r1
 8002160:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002162:	e05d      	b.n	8002220 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2b12      	cmp	r3, #18
 800216a:	d81c      	bhi.n	80021a6 <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	685a      	ldr	r2, [r3, #4]
 8002176:	4613      	mov	r3, r2
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	4413      	add	r3, r2
 800217c:	3b41      	subs	r3, #65	@ 0x41
 800217e:	221f      	movs	r2, #31
 8002180:	fa02 f303 	lsl.w	r3, r2, r3
 8002184:	43db      	mvns	r3, r3
 8002186:	4019      	ands	r1, r3
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	6818      	ldr	r0, [r3, #0]
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	685a      	ldr	r2, [r3, #4]
 8002190:	4613      	mov	r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	4413      	add	r3, r2
 8002196:	3b41      	subs	r3, #65	@ 0x41
 8002198:	fa00 f203 	lsl.w	r2, r0, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	430a      	orrs	r2, r1
 80021a2:	639a      	str	r2, [r3, #56]	@ 0x38
 80021a4:	e03c      	b.n	8002220 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	2b18      	cmp	r3, #24
 80021ac:	d81c      	bhi.n	80021e8 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685a      	ldr	r2, [r3, #4]
 80021b8:	4613      	mov	r3, r2
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	4413      	add	r3, r2
 80021be:	3b5f      	subs	r3, #95	@ 0x5f
 80021c0:	221f      	movs	r2, #31
 80021c2:	fa02 f303 	lsl.w	r3, r2, r3
 80021c6:	43db      	mvns	r3, r3
 80021c8:	4019      	ands	r1, r3
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	6818      	ldr	r0, [r3, #0]
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	685a      	ldr	r2, [r3, #4]
 80021d2:	4613      	mov	r3, r2
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	4413      	add	r3, r2
 80021d8:	3b5f      	subs	r3, #95	@ 0x5f
 80021da:	fa00 f203 	lsl.w	r2, r0, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	430a      	orrs	r2, r1
 80021e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80021e6:	e01b      	b.n	8002220 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685a      	ldr	r2, [r3, #4]
 80021f2:	4613      	mov	r3, r2
 80021f4:	009b      	lsls	r3, r3, #2
 80021f6:	4413      	add	r3, r2
 80021f8:	3b7d      	subs	r3, #125	@ 0x7d
 80021fa:	221f      	movs	r2, #31
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	43db      	mvns	r3, r3
 8002202:	4019      	ands	r1, r3
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	6818      	ldr	r0, [r3, #0]
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685a      	ldr	r2, [r3, #4]
 800220c:	4613      	mov	r3, r2
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	4413      	add	r3, r2
 8002212:	3b7d      	subs	r3, #125	@ 0x7d
 8002214:	fa00 f203 	lsl.w	r2, r0, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	430a      	orrs	r2, r1
 800221e:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2b09      	cmp	r3, #9
 8002226:	d81a      	bhi.n	800225e <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	6959      	ldr	r1, [r3, #20]
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	4613      	mov	r3, r2
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	4413      	add	r3, r2
 8002238:	2207      	movs	r2, #7
 800223a:	fa02 f303 	lsl.w	r3, r2, r3
 800223e:	43db      	mvns	r3, r3
 8002240:	4019      	ands	r1, r3
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	6898      	ldr	r0, [r3, #8]
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	4613      	mov	r3, r2
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	4413      	add	r3, r2
 8002250:	fa00 f203 	lsl.w	r2, r0, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	430a      	orrs	r2, r1
 800225a:	615a      	str	r2, [r3, #20]
 800225c:	e042      	b.n	80022e4 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2b13      	cmp	r3, #19
 8002264:	d81c      	bhi.n	80022a0 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	6919      	ldr	r1, [r3, #16]
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	4613      	mov	r3, r2
 8002272:	005b      	lsls	r3, r3, #1
 8002274:	4413      	add	r3, r2
 8002276:	3b1e      	subs	r3, #30
 8002278:	2207      	movs	r2, #7
 800227a:	fa02 f303 	lsl.w	r3, r2, r3
 800227e:	43db      	mvns	r3, r3
 8002280:	4019      	ands	r1, r3
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	6898      	ldr	r0, [r3, #8]
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	4613      	mov	r3, r2
 800228c:	005b      	lsls	r3, r3, #1
 800228e:	4413      	add	r3, r2
 8002290:	3b1e      	subs	r3, #30
 8002292:	fa00 f203 	lsl.w	r2, r0, r3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	430a      	orrs	r2, r1
 800229c:	611a      	str	r2, [r3, #16]
 800229e:	e021      	b.n	80022e4 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2b1a      	cmp	r3, #26
 80022a6:	d81c      	bhi.n	80022e2 <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	68d9      	ldr	r1, [r3, #12]
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	4613      	mov	r3, r2
 80022b4:	005b      	lsls	r3, r3, #1
 80022b6:	4413      	add	r3, r2
 80022b8:	3b3c      	subs	r3, #60	@ 0x3c
 80022ba:	2207      	movs	r2, #7
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	43db      	mvns	r3, r3
 80022c2:	4019      	ands	r1, r3
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	6898      	ldr	r0, [r3, #8]
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	4613      	mov	r3, r2
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	4413      	add	r3, r2
 80022d2:	3b3c      	subs	r3, #60	@ 0x3c
 80022d4:	fa00 f203 	lsl.w	r2, r0, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	430a      	orrs	r2, r1
 80022de:	60da      	str	r2, [r3, #12]
 80022e0:	e000      	b.n	80022e4 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 80022e2:	bf00      	nop
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2b10      	cmp	r3, #16
 80022ea:	d003      	beq.n	80022f4 <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80022f0:	2b11      	cmp	r3, #17
 80022f2:	d121      	bne.n	8002338 <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 80022f4:	4b15      	ldr	r3, [pc, #84]	@ (800234c <HAL_ADC_ConfigChannel+0x294>)
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d11b      	bne.n	8002338 <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8002300:	4b12      	ldr	r3, [pc, #72]	@ (800234c <HAL_ADC_ConfigChannel+0x294>)
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	4a11      	ldr	r2, [pc, #68]	@ (800234c <HAL_ADC_ConfigChannel+0x294>)
 8002306:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800230a:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2b10      	cmp	r3, #16
 8002312:	d111      	bne.n	8002338 <HAL_ADC_ConfigChannel+0x280>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002314:	4b0e      	ldr	r3, [pc, #56]	@ (8002350 <HAL_ADC_ConfigChannel+0x298>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a0e      	ldr	r2, [pc, #56]	@ (8002354 <HAL_ADC_ConfigChannel+0x29c>)
 800231a:	fba2 2303 	umull	r2, r3, r2, r3
 800231e:	0c9a      	lsrs	r2, r3, #18
 8002320:	4613      	mov	r3, r2
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	4413      	add	r3, r2
 8002326:	005b      	lsls	r3, r3, #1
 8002328:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 800232a:	e002      	b.n	8002332 <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	3b01      	subs	r3, #1
 8002330:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d1f9      	bne.n	800232c <HAL_ADC_ConfigChannel+0x274>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8002340:	7bfb      	ldrb	r3, [r7, #15]
}
 8002342:	4618      	mov	r0, r3
 8002344:	3714      	adds	r7, #20
 8002346:	46bd      	mov	sp, r7
 8002348:	bc80      	pop	{r7}
 800234a:	4770      	bx	lr
 800234c:	40012700 	.word	0x40012700
 8002350:	20000008 	.word	0x20000008
 8002354:	431bde83 	.word	0x431bde83

08002358 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002360:	2300      	movs	r3, #0
 8002362:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0;
 8002364:	2300      	movs	r3, #0
 8002366:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002372:	2b40      	cmp	r3, #64	@ 0x40
 8002374:	d043      	beq.n	80023fe <ADC_Enable+0xa6>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	689a      	ldr	r2, [r3, #8]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f042 0201 	orr.w	r2, r2, #1
 8002384:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002386:	4b20      	ldr	r3, [pc, #128]	@ (8002408 <ADC_Enable+0xb0>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a20      	ldr	r2, [pc, #128]	@ (800240c <ADC_Enable+0xb4>)
 800238c:	fba2 2303 	umull	r2, r3, r2, r3
 8002390:	0c9a      	lsrs	r2, r3, #18
 8002392:	4613      	mov	r3, r2
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	4413      	add	r3, r2
 8002398:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 800239a:	e002      	b.n	80023a2 <ADC_Enable+0x4a>
    {
      wait_loop_index--;
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	3b01      	subs	r3, #1
 80023a0:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d1f9      	bne.n	800239c <ADC_Enable+0x44>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();    
 80023a8:	f7ff fb08 	bl	80019bc <HAL_GetTick>
 80023ac:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80023ae:	e01f      	b.n	80023f0 <ADC_Enable+0x98>
    {
      if((HAL_GetTick() - tickstart ) > ADC_ENABLE_TIMEOUT)
 80023b0:	f7ff fb04 	bl	80019bc <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d918      	bls.n	80023f0 <ADC_Enable+0x98>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023c8:	2b40      	cmp	r3, #64	@ 0x40
 80023ca:	d011      	beq.n	80023f0 <ADC_Enable+0x98>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023d0:	f043 0210 	orr.w	r2, r3, #16
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	64da      	str	r2, [r3, #76]	@ 0x4c

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023dc:	f043 0201 	orr.w	r2, r3, #1
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

          return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e007      	b.n	8002400 <ADC_Enable+0xa8>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023fa:	2b40      	cmp	r3, #64	@ 0x40
 80023fc:	d1d8      	bne.n	80023b0 <ADC_Enable+0x58>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80023fe:	2300      	movs	r3, #0
}
 8002400:	4618      	mov	r0, r3
 8002402:	3710      	adds	r7, #16
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	20000008 	.word	0x20000008
 800240c:	431bde83 	.word	0x431bde83

08002410 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b084      	sub	sp, #16
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800241c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002422:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002426:	2b00      	cmp	r3, #0
 8002428:	d13d      	bne.n	80024a6 <ADC_DMAConvCplt+0x96>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800242e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32L1, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002440:	2b00      	cmp	r3, #0
 8002442:	d12c      	bne.n	800249e <ADC_DMAConvCplt+0x8e>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800244a:	2b00      	cmp	r3, #0
 800244c:	d127      	bne.n	800249e <ADC_DMAConvCplt+0x8e>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002454:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002458:	2b00      	cmp	r3, #0
 800245a:	d006      	beq.n	800246a <ADC_DMAConvCplt+0x5a>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002466:	2b00      	cmp	r3, #0
 8002468:	d119      	bne.n	800249e <ADC_DMAConvCplt+0x8e>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	685a      	ldr	r2, [r3, #4]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f022 0220 	bic.w	r2, r2, #32
 8002478:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800247e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	64da      	str	r2, [r3, #76]	@ 0x4c
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800248a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d105      	bne.n	800249e <ADC_DMAConvCplt+0x8e>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002496:	f043 0201 	orr.w	r2, r3, #1
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	64da      	str	r2, [r3, #76]	@ 0x4c
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800249e:	68f8      	ldr	r0, [r7, #12]
 80024a0:	f7ff fde5 	bl	800206e <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80024a4:	e004      	b.n	80024b0 <ADC_DMAConvCplt+0xa0>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	4798      	blx	r3
}
 80024b0:	bf00      	nop
 80024b2:	3710      	adds	r7, #16
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c4:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80024c6:	68f8      	ldr	r0, [r7, #12]
 80024c8:	f7ff fdda 	bl	8002080 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80024cc:	bf00      	nop
 80024ce:	3710      	adds	r7, #16
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e0:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024e6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	64da      	str	r2, [r3, #76]	@ 0x4c
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80024f2:	f043 0204 	orr.w	r2, r3, #4
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	651a      	str	r2, [r3, #80]	@ 0x50
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80024fa:	68f8      	ldr	r0, [r7, #12]
 80024fc:	f7ff fdd2 	bl	80020a4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002500:	bf00      	nop
 8002502:	3710      	adds	r7, #16
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002510:	bf00      	nop
 8002512:	370c      	adds	r7, #12
 8002514:	46bd      	mov	sp, r7
 8002516:	bc80      	pop	{r7}
 8002518:	4770      	bx	lr
	...

0800251c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800251c:	b480      	push	{r7}
 800251e:	b085      	sub	sp, #20
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f003 0307 	and.w	r3, r3, #7
 800252a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800252c:	4b0c      	ldr	r3, [pc, #48]	@ (8002560 <__NVIC_SetPriorityGrouping+0x44>)
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002532:	68ba      	ldr	r2, [r7, #8]
 8002534:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002538:	4013      	ands	r3, r2
 800253a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002544:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002548:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800254c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800254e:	4a04      	ldr	r2, [pc, #16]	@ (8002560 <__NVIC_SetPriorityGrouping+0x44>)
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	60d3      	str	r3, [r2, #12]
}
 8002554:	bf00      	nop
 8002556:	3714      	adds	r7, #20
 8002558:	46bd      	mov	sp, r7
 800255a:	bc80      	pop	{r7}
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	e000ed00 	.word	0xe000ed00

08002564 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002568:	4b04      	ldr	r3, [pc, #16]	@ (800257c <__NVIC_GetPriorityGrouping+0x18>)
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	0a1b      	lsrs	r3, r3, #8
 800256e:	f003 0307 	and.w	r3, r3, #7
}
 8002572:	4618      	mov	r0, r3
 8002574:	46bd      	mov	sp, r7
 8002576:	bc80      	pop	{r7}
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	e000ed00 	.word	0xe000ed00

08002580 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	4603      	mov	r3, r0
 8002588:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800258a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800258e:	2b00      	cmp	r3, #0
 8002590:	db0b      	blt.n	80025aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002592:	79fb      	ldrb	r3, [r7, #7]
 8002594:	f003 021f 	and.w	r2, r3, #31
 8002598:	4906      	ldr	r1, [pc, #24]	@ (80025b4 <__NVIC_EnableIRQ+0x34>)
 800259a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800259e:	095b      	lsrs	r3, r3, #5
 80025a0:	2001      	movs	r0, #1
 80025a2:	fa00 f202 	lsl.w	r2, r0, r2
 80025a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025aa:	bf00      	nop
 80025ac:	370c      	adds	r7, #12
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bc80      	pop	{r7}
 80025b2:	4770      	bx	lr
 80025b4:	e000e100 	.word	0xe000e100

080025b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	4603      	mov	r3, r0
 80025c0:	6039      	str	r1, [r7, #0]
 80025c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	db0a      	blt.n	80025e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	b2da      	uxtb	r2, r3
 80025d0:	490c      	ldr	r1, [pc, #48]	@ (8002604 <__NVIC_SetPriority+0x4c>)
 80025d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d6:	0112      	lsls	r2, r2, #4
 80025d8:	b2d2      	uxtb	r2, r2
 80025da:	440b      	add	r3, r1
 80025dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025e0:	e00a      	b.n	80025f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	b2da      	uxtb	r2, r3
 80025e6:	4908      	ldr	r1, [pc, #32]	@ (8002608 <__NVIC_SetPriority+0x50>)
 80025e8:	79fb      	ldrb	r3, [r7, #7]
 80025ea:	f003 030f 	and.w	r3, r3, #15
 80025ee:	3b04      	subs	r3, #4
 80025f0:	0112      	lsls	r2, r2, #4
 80025f2:	b2d2      	uxtb	r2, r2
 80025f4:	440b      	add	r3, r1
 80025f6:	761a      	strb	r2, [r3, #24]
}
 80025f8:	bf00      	nop
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bc80      	pop	{r7}
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	e000e100 	.word	0xe000e100
 8002608:	e000ed00 	.word	0xe000ed00

0800260c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800260c:	b480      	push	{r7}
 800260e:	b089      	sub	sp, #36	@ 0x24
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f003 0307 	and.w	r3, r3, #7
 800261e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	f1c3 0307 	rsb	r3, r3, #7
 8002626:	2b04      	cmp	r3, #4
 8002628:	bf28      	it	cs
 800262a:	2304      	movcs	r3, #4
 800262c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	3304      	adds	r3, #4
 8002632:	2b06      	cmp	r3, #6
 8002634:	d902      	bls.n	800263c <NVIC_EncodePriority+0x30>
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	3b03      	subs	r3, #3
 800263a:	e000      	b.n	800263e <NVIC_EncodePriority+0x32>
 800263c:	2300      	movs	r3, #0
 800263e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002640:	f04f 32ff 	mov.w	r2, #4294967295
 8002644:	69bb      	ldr	r3, [r7, #24]
 8002646:	fa02 f303 	lsl.w	r3, r2, r3
 800264a:	43da      	mvns	r2, r3
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	401a      	ands	r2, r3
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002654:	f04f 31ff 	mov.w	r1, #4294967295
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	fa01 f303 	lsl.w	r3, r1, r3
 800265e:	43d9      	mvns	r1, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002664:	4313      	orrs	r3, r2
         );
}
 8002666:	4618      	mov	r0, r3
 8002668:	3724      	adds	r7, #36	@ 0x24
 800266a:	46bd      	mov	sp, r7
 800266c:	bc80      	pop	{r7}
 800266e:	4770      	bx	lr

08002670 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	3b01      	subs	r3, #1
 800267c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002680:	d301      	bcc.n	8002686 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002682:	2301      	movs	r3, #1
 8002684:	e00f      	b.n	80026a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002686:	4a0a      	ldr	r2, [pc, #40]	@ (80026b0 <SysTick_Config+0x40>)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	3b01      	subs	r3, #1
 800268c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800268e:	210f      	movs	r1, #15
 8002690:	f04f 30ff 	mov.w	r0, #4294967295
 8002694:	f7ff ff90 	bl	80025b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002698:	4b05      	ldr	r3, [pc, #20]	@ (80026b0 <SysTick_Config+0x40>)
 800269a:	2200      	movs	r2, #0
 800269c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800269e:	4b04      	ldr	r3, [pc, #16]	@ (80026b0 <SysTick_Config+0x40>)
 80026a0:	2207      	movs	r2, #7
 80026a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3708      	adds	r7, #8
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	e000e010 	.word	0xe000e010

080026b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b082      	sub	sp, #8
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f7ff ff2d 	bl	800251c <__NVIC_SetPriorityGrouping>
}
 80026c2:	bf00      	nop
 80026c4:	3708      	adds	r7, #8
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}

080026ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026ca:	b580      	push	{r7, lr}
 80026cc:	b086      	sub	sp, #24
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	4603      	mov	r3, r0
 80026d2:	60b9      	str	r1, [r7, #8]
 80026d4:	607a      	str	r2, [r7, #4]
 80026d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026d8:	2300      	movs	r3, #0
 80026da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026dc:	f7ff ff42 	bl	8002564 <__NVIC_GetPriorityGrouping>
 80026e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	68b9      	ldr	r1, [r7, #8]
 80026e6:	6978      	ldr	r0, [r7, #20]
 80026e8:	f7ff ff90 	bl	800260c <NVIC_EncodePriority>
 80026ec:	4602      	mov	r2, r0
 80026ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026f2:	4611      	mov	r1, r2
 80026f4:	4618      	mov	r0, r3
 80026f6:	f7ff ff5f 	bl	80025b8 <__NVIC_SetPriority>
}
 80026fa:	bf00      	nop
 80026fc:	3718      	adds	r7, #24
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b082      	sub	sp, #8
 8002706:	af00      	add	r7, sp, #0
 8002708:	4603      	mov	r3, r0
 800270a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800270c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002710:	4618      	mov	r0, r3
 8002712:	f7ff ff35 	bl	8002580 <__NVIC_EnableIRQ>
}
 8002716:	bf00      	nop
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b082      	sub	sp, #8
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f7ff ffa2 	bl	8002670 <SysTick_Config>
 800272c:	4603      	mov	r3, r0
}
 800272e:	4618      	mov	r0, r3
 8002730:	3708      	adds	r7, #8
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
	...

08002738 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002738:	b480      	push	{r7}
 800273a:	b085      	sub	sp, #20
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d101      	bne.n	800274a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e043      	b.n	80027d2 <HAL_DMA_Init+0x9a>
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	461a      	mov	r2, r3
 8002750:	4b22      	ldr	r3, [pc, #136]	@ (80027dc <HAL_DMA_Init+0xa4>)
 8002752:	4413      	add	r3, r2
 8002754:	4a22      	ldr	r2, [pc, #136]	@ (80027e0 <HAL_DMA_Init+0xa8>)
 8002756:	fba2 2303 	umull	r2, r3, r2, r3
 800275a:	091b      	lsrs	r3, r3, #4
 800275c:	009a      	lsls	r2, r3, #2
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4a1f      	ldr	r2, [pc, #124]	@ (80027e4 <HAL_DMA_Init+0xac>)
 8002766:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2202      	movs	r2, #2
 800276c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800277e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002782:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC    | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800278c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002798:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	695b      	ldr	r3, [r3, #20]
 800279e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	69db      	ldr	r3, [r3, #28]
 80027aa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	68fa      	ldr	r2, [r7, #12]
 80027b8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2201      	movs	r2, #1
 80027c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2200      	movs	r2, #0
 80027cc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3714      	adds	r7, #20
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bc80      	pop	{r7}
 80027da:	4770      	bx	lr
 80027dc:	bffd9ff8 	.word	0xbffd9ff8
 80027e0:	cccccccd 	.word	0xcccccccd
 80027e4:	40026000 	.word	0x40026000

080027e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b086      	sub	sp, #24
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	60b9      	str	r1, [r7, #8]
 80027f2:	607a      	str	r2, [r7, #4]
 80027f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027f6:	2300      	movs	r3, #0
 80027f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002800:	2b01      	cmp	r3, #1
 8002802:	d101      	bne.n	8002808 <HAL_DMA_Start_IT+0x20>
 8002804:	2302      	movs	r3, #2
 8002806:	e04b      	b.n	80028a0 <HAL_DMA_Start_IT+0xb8>
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2201      	movs	r2, #1
 800280c:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002816:	b2db      	uxtb	r3, r3
 8002818:	2b01      	cmp	r3, #1
 800281a:	d13a      	bne.n	8002892 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2202      	movs	r2, #2
 8002820:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2200      	movs	r2, #0
 8002828:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f022 0201 	bic.w	r2, r2, #1
 8002838:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	68b9      	ldr	r1, [r7, #8]
 8002840:	68f8      	ldr	r0, [r7, #12]
 8002842:	f000 f95e 	bl	8002b02 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800284a:	2b00      	cmp	r3, #0
 800284c:	d008      	beq.n	8002860 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f042 020e 	orr.w	r2, r2, #14
 800285c:	601a      	str	r2, [r3, #0]
 800285e:	e00f      	b.n	8002880 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f022 0204 	bic.w	r2, r2, #4
 800286e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f042 020a 	orr.w	r2, r2, #10
 800287e:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f042 0201 	orr.w	r2, r2, #1
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	e005      	b.n	800289e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2200      	movs	r2, #0
 8002896:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800289a:	2302      	movs	r3, #2
 800289c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800289e:	7dfb      	ldrb	r3, [r7, #23]
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	3718      	adds	r7, #24
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028b0:	2300      	movs	r3, #0
 80028b2:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80028ba:	b2db      	uxtb	r3, r3
 80028bc:	2b02      	cmp	r3, #2
 80028be:	d008      	beq.n	80028d2 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2204      	movs	r2, #4
 80028c4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e022      	b.n	8002918 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f022 020e 	bic.w	r2, r2, #14
 80028e0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f022 0201 	bic.w	r2, r2, #1
 80028f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f6:	f003 021c 	and.w	r2, r3, #28
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028fe:	2101      	movs	r1, #1
 8002900:	fa01 f202 	lsl.w	r2, r1, r2
 8002904:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2201      	movs	r2, #1
 800290a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	f883 2020 	strb.w	r2, [r3, #32]

    return status;
 8002916:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002918:	4618      	mov	r0, r3
 800291a:	3714      	adds	r7, #20
 800291c:	46bd      	mov	sp, r7
 800291e:	bc80      	pop	{r7}
 8002920:	4770      	bx	lr

08002922 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002922:	b580      	push	{r7, lr}
 8002924:	b084      	sub	sp, #16
 8002926:	af00      	add	r7, sp, #0
 8002928:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800292a:	2300      	movs	r3, #0
 800292c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002934:	b2db      	uxtb	r3, r3
 8002936:	2b02      	cmp	r3, #2
 8002938:	d005      	beq.n	8002946 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2204      	movs	r2, #4
 800293e:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	73fb      	strb	r3, [r7, #15]
 8002944:	e029      	b.n	800299a <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f022 020e 	bic.w	r2, r2, #14
 8002954:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f022 0201 	bic.w	r2, r2, #1
 8002964:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296a:	f003 021c 	and.w	r2, r3, #28
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002972:	2101      	movs	r1, #1
 8002974:	fa01 f202 	lsl.w	r2, r1, r2
 8002978:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2201      	movs	r2, #1
 800297e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800298e:	2b00      	cmp	r3, #0
 8002990:	d003      	beq.n	800299a <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	4798      	blx	r3
    }
  }
  return status;
 800299a:	7bfb      	ldrb	r3, [r7, #15]
}
 800299c:	4618      	mov	r0, r3
 800299e:	3710      	adds	r7, #16
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}

080029a4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c0:	f003 031c 	and.w	r3, r3, #28
 80029c4:	2204      	movs	r2, #4
 80029c6:	409a      	lsls	r2, r3
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	4013      	ands	r3, r2
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d026      	beq.n	8002a1e <HAL_DMA_IRQHandler+0x7a>
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	f003 0304 	and.w	r3, r3, #4
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d021      	beq.n	8002a1e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0320 	and.w	r3, r3, #32
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d107      	bne.n	80029f8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f022 0204 	bic.w	r2, r2, #4
 80029f6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fc:	f003 021c 	and.w	r2, r3, #28
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a04:	2104      	movs	r1, #4
 8002a06:	fa01 f202 	lsl.w	r2, r1, r2
 8002a0a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d071      	beq.n	8002af8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002a1c:	e06c      	b.n	8002af8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a22:	f003 031c 	and.w	r3, r3, #28
 8002a26:	2202      	movs	r2, #2
 8002a28:	409a      	lsls	r2, r3
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d02e      	beq.n	8002a90 <HAL_DMA_IRQHandler+0xec>
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	f003 0302 	and.w	r3, r3, #2
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d029      	beq.n	8002a90 <HAL_DMA_IRQHandler+0xec>
  {
    
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0320 	and.w	r3, r3, #32
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d10b      	bne.n	8002a62 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f022 020a 	bic.w	r2, r2, #10
 8002a58:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a66:	f003 021c 	and.w	r2, r3, #28
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a6e:	2102      	movs	r1, #2
 8002a70:	fa01 f202 	lsl.w	r2, r1, r2
 8002a74:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d038      	beq.n	8002af8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002a8e:	e033      	b.n	8002af8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a94:	f003 031c 	and.w	r3, r3, #28
 8002a98:	2208      	movs	r2, #8
 8002a9a:	409a      	lsls	r2, r3
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d02a      	beq.n	8002afa <HAL_DMA_IRQHandler+0x156>
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	f003 0308 	and.w	r3, r3, #8
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d025      	beq.n	8002afa <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f022 020e 	bic.w	r2, r2, #14
 8002abc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac2:	f003 021c 	and.w	r2, r3, #28
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aca:	2101      	movs	r1, #1
 8002acc:	fa01 f202 	lsl.w	r2, r1, r2
 8002ad0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2201      	movs	r2, #1
 8002adc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d004      	beq.n	8002afa <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002af8:	bf00      	nop
 8002afa:	bf00      	nop
}
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b02:	b480      	push	{r7}
 8002b04:	b085      	sub	sp, #20
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	60f8      	str	r0, [r7, #12]
 8002b0a:	60b9      	str	r1, [r7, #8]
 8002b0c:	607a      	str	r2, [r7, #4]
 8002b0e:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b14:	f003 021c 	and.w	r2, r3, #28
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b1c:	2101      	movs	r1, #1
 8002b1e:	fa01 f202 	lsl.w	r2, r1, r2
 8002b22:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	2b10      	cmp	r3, #16
 8002b32:	d108      	bne.n	8002b46 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	68ba      	ldr	r2, [r7, #8]
 8002b42:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002b44:	e007      	b.n	8002b56 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	68ba      	ldr	r2, [r7, #8]
 8002b4c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	60da      	str	r2, [r3, #12]
}
 8002b56:	bf00      	nop
 8002b58:	3714      	adds	r7, #20
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bc80      	pop	{r7}
 8002b5e:	4770      	bx	lr

08002b60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b087      	sub	sp, #28
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8002b72:	2300      	movs	r3, #0
 8002b74:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002b76:	e154      	b.n	8002e22 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	2101      	movs	r1, #1
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	fa01 f303 	lsl.w	r3, r1, r3
 8002b84:	4013      	ands	r3, r2
 8002b86:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	f000 8146 	beq.w	8002e1c <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f003 0303 	and.w	r3, r3, #3
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d005      	beq.n	8002ba8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d130      	bne.n	8002c0a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	2203      	movs	r2, #3
 8002bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb8:	43db      	mvns	r3, r3
 8002bba:	693a      	ldr	r2, [r7, #16]
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	68da      	ldr	r2, [r3, #12]
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	005b      	lsls	r3, r3, #1
 8002bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	693a      	ldr	r2, [r7, #16]
 8002bd6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8002bde:	2201      	movs	r2, #1
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	fa02 f303 	lsl.w	r3, r2, r3
 8002be6:	43db      	mvns	r3, r3
 8002be8:	693a      	ldr	r2, [r7, #16]
 8002bea:	4013      	ands	r3, r2
 8002bec:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	091b      	lsrs	r3, r3, #4
 8002bf4:	f003 0201 	and.w	r2, r3, #1
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfe:	693a      	ldr	r2, [r7, #16]
 8002c00:	4313      	orrs	r3, r2
 8002c02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	693a      	ldr	r2, [r7, #16]
 8002c08:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	f003 0303 	and.w	r3, r3, #3
 8002c12:	2b03      	cmp	r3, #3
 8002c14:	d017      	beq.n	8002c46 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	005b      	lsls	r3, r3, #1
 8002c20:	2203      	movs	r2, #3
 8002c22:	fa02 f303 	lsl.w	r3, r2, r3
 8002c26:	43db      	mvns	r3, r3
 8002c28:	693a      	ldr	r2, [r7, #16]
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	689a      	ldr	r2, [r3, #8]
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	693a      	ldr	r2, [r7, #16]
 8002c44:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f003 0303 	and.w	r3, r3, #3
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d123      	bne.n	8002c9a <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	08da      	lsrs	r2, r3, #3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	3208      	adds	r2, #8
 8002c5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c5e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	f003 0307 	and.w	r3, r3, #7
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	220f      	movs	r2, #15
 8002c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6e:	43db      	mvns	r3, r3
 8002c70:	693a      	ldr	r2, [r7, #16]
 8002c72:	4013      	ands	r3, r2
 8002c74:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	691a      	ldr	r2, [r3, #16]
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	f003 0307 	and.w	r3, r3, #7
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	fa02 f303 	lsl.w	r3, r2, r3
 8002c86:	693a      	ldr	r2, [r7, #16]
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	08da      	lsrs	r2, r3, #3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	3208      	adds	r2, #8
 8002c94:	6939      	ldr	r1, [r7, #16]
 8002c96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	2203      	movs	r2, #3
 8002ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8002caa:	43db      	mvns	r3, r3
 8002cac:	693a      	ldr	r2, [r7, #16]
 8002cae:	4013      	ands	r3, r2
 8002cb0:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	f003 0203 	and.w	r2, r3, #3
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc2:	693a      	ldr	r2, [r7, #16]
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	693a      	ldr	r2, [r7, #16]
 8002ccc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	f000 80a0 	beq.w	8002e1c <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cdc:	4b58      	ldr	r3, [pc, #352]	@ (8002e40 <HAL_GPIO_Init+0x2e0>)
 8002cde:	6a1b      	ldr	r3, [r3, #32]
 8002ce0:	4a57      	ldr	r2, [pc, #348]	@ (8002e40 <HAL_GPIO_Init+0x2e0>)
 8002ce2:	f043 0301 	orr.w	r3, r3, #1
 8002ce6:	6213      	str	r3, [r2, #32]
 8002ce8:	4b55      	ldr	r3, [pc, #340]	@ (8002e40 <HAL_GPIO_Init+0x2e0>)
 8002cea:	6a1b      	ldr	r3, [r3, #32]
 8002cec:	f003 0301 	and.w	r3, r3, #1
 8002cf0:	60bb      	str	r3, [r7, #8]
 8002cf2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002cf4:	4a53      	ldr	r2, [pc, #332]	@ (8002e44 <HAL_GPIO_Init+0x2e4>)
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	089b      	lsrs	r3, r3, #2
 8002cfa:	3302      	adds	r3, #2
 8002cfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d00:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	f003 0303 	and.w	r3, r3, #3
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	220f      	movs	r2, #15
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	43db      	mvns	r3, r3
 8002d12:	693a      	ldr	r2, [r7, #16]
 8002d14:	4013      	ands	r3, r2
 8002d16:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	4a4b      	ldr	r2, [pc, #300]	@ (8002e48 <HAL_GPIO_Init+0x2e8>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d019      	beq.n	8002d54 <HAL_GPIO_Init+0x1f4>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	4a4a      	ldr	r2, [pc, #296]	@ (8002e4c <HAL_GPIO_Init+0x2ec>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d013      	beq.n	8002d50 <HAL_GPIO_Init+0x1f0>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	4a49      	ldr	r2, [pc, #292]	@ (8002e50 <HAL_GPIO_Init+0x2f0>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d00d      	beq.n	8002d4c <HAL_GPIO_Init+0x1ec>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	4a48      	ldr	r2, [pc, #288]	@ (8002e54 <HAL_GPIO_Init+0x2f4>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d007      	beq.n	8002d48 <HAL_GPIO_Init+0x1e8>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4a47      	ldr	r2, [pc, #284]	@ (8002e58 <HAL_GPIO_Init+0x2f8>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d101      	bne.n	8002d44 <HAL_GPIO_Init+0x1e4>
 8002d40:	2304      	movs	r3, #4
 8002d42:	e008      	b.n	8002d56 <HAL_GPIO_Init+0x1f6>
 8002d44:	2305      	movs	r3, #5
 8002d46:	e006      	b.n	8002d56 <HAL_GPIO_Init+0x1f6>
 8002d48:	2303      	movs	r3, #3
 8002d4a:	e004      	b.n	8002d56 <HAL_GPIO_Init+0x1f6>
 8002d4c:	2302      	movs	r3, #2
 8002d4e:	e002      	b.n	8002d56 <HAL_GPIO_Init+0x1f6>
 8002d50:	2301      	movs	r3, #1
 8002d52:	e000      	b.n	8002d56 <HAL_GPIO_Init+0x1f6>
 8002d54:	2300      	movs	r3, #0
 8002d56:	697a      	ldr	r2, [r7, #20]
 8002d58:	f002 0203 	and.w	r2, r2, #3
 8002d5c:	0092      	lsls	r2, r2, #2
 8002d5e:	4093      	lsls	r3, r2
 8002d60:	693a      	ldr	r2, [r7, #16]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002d66:	4937      	ldr	r1, [pc, #220]	@ (8002e44 <HAL_GPIO_Init+0x2e4>)
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	089b      	lsrs	r3, r3, #2
 8002d6c:	3302      	adds	r3, #2
 8002d6e:	693a      	ldr	r2, [r7, #16]
 8002d70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d74:	4b39      	ldr	r3, [pc, #228]	@ (8002e5c <HAL_GPIO_Init+0x2fc>)
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	43db      	mvns	r3, r3
 8002d7e:	693a      	ldr	r2, [r7, #16]
 8002d80:	4013      	ands	r3, r2
 8002d82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d003      	beq.n	8002d98 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8002d90:	693a      	ldr	r2, [r7, #16]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002d98:	4a30      	ldr	r2, [pc, #192]	@ (8002e5c <HAL_GPIO_Init+0x2fc>)
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d9e:	4b2f      	ldr	r3, [pc, #188]	@ (8002e5c <HAL_GPIO_Init+0x2fc>)
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	43db      	mvns	r3, r3
 8002da8:	693a      	ldr	r2, [r7, #16]
 8002daa:	4013      	ands	r3, r2
 8002dac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d003      	beq.n	8002dc2 <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8002dba:	693a      	ldr	r2, [r7, #16]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002dc2:	4a26      	ldr	r2, [pc, #152]	@ (8002e5c <HAL_GPIO_Init+0x2fc>)
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002dc8:	4b24      	ldr	r3, [pc, #144]	@ (8002e5c <HAL_GPIO_Init+0x2fc>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	43db      	mvns	r3, r3
 8002dd2:	693a      	ldr	r2, [r7, #16]
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d003      	beq.n	8002dec <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8002de4:	693a      	ldr	r2, [r7, #16]
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	4313      	orrs	r3, r2
 8002dea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002dec:	4a1b      	ldr	r2, [pc, #108]	@ (8002e5c <HAL_GPIO_Init+0x2fc>)
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002df2:	4b1a      	ldr	r3, [pc, #104]	@ (8002e5c <HAL_GPIO_Init+0x2fc>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	43db      	mvns	r3, r3
 8002dfc:	693a      	ldr	r2, [r7, #16]
 8002dfe:	4013      	ands	r3, r2
 8002e00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d003      	beq.n	8002e16 <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 8002e0e:	693a      	ldr	r2, [r7, #16]
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002e16:	4a11      	ldr	r2, [pc, #68]	@ (8002e5c <HAL_GPIO_Init+0x2fc>)
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	3301      	adds	r3, #1
 8002e20:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	fa22 f303 	lsr.w	r3, r2, r3
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	f47f aea3 	bne.w	8002b78 <HAL_GPIO_Init+0x18>
  }
}
 8002e32:	bf00      	nop
 8002e34:	bf00      	nop
 8002e36:	371c      	adds	r7, #28
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bc80      	pop	{r7}
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	40023800 	.word	0x40023800
 8002e44:	40010000 	.word	0x40010000
 8002e48:	40020000 	.word	0x40020000
 8002e4c:	40020400 	.word	0x40020400
 8002e50:	40020800 	.word	0x40020800
 8002e54:	40020c00 	.word	0x40020c00
 8002e58:	40021000 	.word	0x40021000
 8002e5c:	40010400 	.word	0x40010400

08002e60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	460b      	mov	r3, r1
 8002e6a:	807b      	strh	r3, [r7, #2]
 8002e6c:	4613      	mov	r3, r2
 8002e6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e70:	787b      	ldrb	r3, [r7, #1]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d003      	beq.n	8002e7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e76:	887a      	ldrh	r2, [r7, #2]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8002e7c:	e003      	b.n	8002e86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8002e7e:	887b      	ldrh	r3, [r7, #2]
 8002e80:	041a      	lsls	r2, r3, #16
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	619a      	str	r2, [r3, #24]
}
 8002e86:	bf00      	nop
 8002e88:	370c      	adds	r7, #12
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bc80      	pop	{r7}
 8002e8e:	4770      	bx	lr

08002e90 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	4603      	mov	r3, r0
 8002e98:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002e9a:	4b08      	ldr	r3, [pc, #32]	@ (8002ebc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e9c:	695a      	ldr	r2, [r3, #20]
 8002e9e:	88fb      	ldrh	r3, [r7, #6]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d006      	beq.n	8002eb4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ea6:	4a05      	ldr	r2, [pc, #20]	@ (8002ebc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ea8:	88fb      	ldrh	r3, [r7, #6]
 8002eaa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002eac:	88fb      	ldrh	r3, [r7, #6]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7fd fdcc 	bl	8000a4c <HAL_GPIO_EXTI_Callback>
  }
}
 8002eb4:	bf00      	nop
 8002eb6:	3708      	adds	r7, #8
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	40010400 	.word	0x40010400

08002ec0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b088      	sub	sp, #32
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d101      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e31d      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ed2:	4b94      	ldr	r3, [pc, #592]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	f003 030c 	and.w	r3, r3, #12
 8002eda:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002edc:	4b91      	ldr	r3, [pc, #580]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ee4:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0301 	and.w	r3, r3, #1
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d07b      	beq.n	8002fea <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	2b08      	cmp	r3, #8
 8002ef6:	d006      	beq.n	8002f06 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002ef8:	69bb      	ldr	r3, [r7, #24]
 8002efa:	2b0c      	cmp	r3, #12
 8002efc:	d10f      	bne.n	8002f1e <HAL_RCC_OscConfig+0x5e>
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f04:	d10b      	bne.n	8002f1e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f06:	4b87      	ldr	r3, [pc, #540]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d06a      	beq.n	8002fe8 <HAL_RCC_OscConfig+0x128>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d166      	bne.n	8002fe8 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e2f7      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d106      	bne.n	8002f34 <HAL_RCC_OscConfig+0x74>
 8002f26:	4b7f      	ldr	r3, [pc, #508]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a7e      	ldr	r2, [pc, #504]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8002f2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f30:	6013      	str	r3, [r2, #0]
 8002f32:	e02d      	b.n	8002f90 <HAL_RCC_OscConfig+0xd0>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d10c      	bne.n	8002f56 <HAL_RCC_OscConfig+0x96>
 8002f3c:	4b79      	ldr	r3, [pc, #484]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a78      	ldr	r2, [pc, #480]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8002f42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f46:	6013      	str	r3, [r2, #0]
 8002f48:	4b76      	ldr	r3, [pc, #472]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a75      	ldr	r2, [pc, #468]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8002f4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f52:	6013      	str	r3, [r2, #0]
 8002f54:	e01c      	b.n	8002f90 <HAL_RCC_OscConfig+0xd0>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	2b05      	cmp	r3, #5
 8002f5c:	d10c      	bne.n	8002f78 <HAL_RCC_OscConfig+0xb8>
 8002f5e:	4b71      	ldr	r3, [pc, #452]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a70      	ldr	r2, [pc, #448]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8002f64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f68:	6013      	str	r3, [r2, #0]
 8002f6a:	4b6e      	ldr	r3, [pc, #440]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a6d      	ldr	r2, [pc, #436]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8002f70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f74:	6013      	str	r3, [r2, #0]
 8002f76:	e00b      	b.n	8002f90 <HAL_RCC_OscConfig+0xd0>
 8002f78:	4b6a      	ldr	r3, [pc, #424]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a69      	ldr	r2, [pc, #420]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8002f7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f82:	6013      	str	r3, [r2, #0]
 8002f84:	4b67      	ldr	r3, [pc, #412]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a66      	ldr	r2, [pc, #408]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8002f8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d013      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f98:	f7fe fd10 	bl	80019bc <HAL_GetTick>
 8002f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f9e:	e008      	b.n	8002fb2 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fa0:	f7fe fd0c 	bl	80019bc <HAL_GetTick>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	2b64      	cmp	r3, #100	@ 0x64
 8002fac:	d901      	bls.n	8002fb2 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e2ad      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002fb2:	4b5c      	ldr	r3, [pc, #368]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d0f0      	beq.n	8002fa0 <HAL_RCC_OscConfig+0xe0>
 8002fbe:	e014      	b.n	8002fea <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc0:	f7fe fcfc 	bl	80019bc <HAL_GetTick>
 8002fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002fc6:	e008      	b.n	8002fda <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fc8:	f7fe fcf8 	bl	80019bc <HAL_GetTick>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	1ad3      	subs	r3, r2, r3
 8002fd2:	2b64      	cmp	r3, #100	@ 0x64
 8002fd4:	d901      	bls.n	8002fda <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e299      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002fda:	4b52      	ldr	r3, [pc, #328]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d1f0      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x108>
 8002fe6:	e000      	b.n	8002fea <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fe8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0302 	and.w	r3, r3, #2
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d05a      	beq.n	80030ac <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	2b04      	cmp	r3, #4
 8002ffa:	d005      	beq.n	8003008 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	2b0c      	cmp	r3, #12
 8003000:	d119      	bne.n	8003036 <HAL_RCC_OscConfig+0x176>
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d116      	bne.n	8003036 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003008:	4b46      	ldr	r3, [pc, #280]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0302 	and.w	r3, r3, #2
 8003010:	2b00      	cmp	r3, #0
 8003012:	d005      	beq.n	8003020 <HAL_RCC_OscConfig+0x160>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	2b01      	cmp	r3, #1
 800301a:	d001      	beq.n	8003020 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e276      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003020:	4b40      	ldr	r3, [pc, #256]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	691b      	ldr	r3, [r3, #16]
 800302c:	021b      	lsls	r3, r3, #8
 800302e:	493d      	ldr	r1, [pc, #244]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8003030:	4313      	orrs	r3, r2
 8003032:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003034:	e03a      	b.n	80030ac <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d020      	beq.n	8003080 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800303e:	4b3a      	ldr	r3, [pc, #232]	@ (8003128 <HAL_RCC_OscConfig+0x268>)
 8003040:	2201      	movs	r2, #1
 8003042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003044:	f7fe fcba 	bl	80019bc <HAL_GetTick>
 8003048:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800304a:	e008      	b.n	800305e <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800304c:	f7fe fcb6 	bl	80019bc <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b02      	cmp	r3, #2
 8003058:	d901      	bls.n	800305e <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e257      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800305e:	4b31      	ldr	r3, [pc, #196]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d0f0      	beq.n	800304c <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800306a:	4b2e      	ldr	r3, [pc, #184]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	691b      	ldr	r3, [r3, #16]
 8003076:	021b      	lsls	r3, r3, #8
 8003078:	492a      	ldr	r1, [pc, #168]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 800307a:	4313      	orrs	r3, r2
 800307c:	604b      	str	r3, [r1, #4]
 800307e:	e015      	b.n	80030ac <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003080:	4b29      	ldr	r3, [pc, #164]	@ (8003128 <HAL_RCC_OscConfig+0x268>)
 8003082:	2200      	movs	r2, #0
 8003084:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003086:	f7fe fc99 	bl	80019bc <HAL_GetTick>
 800308a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800308c:	e008      	b.n	80030a0 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800308e:	f7fe fc95 	bl	80019bc <HAL_GetTick>
 8003092:	4602      	mov	r2, r0
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	2b02      	cmp	r3, #2
 800309a:	d901      	bls.n	80030a0 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 800309c:	2303      	movs	r3, #3
 800309e:	e236      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80030a0:	4b20      	ldr	r3, [pc, #128]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 0302 	and.w	r3, r3, #2
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d1f0      	bne.n	800308e <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0310 	and.w	r3, r3, #16
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f000 80b8 	beq.w	800322a <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d170      	bne.n	80031a2 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80030c0:	4b18      	ldr	r3, [pc, #96]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d005      	beq.n	80030d8 <HAL_RCC_OscConfig+0x218>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	699b      	ldr	r3, [r3, #24]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d101      	bne.n	80030d8 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e21a      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6a1a      	ldr	r2, [r3, #32]
 80030dc:	4b11      	ldr	r3, [pc, #68]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d921      	bls.n	800312c <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6a1b      	ldr	r3, [r3, #32]
 80030ec:	4618      	mov	r0, r3
 80030ee:	f000 fc3b 	bl	8003968 <RCC_SetFlashLatencyFromMSIRange>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d001      	beq.n	80030fc <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	e208      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030fc:	4b09      	ldr	r3, [pc, #36]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6a1b      	ldr	r3, [r3, #32]
 8003108:	4906      	ldr	r1, [pc, #24]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 800310a:	4313      	orrs	r3, r2
 800310c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800310e:	4b05      	ldr	r3, [pc, #20]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	69db      	ldr	r3, [r3, #28]
 800311a:	061b      	lsls	r3, r3, #24
 800311c:	4901      	ldr	r1, [pc, #4]	@ (8003124 <HAL_RCC_OscConfig+0x264>)
 800311e:	4313      	orrs	r3, r2
 8003120:	604b      	str	r3, [r1, #4]
 8003122:	e020      	b.n	8003166 <HAL_RCC_OscConfig+0x2a6>
 8003124:	40023800 	.word	0x40023800
 8003128:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800312c:	4b99      	ldr	r3, [pc, #612]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6a1b      	ldr	r3, [r3, #32]
 8003138:	4996      	ldr	r1, [pc, #600]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 800313a:	4313      	orrs	r3, r2
 800313c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800313e:	4b95      	ldr	r3, [pc, #596]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	69db      	ldr	r3, [r3, #28]
 800314a:	061b      	lsls	r3, r3, #24
 800314c:	4991      	ldr	r1, [pc, #580]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 800314e:	4313      	orrs	r3, r2
 8003150:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6a1b      	ldr	r3, [r3, #32]
 8003156:	4618      	mov	r0, r3
 8003158:	f000 fc06 	bl	8003968 <RCC_SetFlashLatencyFromMSIRange>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d001      	beq.n	8003166 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e1d3      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a1b      	ldr	r3, [r3, #32]
 800316a:	0b5b      	lsrs	r3, r3, #13
 800316c:	3301      	adds	r3, #1
 800316e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003172:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003176:	4a87      	ldr	r2, [pc, #540]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 8003178:	6892      	ldr	r2, [r2, #8]
 800317a:	0912      	lsrs	r2, r2, #4
 800317c:	f002 020f 	and.w	r2, r2, #15
 8003180:	4985      	ldr	r1, [pc, #532]	@ (8003398 <HAL_RCC_OscConfig+0x4d8>)
 8003182:	5c8a      	ldrb	r2, [r1, r2]
 8003184:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003186:	4a85      	ldr	r2, [pc, #532]	@ (800339c <HAL_RCC_OscConfig+0x4dc>)
 8003188:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800318a:	4b85      	ldr	r3, [pc, #532]	@ (80033a0 <HAL_RCC_OscConfig+0x4e0>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4618      	mov	r0, r3
 8003190:	f7fe fbc8 	bl	8001924 <HAL_InitTick>
 8003194:	4603      	mov	r3, r0
 8003196:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003198:	7bfb      	ldrb	r3, [r7, #15]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d045      	beq.n	800322a <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 800319e:	7bfb      	ldrb	r3, [r7, #15]
 80031a0:	e1b5      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	699b      	ldr	r3, [r3, #24]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d029      	beq.n	80031fe <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80031aa:	4b7e      	ldr	r3, [pc, #504]	@ (80033a4 <HAL_RCC_OscConfig+0x4e4>)
 80031ac:	2201      	movs	r2, #1
 80031ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031b0:	f7fe fc04 	bl	80019bc <HAL_GetTick>
 80031b4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80031b6:	e008      	b.n	80031ca <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80031b8:	f7fe fc00 	bl	80019bc <HAL_GetTick>
 80031bc:	4602      	mov	r2, r0
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	2b02      	cmp	r3, #2
 80031c4:	d901      	bls.n	80031ca <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 80031c6:	2303      	movs	r3, #3
 80031c8:	e1a1      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80031ca:	4b72      	ldr	r3, [pc, #456]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d0f0      	beq.n	80031b8 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031d6:	4b6f      	ldr	r3, [pc, #444]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6a1b      	ldr	r3, [r3, #32]
 80031e2:	496c      	ldr	r1, [pc, #432]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031e8:	4b6a      	ldr	r3, [pc, #424]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	69db      	ldr	r3, [r3, #28]
 80031f4:	061b      	lsls	r3, r3, #24
 80031f6:	4967      	ldr	r1, [pc, #412]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 80031f8:	4313      	orrs	r3, r2
 80031fa:	604b      	str	r3, [r1, #4]
 80031fc:	e015      	b.n	800322a <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80031fe:	4b69      	ldr	r3, [pc, #420]	@ (80033a4 <HAL_RCC_OscConfig+0x4e4>)
 8003200:	2200      	movs	r2, #0
 8003202:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003204:	f7fe fbda 	bl	80019bc <HAL_GetTick>
 8003208:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800320a:	e008      	b.n	800321e <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800320c:	f7fe fbd6 	bl	80019bc <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	2b02      	cmp	r3, #2
 8003218:	d901      	bls.n	800321e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e177      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800321e:	4b5d      	ldr	r3, [pc, #372]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003226:	2b00      	cmp	r3, #0
 8003228:	d1f0      	bne.n	800320c <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 0308 	and.w	r3, r3, #8
 8003232:	2b00      	cmp	r3, #0
 8003234:	d030      	beq.n	8003298 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	695b      	ldr	r3, [r3, #20]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d016      	beq.n	800326c <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800323e:	4b5a      	ldr	r3, [pc, #360]	@ (80033a8 <HAL_RCC_OscConfig+0x4e8>)
 8003240:	2201      	movs	r2, #1
 8003242:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003244:	f7fe fbba 	bl	80019bc <HAL_GetTick>
 8003248:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800324a:	e008      	b.n	800325e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800324c:	f7fe fbb6 	bl	80019bc <HAL_GetTick>
 8003250:	4602      	mov	r2, r0
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	2b02      	cmp	r3, #2
 8003258:	d901      	bls.n	800325e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800325a:	2303      	movs	r3, #3
 800325c:	e157      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800325e:	4b4d      	ldr	r3, [pc, #308]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 8003260:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003262:	f003 0302 	and.w	r3, r3, #2
 8003266:	2b00      	cmp	r3, #0
 8003268:	d0f0      	beq.n	800324c <HAL_RCC_OscConfig+0x38c>
 800326a:	e015      	b.n	8003298 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800326c:	4b4e      	ldr	r3, [pc, #312]	@ (80033a8 <HAL_RCC_OscConfig+0x4e8>)
 800326e:	2200      	movs	r2, #0
 8003270:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003272:	f7fe fba3 	bl	80019bc <HAL_GetTick>
 8003276:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003278:	e008      	b.n	800328c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800327a:	f7fe fb9f 	bl	80019bc <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	2b02      	cmp	r3, #2
 8003286:	d901      	bls.n	800328c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003288:	2303      	movs	r3, #3
 800328a:	e140      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800328c:	4b41      	ldr	r3, [pc, #260]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 800328e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003290:	f003 0302 	and.w	r3, r3, #2
 8003294:	2b00      	cmp	r3, #0
 8003296:	d1f0      	bne.n	800327a <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 0304 	and.w	r3, r3, #4
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	f000 80b5 	beq.w	8003410 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032a6:	2300      	movs	r3, #0
 80032a8:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032aa:	4b3a      	ldr	r3, [pc, #232]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 80032ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d10d      	bne.n	80032d2 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032b6:	4b37      	ldr	r3, [pc, #220]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 80032b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ba:	4a36      	ldr	r2, [pc, #216]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 80032bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032c0:	6253      	str	r3, [r2, #36]	@ 0x24
 80032c2:	4b34      	ldr	r3, [pc, #208]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 80032c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032ca:	60bb      	str	r3, [r7, #8]
 80032cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032ce:	2301      	movs	r3, #1
 80032d0:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032d2:	4b36      	ldr	r3, [pc, #216]	@ (80033ac <HAL_RCC_OscConfig+0x4ec>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d118      	bne.n	8003310 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032de:	4b33      	ldr	r3, [pc, #204]	@ (80033ac <HAL_RCC_OscConfig+0x4ec>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a32      	ldr	r2, [pc, #200]	@ (80033ac <HAL_RCC_OscConfig+0x4ec>)
 80032e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032ea:	f7fe fb67 	bl	80019bc <HAL_GetTick>
 80032ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032f0:	e008      	b.n	8003304 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032f2:	f7fe fb63 	bl	80019bc <HAL_GetTick>
 80032f6:	4602      	mov	r2, r0
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	2b64      	cmp	r3, #100	@ 0x64
 80032fe:	d901      	bls.n	8003304 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e104      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003304:	4b29      	ldr	r3, [pc, #164]	@ (80033ac <HAL_RCC_OscConfig+0x4ec>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800330c:	2b00      	cmp	r3, #0
 800330e:	d0f0      	beq.n	80032f2 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	2b01      	cmp	r3, #1
 8003316:	d106      	bne.n	8003326 <HAL_RCC_OscConfig+0x466>
 8003318:	4b1e      	ldr	r3, [pc, #120]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 800331a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800331c:	4a1d      	ldr	r2, [pc, #116]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 800331e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003322:	6353      	str	r3, [r2, #52]	@ 0x34
 8003324:	e02d      	b.n	8003382 <HAL_RCC_OscConfig+0x4c2>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d10c      	bne.n	8003348 <HAL_RCC_OscConfig+0x488>
 800332e:	4b19      	ldr	r3, [pc, #100]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 8003330:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003332:	4a18      	ldr	r2, [pc, #96]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 8003334:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003338:	6353      	str	r3, [r2, #52]	@ 0x34
 800333a:	4b16      	ldr	r3, [pc, #88]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 800333c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800333e:	4a15      	ldr	r2, [pc, #84]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 8003340:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003344:	6353      	str	r3, [r2, #52]	@ 0x34
 8003346:	e01c      	b.n	8003382 <HAL_RCC_OscConfig+0x4c2>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	2b05      	cmp	r3, #5
 800334e:	d10c      	bne.n	800336a <HAL_RCC_OscConfig+0x4aa>
 8003350:	4b10      	ldr	r3, [pc, #64]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 8003352:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003354:	4a0f      	ldr	r2, [pc, #60]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 8003356:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800335a:	6353      	str	r3, [r2, #52]	@ 0x34
 800335c:	4b0d      	ldr	r3, [pc, #52]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 800335e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003360:	4a0c      	ldr	r2, [pc, #48]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 8003362:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003366:	6353      	str	r3, [r2, #52]	@ 0x34
 8003368:	e00b      	b.n	8003382 <HAL_RCC_OscConfig+0x4c2>
 800336a:	4b0a      	ldr	r3, [pc, #40]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 800336c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800336e:	4a09      	ldr	r2, [pc, #36]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 8003370:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003374:	6353      	str	r3, [r2, #52]	@ 0x34
 8003376:	4b07      	ldr	r3, [pc, #28]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 8003378:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800337a:	4a06      	ldr	r2, [pc, #24]	@ (8003394 <HAL_RCC_OscConfig+0x4d4>)
 800337c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003380:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d024      	beq.n	80033d4 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800338a:	f7fe fb17 	bl	80019bc <HAL_GetTick>
 800338e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003390:	e019      	b.n	80033c6 <HAL_RCC_OscConfig+0x506>
 8003392:	bf00      	nop
 8003394:	40023800 	.word	0x40023800
 8003398:	08005ccc 	.word	0x08005ccc
 800339c:	20000008 	.word	0x20000008
 80033a0:	20000410 	.word	0x20000410
 80033a4:	42470020 	.word	0x42470020
 80033a8:	42470680 	.word	0x42470680
 80033ac:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033b0:	f7fe fb04 	bl	80019bc <HAL_GetTick>
 80033b4:	4602      	mov	r2, r0
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	1ad3      	subs	r3, r2, r3
 80033ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033be:	4293      	cmp	r3, r2
 80033c0:	d901      	bls.n	80033c6 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e0a3      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80033c6:	4b54      	ldr	r3, [pc, #336]	@ (8003518 <HAL_RCC_OscConfig+0x658>)
 80033c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d0ee      	beq.n	80033b0 <HAL_RCC_OscConfig+0x4f0>
 80033d2:	e014      	b.n	80033fe <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033d4:	f7fe faf2 	bl	80019bc <HAL_GetTick>
 80033d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80033da:	e00a      	b.n	80033f2 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033dc:	f7fe faee 	bl	80019bc <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d901      	bls.n	80033f2 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 80033ee:	2303      	movs	r3, #3
 80033f0:	e08d      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80033f2:	4b49      	ldr	r3, [pc, #292]	@ (8003518 <HAL_RCC_OscConfig+0x658>)
 80033f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d1ee      	bne.n	80033dc <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80033fe:	7ffb      	ldrb	r3, [r7, #31]
 8003400:	2b01      	cmp	r3, #1
 8003402:	d105      	bne.n	8003410 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003404:	4b44      	ldr	r3, [pc, #272]	@ (8003518 <HAL_RCC_OscConfig+0x658>)
 8003406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003408:	4a43      	ldr	r2, [pc, #268]	@ (8003518 <HAL_RCC_OscConfig+0x658>)
 800340a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800340e:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003414:	2b00      	cmp	r3, #0
 8003416:	d079      	beq.n	800350c <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	2b0c      	cmp	r3, #12
 800341c:	d056      	beq.n	80034cc <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003422:	2b02      	cmp	r3, #2
 8003424:	d13b      	bne.n	800349e <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003426:	4b3d      	ldr	r3, [pc, #244]	@ (800351c <HAL_RCC_OscConfig+0x65c>)
 8003428:	2200      	movs	r2, #0
 800342a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800342c:	f7fe fac6 	bl	80019bc <HAL_GetTick>
 8003430:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003432:	e008      	b.n	8003446 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003434:	f7fe fac2 	bl	80019bc <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b02      	cmp	r3, #2
 8003440:	d901      	bls.n	8003446 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e063      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003446:	4b34      	ldr	r3, [pc, #208]	@ (8003518 <HAL_RCC_OscConfig+0x658>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d1f0      	bne.n	8003434 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003452:	4b31      	ldr	r3, [pc, #196]	@ (8003518 <HAL_RCC_OscConfig+0x658>)
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003462:	4319      	orrs	r1, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003468:	430b      	orrs	r3, r1
 800346a:	492b      	ldr	r1, [pc, #172]	@ (8003518 <HAL_RCC_OscConfig+0x658>)
 800346c:	4313      	orrs	r3, r2
 800346e:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003470:	4b2a      	ldr	r3, [pc, #168]	@ (800351c <HAL_RCC_OscConfig+0x65c>)
 8003472:	2201      	movs	r2, #1
 8003474:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003476:	f7fe faa1 	bl	80019bc <HAL_GetTick>
 800347a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800347c:	e008      	b.n	8003490 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800347e:	f7fe fa9d 	bl	80019bc <HAL_GetTick>
 8003482:	4602      	mov	r2, r0
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	1ad3      	subs	r3, r2, r3
 8003488:	2b02      	cmp	r3, #2
 800348a:	d901      	bls.n	8003490 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 800348c:	2303      	movs	r3, #3
 800348e:	e03e      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003490:	4b21      	ldr	r3, [pc, #132]	@ (8003518 <HAL_RCC_OscConfig+0x658>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003498:	2b00      	cmp	r3, #0
 800349a:	d0f0      	beq.n	800347e <HAL_RCC_OscConfig+0x5be>
 800349c:	e036      	b.n	800350c <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800349e:	4b1f      	ldr	r3, [pc, #124]	@ (800351c <HAL_RCC_OscConfig+0x65c>)
 80034a0:	2200      	movs	r2, #0
 80034a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034a4:	f7fe fa8a 	bl	80019bc <HAL_GetTick>
 80034a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80034aa:	e008      	b.n	80034be <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034ac:	f7fe fa86 	bl	80019bc <HAL_GetTick>
 80034b0:	4602      	mov	r2, r0
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d901      	bls.n	80034be <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 80034ba:	2303      	movs	r3, #3
 80034bc:	e027      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80034be:	4b16      	ldr	r3, [pc, #88]	@ (8003518 <HAL_RCC_OscConfig+0x658>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d1f0      	bne.n	80034ac <HAL_RCC_OscConfig+0x5ec>
 80034ca:	e01f      	b.n	800350c <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d101      	bne.n	80034d8 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	e01a      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80034d8:	4b0f      	ldr	r3, [pc, #60]	@ (8003518 <HAL_RCC_OscConfig+0x658>)
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d10d      	bne.n	8003508 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d106      	bne.n	8003508 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003504:	429a      	cmp	r2, r3
 8003506:	d001      	beq.n	800350c <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	e000      	b.n	800350e <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 800350c:	2300      	movs	r3, #0
}
 800350e:	4618      	mov	r0, r3
 8003510:	3720      	adds	r7, #32
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	40023800 	.word	0x40023800
 800351c:	42470060 	.word	0x42470060

08003520 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d101      	bne.n	8003534 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e11a      	b.n	800376a <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003534:	4b8f      	ldr	r3, [pc, #572]	@ (8003774 <HAL_RCC_ClockConfig+0x254>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0301 	and.w	r3, r3, #1
 800353c:	683a      	ldr	r2, [r7, #0]
 800353e:	429a      	cmp	r2, r3
 8003540:	d919      	bls.n	8003576 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d105      	bne.n	8003554 <HAL_RCC_ClockConfig+0x34>
 8003548:	4b8a      	ldr	r3, [pc, #552]	@ (8003774 <HAL_RCC_ClockConfig+0x254>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a89      	ldr	r2, [pc, #548]	@ (8003774 <HAL_RCC_ClockConfig+0x254>)
 800354e:	f043 0304 	orr.w	r3, r3, #4
 8003552:	6013      	str	r3, [r2, #0]
 8003554:	4b87      	ldr	r3, [pc, #540]	@ (8003774 <HAL_RCC_ClockConfig+0x254>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f023 0201 	bic.w	r2, r3, #1
 800355c:	4985      	ldr	r1, [pc, #532]	@ (8003774 <HAL_RCC_ClockConfig+0x254>)
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	4313      	orrs	r3, r2
 8003562:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003564:	4b83      	ldr	r3, [pc, #524]	@ (8003774 <HAL_RCC_ClockConfig+0x254>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0301 	and.w	r3, r3, #1
 800356c:	683a      	ldr	r2, [r7, #0]
 800356e:	429a      	cmp	r2, r3
 8003570:	d001      	beq.n	8003576 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e0f9      	b.n	800376a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0302 	and.w	r3, r3, #2
 800357e:	2b00      	cmp	r3, #0
 8003580:	d008      	beq.n	8003594 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003582:	4b7d      	ldr	r3, [pc, #500]	@ (8003778 <HAL_RCC_ClockConfig+0x258>)
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	497a      	ldr	r1, [pc, #488]	@ (8003778 <HAL_RCC_ClockConfig+0x258>)
 8003590:	4313      	orrs	r3, r2
 8003592:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 0301 	and.w	r3, r3, #1
 800359c:	2b00      	cmp	r3, #0
 800359e:	f000 808e 	beq.w	80036be <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d107      	bne.n	80035ba <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80035aa:	4b73      	ldr	r3, [pc, #460]	@ (8003778 <HAL_RCC_ClockConfig+0x258>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d121      	bne.n	80035fa <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e0d7      	b.n	800376a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	2b03      	cmp	r3, #3
 80035c0:	d107      	bne.n	80035d2 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80035c2:	4b6d      	ldr	r3, [pc, #436]	@ (8003778 <HAL_RCC_ClockConfig+0x258>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d115      	bne.n	80035fa <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e0cb      	b.n	800376a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d107      	bne.n	80035ea <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80035da:	4b67      	ldr	r3, [pc, #412]	@ (8003778 <HAL_RCC_ClockConfig+0x258>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d109      	bne.n	80035fa <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	e0bf      	b.n	800376a <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80035ea:	4b63      	ldr	r3, [pc, #396]	@ (8003778 <HAL_RCC_ClockConfig+0x258>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d101      	bne.n	80035fa <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e0b7      	b.n	800376a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035fa:	4b5f      	ldr	r3, [pc, #380]	@ (8003778 <HAL_RCC_ClockConfig+0x258>)
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	f023 0203 	bic.w	r2, r3, #3
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	495c      	ldr	r1, [pc, #368]	@ (8003778 <HAL_RCC_ClockConfig+0x258>)
 8003608:	4313      	orrs	r3, r2
 800360a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800360c:	f7fe f9d6 	bl	80019bc <HAL_GetTick>
 8003610:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	2b02      	cmp	r3, #2
 8003618:	d112      	bne.n	8003640 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800361a:	e00a      	b.n	8003632 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800361c:	f7fe f9ce 	bl	80019bc <HAL_GetTick>
 8003620:	4602      	mov	r2, r0
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	f241 3288 	movw	r2, #5000	@ 0x1388
 800362a:	4293      	cmp	r3, r2
 800362c:	d901      	bls.n	8003632 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e09b      	b.n	800376a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003632:	4b51      	ldr	r3, [pc, #324]	@ (8003778 <HAL_RCC_ClockConfig+0x258>)
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f003 030c 	and.w	r3, r3, #12
 800363a:	2b08      	cmp	r3, #8
 800363c:	d1ee      	bne.n	800361c <HAL_RCC_ClockConfig+0xfc>
 800363e:	e03e      	b.n	80036be <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	2b03      	cmp	r3, #3
 8003646:	d112      	bne.n	800366e <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003648:	e00a      	b.n	8003660 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800364a:	f7fe f9b7 	bl	80019bc <HAL_GetTick>
 800364e:	4602      	mov	r2, r0
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	1ad3      	subs	r3, r2, r3
 8003654:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003658:	4293      	cmp	r3, r2
 800365a:	d901      	bls.n	8003660 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 800365c:	2303      	movs	r3, #3
 800365e:	e084      	b.n	800376a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003660:	4b45      	ldr	r3, [pc, #276]	@ (8003778 <HAL_RCC_ClockConfig+0x258>)
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	f003 030c 	and.w	r3, r3, #12
 8003668:	2b0c      	cmp	r3, #12
 800366a:	d1ee      	bne.n	800364a <HAL_RCC_ClockConfig+0x12a>
 800366c:	e027      	b.n	80036be <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	2b01      	cmp	r3, #1
 8003674:	d11d      	bne.n	80036b2 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003676:	e00a      	b.n	800368e <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003678:	f7fe f9a0 	bl	80019bc <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003686:	4293      	cmp	r3, r2
 8003688:	d901      	bls.n	800368e <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e06d      	b.n	800376a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800368e:	4b3a      	ldr	r3, [pc, #232]	@ (8003778 <HAL_RCC_ClockConfig+0x258>)
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	f003 030c 	and.w	r3, r3, #12
 8003696:	2b04      	cmp	r3, #4
 8003698:	d1ee      	bne.n	8003678 <HAL_RCC_ClockConfig+0x158>
 800369a:	e010      	b.n	80036be <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800369c:	f7fe f98e 	bl	80019bc <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d901      	bls.n	80036b2 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 80036ae:	2303      	movs	r3, #3
 80036b0:	e05b      	b.n	800376a <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80036b2:	4b31      	ldr	r3, [pc, #196]	@ (8003778 <HAL_RCC_ClockConfig+0x258>)
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f003 030c 	and.w	r3, r3, #12
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d1ee      	bne.n	800369c <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036be:	4b2d      	ldr	r3, [pc, #180]	@ (8003774 <HAL_RCC_ClockConfig+0x254>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0301 	and.w	r3, r3, #1
 80036c6:	683a      	ldr	r2, [r7, #0]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d219      	bcs.n	8003700 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d105      	bne.n	80036de <HAL_RCC_ClockConfig+0x1be>
 80036d2:	4b28      	ldr	r3, [pc, #160]	@ (8003774 <HAL_RCC_ClockConfig+0x254>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a27      	ldr	r2, [pc, #156]	@ (8003774 <HAL_RCC_ClockConfig+0x254>)
 80036d8:	f043 0304 	orr.w	r3, r3, #4
 80036dc:	6013      	str	r3, [r2, #0]
 80036de:	4b25      	ldr	r3, [pc, #148]	@ (8003774 <HAL_RCC_ClockConfig+0x254>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f023 0201 	bic.w	r2, r3, #1
 80036e6:	4923      	ldr	r1, [pc, #140]	@ (8003774 <HAL_RCC_ClockConfig+0x254>)
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ee:	4b21      	ldr	r3, [pc, #132]	@ (8003774 <HAL_RCC_ClockConfig+0x254>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0301 	and.w	r3, r3, #1
 80036f6:	683a      	ldr	r2, [r7, #0]
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d001      	beq.n	8003700 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e034      	b.n	800376a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0304 	and.w	r3, r3, #4
 8003708:	2b00      	cmp	r3, #0
 800370a:	d008      	beq.n	800371e <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800370c:	4b1a      	ldr	r3, [pc, #104]	@ (8003778 <HAL_RCC_ClockConfig+0x258>)
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	68db      	ldr	r3, [r3, #12]
 8003718:	4917      	ldr	r1, [pc, #92]	@ (8003778 <HAL_RCC_ClockConfig+0x258>)
 800371a:	4313      	orrs	r3, r2
 800371c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0308 	and.w	r3, r3, #8
 8003726:	2b00      	cmp	r3, #0
 8003728:	d009      	beq.n	800373e <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800372a:	4b13      	ldr	r3, [pc, #76]	@ (8003778 <HAL_RCC_ClockConfig+0x258>)
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	691b      	ldr	r3, [r3, #16]
 8003736:	00db      	lsls	r3, r3, #3
 8003738:	490f      	ldr	r1, [pc, #60]	@ (8003778 <HAL_RCC_ClockConfig+0x258>)
 800373a:	4313      	orrs	r3, r2
 800373c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800373e:	f000 f823 	bl	8003788 <HAL_RCC_GetSysClockFreq>
 8003742:	4602      	mov	r2, r0
 8003744:	4b0c      	ldr	r3, [pc, #48]	@ (8003778 <HAL_RCC_ClockConfig+0x258>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	091b      	lsrs	r3, r3, #4
 800374a:	f003 030f 	and.w	r3, r3, #15
 800374e:	490b      	ldr	r1, [pc, #44]	@ (800377c <HAL_RCC_ClockConfig+0x25c>)
 8003750:	5ccb      	ldrb	r3, [r1, r3]
 8003752:	fa22 f303 	lsr.w	r3, r2, r3
 8003756:	4a0a      	ldr	r2, [pc, #40]	@ (8003780 <HAL_RCC_ClockConfig+0x260>)
 8003758:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800375a:	4b0a      	ldr	r3, [pc, #40]	@ (8003784 <HAL_RCC_ClockConfig+0x264>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4618      	mov	r0, r3
 8003760:	f7fe f8e0 	bl	8001924 <HAL_InitTick>
 8003764:	4603      	mov	r3, r0
 8003766:	72fb      	strb	r3, [r7, #11]

  return status;
 8003768:	7afb      	ldrb	r3, [r7, #11]
}
 800376a:	4618      	mov	r0, r3
 800376c:	3710      	adds	r7, #16
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	40023c00 	.word	0x40023c00
 8003778:	40023800 	.word	0x40023800
 800377c:	08005ccc 	.word	0x08005ccc
 8003780:	20000008 	.word	0x20000008
 8003784:	20000410 	.word	0x20000410

08003788 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003788:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800378c:	b08e      	sub	sp, #56	@ 0x38
 800378e:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8003790:	4b58      	ldr	r3, [pc, #352]	@ (80038f4 <HAL_RCC_GetSysClockFreq+0x16c>)
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003798:	f003 030c 	and.w	r3, r3, #12
 800379c:	2b0c      	cmp	r3, #12
 800379e:	d00d      	beq.n	80037bc <HAL_RCC_GetSysClockFreq+0x34>
 80037a0:	2b0c      	cmp	r3, #12
 80037a2:	f200 8092 	bhi.w	80038ca <HAL_RCC_GetSysClockFreq+0x142>
 80037a6:	2b04      	cmp	r3, #4
 80037a8:	d002      	beq.n	80037b0 <HAL_RCC_GetSysClockFreq+0x28>
 80037aa:	2b08      	cmp	r3, #8
 80037ac:	d003      	beq.n	80037b6 <HAL_RCC_GetSysClockFreq+0x2e>
 80037ae:	e08c      	b.n	80038ca <HAL_RCC_GetSysClockFreq+0x142>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037b0:	4b51      	ldr	r3, [pc, #324]	@ (80038f8 <HAL_RCC_GetSysClockFreq+0x170>)
 80037b2:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80037b4:	e097      	b.n	80038e6 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80037b6:	4b51      	ldr	r3, [pc, #324]	@ (80038fc <HAL_RCC_GetSysClockFreq+0x174>)
 80037b8:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80037ba:	e094      	b.n	80038e6 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80037bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037be:	0c9b      	lsrs	r3, r3, #18
 80037c0:	f003 020f 	and.w	r2, r3, #15
 80037c4:	4b4e      	ldr	r3, [pc, #312]	@ (8003900 <HAL_RCC_GetSysClockFreq+0x178>)
 80037c6:	5c9b      	ldrb	r3, [r3, r2]
 80037c8:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80037ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037cc:	0d9b      	lsrs	r3, r3, #22
 80037ce:	f003 0303 	and.w	r3, r3, #3
 80037d2:	3301      	adds	r3, #1
 80037d4:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037d6:	4b47      	ldr	r3, [pc, #284]	@ (80038f4 <HAL_RCC_GetSysClockFreq+0x16c>)
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d021      	beq.n	8003826 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80037e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037e4:	2200      	movs	r2, #0
 80037e6:	61bb      	str	r3, [r7, #24]
 80037e8:	61fa      	str	r2, [r7, #28]
 80037ea:	4b44      	ldr	r3, [pc, #272]	@ (80038fc <HAL_RCC_GetSysClockFreq+0x174>)
 80037ec:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80037f0:	464a      	mov	r2, r9
 80037f2:	fb03 f202 	mul.w	r2, r3, r2
 80037f6:	2300      	movs	r3, #0
 80037f8:	4644      	mov	r4, r8
 80037fa:	fb04 f303 	mul.w	r3, r4, r3
 80037fe:	4413      	add	r3, r2
 8003800:	4a3e      	ldr	r2, [pc, #248]	@ (80038fc <HAL_RCC_GetSysClockFreq+0x174>)
 8003802:	4644      	mov	r4, r8
 8003804:	fba4 0102 	umull	r0, r1, r4, r2
 8003808:	440b      	add	r3, r1
 800380a:	4619      	mov	r1, r3
 800380c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800380e:	2200      	movs	r2, #0
 8003810:	613b      	str	r3, [r7, #16]
 8003812:	617a      	str	r2, [r7, #20]
 8003814:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003818:	f7fc fcb0 	bl	800017c <__aeabi_uldivmod>
 800381c:	4602      	mov	r2, r0
 800381e:	460b      	mov	r3, r1
 8003820:	4613      	mov	r3, r2
 8003822:	637b      	str	r3, [r7, #52]	@ 0x34
 8003824:	e04e      	b.n	80038c4 <HAL_RCC_GetSysClockFreq+0x13c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003828:	2200      	movs	r2, #0
 800382a:	469a      	mov	sl, r3
 800382c:	4693      	mov	fp, r2
 800382e:	4652      	mov	r2, sl
 8003830:	465b      	mov	r3, fp
 8003832:	f04f 0000 	mov.w	r0, #0
 8003836:	f04f 0100 	mov.w	r1, #0
 800383a:	0159      	lsls	r1, r3, #5
 800383c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003840:	0150      	lsls	r0, r2, #5
 8003842:	4602      	mov	r2, r0
 8003844:	460b      	mov	r3, r1
 8003846:	ebb2 080a 	subs.w	r8, r2, sl
 800384a:	eb63 090b 	sbc.w	r9, r3, fp
 800384e:	f04f 0200 	mov.w	r2, #0
 8003852:	f04f 0300 	mov.w	r3, #0
 8003856:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800385a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800385e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003862:	ebb2 0408 	subs.w	r4, r2, r8
 8003866:	eb63 0509 	sbc.w	r5, r3, r9
 800386a:	f04f 0200 	mov.w	r2, #0
 800386e:	f04f 0300 	mov.w	r3, #0
 8003872:	00eb      	lsls	r3, r5, #3
 8003874:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003878:	00e2      	lsls	r2, r4, #3
 800387a:	4614      	mov	r4, r2
 800387c:	461d      	mov	r5, r3
 800387e:	eb14 030a 	adds.w	r3, r4, sl
 8003882:	603b      	str	r3, [r7, #0]
 8003884:	eb45 030b 	adc.w	r3, r5, fp
 8003888:	607b      	str	r3, [r7, #4]
 800388a:	f04f 0200 	mov.w	r2, #0
 800388e:	f04f 0300 	mov.w	r3, #0
 8003892:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003896:	4629      	mov	r1, r5
 8003898:	028b      	lsls	r3, r1, #10
 800389a:	4620      	mov	r0, r4
 800389c:	4629      	mov	r1, r5
 800389e:	4604      	mov	r4, r0
 80038a0:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80038a4:	4601      	mov	r1, r0
 80038a6:	028a      	lsls	r2, r1, #10
 80038a8:	4610      	mov	r0, r2
 80038aa:	4619      	mov	r1, r3
 80038ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ae:	2200      	movs	r2, #0
 80038b0:	60bb      	str	r3, [r7, #8]
 80038b2:	60fa      	str	r2, [r7, #12]
 80038b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80038b8:	f7fc fc60 	bl	800017c <__aeabi_uldivmod>
 80038bc:	4602      	mov	r2, r0
 80038be:	460b      	mov	r3, r1
 80038c0:	4613      	mov	r3, r2
 80038c2:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      sysclockfreq = pllvco;
 80038c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038c6:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80038c8:	e00d      	b.n	80038e6 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80038ca:	4b0a      	ldr	r3, [pc, #40]	@ (80038f4 <HAL_RCC_GetSysClockFreq+0x16c>)
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	0b5b      	lsrs	r3, r3, #13
 80038d0:	f003 0307 	and.w	r3, r3, #7
 80038d4:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80038d6:	6a3b      	ldr	r3, [r7, #32]
 80038d8:	3301      	adds	r3, #1
 80038da:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80038de:	fa02 f303 	lsl.w	r3, r2, r3
 80038e2:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80038e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3738      	adds	r7, #56	@ 0x38
 80038ec:	46bd      	mov	sp, r7
 80038ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038f2:	bf00      	nop
 80038f4:	40023800 	.word	0x40023800
 80038f8:	00f42400 	.word	0x00f42400
 80038fc:	016e3600 	.word	0x016e3600
 8003900:	08005cc0 	.word	0x08005cc0

08003904 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003904:	b480      	push	{r7}
 8003906:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003908:	4b02      	ldr	r3, [pc, #8]	@ (8003914 <HAL_RCC_GetHCLKFreq+0x10>)
 800390a:	681b      	ldr	r3, [r3, #0]
}
 800390c:	4618      	mov	r0, r3
 800390e:	46bd      	mov	sp, r7
 8003910:	bc80      	pop	{r7}
 8003912:	4770      	bx	lr
 8003914:	20000008 	.word	0x20000008

08003918 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800391c:	f7ff fff2 	bl	8003904 <HAL_RCC_GetHCLKFreq>
 8003920:	4602      	mov	r2, r0
 8003922:	4b05      	ldr	r3, [pc, #20]	@ (8003938 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	0a1b      	lsrs	r3, r3, #8
 8003928:	f003 0307 	and.w	r3, r3, #7
 800392c:	4903      	ldr	r1, [pc, #12]	@ (800393c <HAL_RCC_GetPCLK1Freq+0x24>)
 800392e:	5ccb      	ldrb	r3, [r1, r3]
 8003930:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003934:	4618      	mov	r0, r3
 8003936:	bd80      	pop	{r7, pc}
 8003938:	40023800 	.word	0x40023800
 800393c:	08005cdc 	.word	0x08005cdc

08003940 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003944:	f7ff ffde 	bl	8003904 <HAL_RCC_GetHCLKFreq>
 8003948:	4602      	mov	r2, r0
 800394a:	4b05      	ldr	r3, [pc, #20]	@ (8003960 <HAL_RCC_GetPCLK2Freq+0x20>)
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	0adb      	lsrs	r3, r3, #11
 8003950:	f003 0307 	and.w	r3, r3, #7
 8003954:	4903      	ldr	r1, [pc, #12]	@ (8003964 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003956:	5ccb      	ldrb	r3, [r1, r3]
 8003958:	fa22 f303 	lsr.w	r3, r2, r3
}
 800395c:	4618      	mov	r0, r3
 800395e:	bd80      	pop	{r7, pc}
 8003960:	40023800 	.word	0x40023800
 8003964:	08005cdc 	.word	0x08005cdc

08003968 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8003968:	b480      	push	{r7}
 800396a:	b087      	sub	sp, #28
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003970:	2300      	movs	r3, #0
 8003972:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003974:	4b29      	ldr	r3, [pc, #164]	@ (8003a1c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d12c      	bne.n	80039da <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003980:	4b26      	ldr	r3, [pc, #152]	@ (8003a1c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003984:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d005      	beq.n	8003998 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 800398c:	4b24      	ldr	r3, [pc, #144]	@ (8003a20 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8003994:	617b      	str	r3, [r7, #20]
 8003996:	e016      	b.n	80039c6 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003998:	4b20      	ldr	r3, [pc, #128]	@ (8003a1c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800399a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399c:	4a1f      	ldr	r2, [pc, #124]	@ (8003a1c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800399e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039a2:	6253      	str	r3, [r2, #36]	@ 0x24
 80039a4:	4b1d      	ldr	r3, [pc, #116]	@ (8003a1c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80039a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039ac:	60fb      	str	r3, [r7, #12]
 80039ae:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80039b0:	4b1b      	ldr	r3, [pc, #108]	@ (8003a20 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 80039b8:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 80039ba:	4b18      	ldr	r3, [pc, #96]	@ (8003a1c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80039bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039be:	4a17      	ldr	r2, [pc, #92]	@ (8003a1c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80039c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039c4:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 80039cc:	d105      	bne.n	80039da <RCC_SetFlashLatencyFromMSIRange+0x72>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80039d4:	d101      	bne.n	80039da <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 80039d6:	2301      	movs	r3, #1
 80039d8:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d105      	bne.n	80039ec <RCC_SetFlashLatencyFromMSIRange+0x84>
 80039e0:	4b10      	ldr	r3, [pc, #64]	@ (8003a24 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a0f      	ldr	r2, [pc, #60]	@ (8003a24 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80039e6:	f043 0304 	orr.w	r3, r3, #4
 80039ea:	6013      	str	r3, [r2, #0]
 80039ec:	4b0d      	ldr	r3, [pc, #52]	@ (8003a24 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f023 0201 	bic.w	r2, r3, #1
 80039f4:	490b      	ldr	r1, [pc, #44]	@ (8003a24 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80039fc:	4b09      	ldr	r3, [pc, #36]	@ (8003a24 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0301 	and.w	r3, r3, #1
 8003a04:	693a      	ldr	r2, [r7, #16]
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d001      	beq.n	8003a0e <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e000      	b.n	8003a10 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	371c      	adds	r7, #28
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bc80      	pop	{r7}
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	40023800 	.word	0x40023800
 8003a20:	40007000 	.word	0x40007000
 8003a24:	40023c00 	.word	0x40023c00

08003a28 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b082      	sub	sp, #8
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d101      	bne.n	8003a3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e06e      	b.n	8003b18 <HAL_SPI_Init+0xf0>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx series.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d108      	bne.n	8003a54 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a4a:	d009      	beq.n	8003a60 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	61da      	str	r2, [r3, #28]
 8003a52:	e005      	b.n	8003a60 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2200      	movs	r2, #0
 8003a58:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d106      	bne.n	8003a80 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f7fd fcca 	bl	8001414 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2202      	movs	r2, #2
 8003a84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a96:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003aa8:	431a      	orrs	r2, r3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	68db      	ldr	r3, [r3, #12]
 8003aae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ab2:	431a      	orrs	r2, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	691b      	ldr	r3, [r3, #16]
 8003ab8:	f003 0302 	and.w	r3, r3, #2
 8003abc:	431a      	orrs	r2, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	695b      	ldr	r3, [r3, #20]
 8003ac2:	f003 0301 	and.w	r3, r3, #1
 8003ac6:	431a      	orrs	r2, r3
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	699b      	ldr	r3, [r3, #24]
 8003acc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ad0:	431a      	orrs	r2, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	69db      	ldr	r3, [r3, #28]
 8003ad6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ada:	431a      	orrs	r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a1b      	ldr	r3, [r3, #32]
 8003ae0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ae4:	ea42 0103 	orr.w	r1, r2, r3
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aec:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	430a      	orrs	r2, r1
 8003af6:	601a      	str	r2, [r3, #0]
#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
#else
  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	0c1a      	lsrs	r2, r3, #16
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f002 0204 	and.w	r2, r2, #4
 8003b06:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2201      	movs	r2, #1
 8003b12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3708      	adds	r7, #8
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b088      	sub	sp, #32
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	60b9      	str	r1, [r7, #8]
 8003b2a:	603b      	str	r3, [r7, #0]
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b30:	f7fd ff44 	bl	80019bc <HAL_GetTick>
 8003b34:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003b36:	88fb      	ldrh	r3, [r7, #6]
 8003b38:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d001      	beq.n	8003b4a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003b46:	2302      	movs	r3, #2
 8003b48:	e12a      	b.n	8003da0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d002      	beq.n	8003b56 <HAL_SPI_Transmit+0x36>
 8003b50:	88fb      	ldrh	r3, [r7, #6]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d101      	bne.n	8003b5a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e122      	b.n	8003da0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d101      	bne.n	8003b68 <HAL_SPI_Transmit+0x48>
 8003b64:	2302      	movs	r3, #2
 8003b66:	e11b      	b.n	8003da0 <HAL_SPI_Transmit+0x280>
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2203      	movs	r2, #3
 8003b74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	68ba      	ldr	r2, [r7, #8]
 8003b82:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	88fa      	ldrh	r2, [r7, #6]
 8003b88:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	88fa      	ldrh	r2, [r7, #6]
 8003b8e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2200      	movs	r2, #0
 8003b94:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2200      	movs	r2, #0
 8003bac:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003bb6:	d10f      	bne.n	8003bd8 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003bc6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003bd6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003be2:	2b40      	cmp	r3, #64	@ 0x40
 8003be4:	d007      	beq.n	8003bf6 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003bf4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	68db      	ldr	r3, [r3, #12]
 8003bfa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bfe:	d152      	bne.n	8003ca6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d002      	beq.n	8003c0e <HAL_SPI_Transmit+0xee>
 8003c08:	8b7b      	ldrh	r3, [r7, #26]
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d145      	bne.n	8003c9a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c12:	881a      	ldrh	r2, [r3, #0]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c1e:	1c9a      	adds	r2, r3, #2
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c28:	b29b      	uxth	r3, r3
 8003c2a:	3b01      	subs	r3, #1
 8003c2c:	b29a      	uxth	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003c32:	e032      	b.n	8003c9a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d112      	bne.n	8003c68 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c46:	881a      	ldrh	r2, [r3, #0]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c52:	1c9a      	adds	r2, r3, #2
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	3b01      	subs	r3, #1
 8003c60:	b29a      	uxth	r2, r3
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003c66:	e018      	b.n	8003c9a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c68:	f7fd fea8 	bl	80019bc <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	69fb      	ldr	r3, [r7, #28]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	683a      	ldr	r2, [r7, #0]
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d803      	bhi.n	8003c80 <HAL_SPI_Transmit+0x160>
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c7e:	d102      	bne.n	8003c86 <HAL_SPI_Transmit+0x166>
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d109      	bne.n	8003c9a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2200      	movs	r2, #0
 8003c92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e082      	b.n	8003da0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c9e:	b29b      	uxth	r3, r3
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d1c7      	bne.n	8003c34 <HAL_SPI_Transmit+0x114>
 8003ca4:	e053      	b.n	8003d4e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d002      	beq.n	8003cb4 <HAL_SPI_Transmit+0x194>
 8003cae:	8b7b      	ldrh	r3, [r7, #26]
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d147      	bne.n	8003d44 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	330c      	adds	r3, #12
 8003cbe:	7812      	ldrb	r2, [r2, #0]
 8003cc0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cc6:	1c5a      	adds	r2, r3, #1
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	3b01      	subs	r3, #1
 8003cd4:	b29a      	uxth	r2, r3
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003cda:	e033      	b.n	8003d44 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	689b      	ldr	r3, [r3, #8]
 8003ce2:	f003 0302 	and.w	r3, r3, #2
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d113      	bne.n	8003d12 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	330c      	adds	r3, #12
 8003cf4:	7812      	ldrb	r2, [r2, #0]
 8003cf6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cfc:	1c5a      	adds	r2, r3, #1
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	3b01      	subs	r3, #1
 8003d0a:	b29a      	uxth	r2, r3
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003d10:	e018      	b.n	8003d44 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d12:	f7fd fe53 	bl	80019bc <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	683a      	ldr	r2, [r7, #0]
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	d803      	bhi.n	8003d2a <HAL_SPI_Transmit+0x20a>
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d28:	d102      	bne.n	8003d30 <HAL_SPI_Transmit+0x210>
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d109      	bne.n	8003d44 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003d40:	2303      	movs	r3, #3
 8003d42:	e02d      	b.n	8003da0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d48:	b29b      	uxth	r3, r3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d1c6      	bne.n	8003cdc <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d4e:	69fa      	ldr	r2, [r7, #28]
 8003d50:	6839      	ldr	r1, [r7, #0]
 8003d52:	68f8      	ldr	r0, [r7, #12]
 8003d54:	f000 fcdc 	bl	8004710 <SPI_EndRxTxTransaction>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d002      	beq.n	8003d64 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2220      	movs	r2, #32
 8003d62:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d10a      	bne.n	8003d82 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	617b      	str	r3, [r7, #20]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	617b      	str	r3, [r7, #20]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	617b      	str	r3, [r7, #20]
 8003d80:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d001      	beq.n	8003d9e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e000      	b.n	8003da0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003d9e:	2300      	movs	r3, #0
  }
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3720      	adds	r7, #32
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES 
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b088      	sub	sp, #32
 8003dac:	af02      	add	r7, sp, #8
 8003dae:	60f8      	str	r0, [r7, #12]
 8003db0:	60b9      	str	r1, [r7, #8]
 8003db2:	603b      	str	r3, [r7, #0]
 8003db4:	4613      	mov	r3, r2
 8003db6:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d001      	beq.n	8003dc8 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003dc4:	2302      	movs	r3, #2
 8003dc6:	e104      	b.n	8003fd2 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d002      	beq.n	8003dd4 <HAL_SPI_Receive+0x2c>
 8003dce:	88fb      	ldrh	r3, [r7, #6]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d101      	bne.n	8003dd8 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e0fc      	b.n	8003fd2 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003de0:	d112      	bne.n	8003e08 <HAL_SPI_Receive+0x60>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d10e      	bne.n	8003e08 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2204      	movs	r2, #4
 8003dee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003df2:	88fa      	ldrh	r2, [r7, #6]
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	9300      	str	r3, [sp, #0]
 8003df8:	4613      	mov	r3, r2
 8003dfa:	68ba      	ldr	r2, [r7, #8]
 8003dfc:	68b9      	ldr	r1, [r7, #8]
 8003dfe:	68f8      	ldr	r0, [r7, #12]
 8003e00:	f000 f8eb 	bl	8003fda <HAL_SPI_TransmitReceive>
 8003e04:	4603      	mov	r3, r0
 8003e06:	e0e4      	b.n	8003fd2 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e08:	f7fd fdd8 	bl	80019bc <HAL_GetTick>
 8003e0c:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d101      	bne.n	8003e1c <HAL_SPI_Receive+0x74>
 8003e18:	2302      	movs	r3, #2
 8003e1a:	e0da      	b.n	8003fd2 <HAL_SPI_Receive+0x22a>
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2204      	movs	r2, #4
 8003e28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	68ba      	ldr	r2, [r7, #8]
 8003e36:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	88fa      	ldrh	r2, [r7, #6]
 8003e3c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	88fa      	ldrh	r2, [r7, #6]
 8003e42:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2200      	movs	r2, #0
 8003e48:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e6a:	d10f      	bne.n	8003e8c <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e7a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003e8a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e96:	2b40      	cmp	r3, #64	@ 0x40
 8003e98:	d007      	beq.n	8003eaa <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ea8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d170      	bne.n	8003f94 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003eb2:	e035      	b.n	8003f20 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d115      	bne.n	8003eee <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f103 020c 	add.w	r2, r3, #12
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ece:	7812      	ldrb	r2, [r2, #0]
 8003ed0:	b2d2      	uxtb	r2, r2
 8003ed2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ed8:	1c5a      	adds	r2, r3, #1
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	3b01      	subs	r3, #1
 8003ee6:	b29a      	uxth	r2, r3
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003eec:	e018      	b.n	8003f20 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003eee:	f7fd fd65 	bl	80019bc <HAL_GetTick>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	683a      	ldr	r2, [r7, #0]
 8003efa:	429a      	cmp	r2, r3
 8003efc:	d803      	bhi.n	8003f06 <HAL_SPI_Receive+0x15e>
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f04:	d102      	bne.n	8003f0c <HAL_SPI_Receive+0x164>
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d109      	bne.n	8003f20 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2200      	movs	r2, #0
 8003f18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	e058      	b.n	8003fd2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f24:	b29b      	uxth	r3, r3
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d1c4      	bne.n	8003eb4 <HAL_SPI_Receive+0x10c>
 8003f2a:	e038      	b.n	8003f9e <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d113      	bne.n	8003f62 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	68da      	ldr	r2, [r3, #12]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f44:	b292      	uxth	r2, r2
 8003f46:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f4c:	1c9a      	adds	r2, r3, #2
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f56:	b29b      	uxth	r3, r3
 8003f58:	3b01      	subs	r3, #1
 8003f5a:	b29a      	uxth	r2, r3
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f60:	e018      	b.n	8003f94 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f62:	f7fd fd2b 	bl	80019bc <HAL_GetTick>
 8003f66:	4602      	mov	r2, r0
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	683a      	ldr	r2, [r7, #0]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d803      	bhi.n	8003f7a <HAL_SPI_Receive+0x1d2>
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f78:	d102      	bne.n	8003f80 <HAL_SPI_Receive+0x1d8>
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d109      	bne.n	8003f94 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e01e      	b.n	8003fd2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f98:	b29b      	uxth	r3, r3
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d1c6      	bne.n	8003f2c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f9e:	697a      	ldr	r2, [r7, #20]
 8003fa0:	6839      	ldr	r1, [r7, #0]
 8003fa2:	68f8      	ldr	r0, [r7, #12]
 8003fa4:	f000 fb4e 	bl	8004644 <SPI_EndRxTransaction>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d002      	beq.n	8003fb4 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2220      	movs	r2, #32
 8003fb2:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d001      	beq.n	8003fd0 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e000      	b.n	8003fd2 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8003fd0:	2300      	movs	r3, #0
  }
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3718      	adds	r7, #24
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}

08003fda <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003fda:	b580      	push	{r7, lr}
 8003fdc:	b08a      	sub	sp, #40	@ 0x28
 8003fde:	af00      	add	r7, sp, #0
 8003fe0:	60f8      	str	r0, [r7, #12]
 8003fe2:	60b9      	str	r1, [r7, #8]
 8003fe4:	607a      	str	r2, [r7, #4]
 8003fe6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003fec:	f7fd fce6 	bl	80019bc <HAL_GetTick>
 8003ff0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003ff8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004000:	887b      	ldrh	r3, [r7, #2]
 8004002:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004004:	7ffb      	ldrb	r3, [r7, #31]
 8004006:	2b01      	cmp	r3, #1
 8004008:	d00c      	beq.n	8004024 <HAL_SPI_TransmitReceive+0x4a>
 800400a:	69bb      	ldr	r3, [r7, #24]
 800400c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004010:	d106      	bne.n	8004020 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d102      	bne.n	8004020 <HAL_SPI_TransmitReceive+0x46>
 800401a:	7ffb      	ldrb	r3, [r7, #31]
 800401c:	2b04      	cmp	r3, #4
 800401e:	d001      	beq.n	8004024 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004020:	2302      	movs	r3, #2
 8004022:	e17f      	b.n	8004324 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d005      	beq.n	8004036 <HAL_SPI_TransmitReceive+0x5c>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d002      	beq.n	8004036 <HAL_SPI_TransmitReceive+0x5c>
 8004030:	887b      	ldrh	r3, [r7, #2]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d101      	bne.n	800403a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e174      	b.n	8004324 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004040:	2b01      	cmp	r3, #1
 8004042:	d101      	bne.n	8004048 <HAL_SPI_TransmitReceive+0x6e>
 8004044:	2302      	movs	r3, #2
 8004046:	e16d      	b.n	8004324 <HAL_SPI_TransmitReceive+0x34a>
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2201      	movs	r2, #1
 800404c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004056:	b2db      	uxtb	r3, r3
 8004058:	2b04      	cmp	r3, #4
 800405a:	d003      	beq.n	8004064 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2205      	movs	r2, #5
 8004060:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2200      	movs	r2, #0
 8004068:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	887a      	ldrh	r2, [r7, #2]
 8004074:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	887a      	ldrh	r2, [r7, #2]
 800407a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	68ba      	ldr	r2, [r7, #8]
 8004080:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	887a      	ldrh	r2, [r7, #2]
 8004086:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	887a      	ldrh	r2, [r7, #2]
 800408c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2200      	movs	r2, #0
 8004092:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2200      	movs	r2, #0
 8004098:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040a4:	2b40      	cmp	r3, #64	@ 0x40
 80040a6:	d007      	beq.n	80040b8 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	68db      	ldr	r3, [r3, #12]
 80040bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040c0:	d17e      	bne.n	80041c0 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d002      	beq.n	80040d0 <HAL_SPI_TransmitReceive+0xf6>
 80040ca:	8afb      	ldrh	r3, [r7, #22]
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d16c      	bne.n	80041aa <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040d4:	881a      	ldrh	r2, [r3, #0]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040e0:	1c9a      	adds	r2, r3, #2
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	3b01      	subs	r3, #1
 80040ee:	b29a      	uxth	r2, r3
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040f4:	e059      	b.n	80041aa <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f003 0302 	and.w	r3, r3, #2
 8004100:	2b02      	cmp	r3, #2
 8004102:	d11b      	bne.n	800413c <HAL_SPI_TransmitReceive+0x162>
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004108:	b29b      	uxth	r3, r3
 800410a:	2b00      	cmp	r3, #0
 800410c:	d016      	beq.n	800413c <HAL_SPI_TransmitReceive+0x162>
 800410e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004110:	2b01      	cmp	r3, #1
 8004112:	d113      	bne.n	800413c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004118:	881a      	ldrh	r2, [r3, #0]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004124:	1c9a      	adds	r2, r3, #2
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800412e:	b29b      	uxth	r3, r3
 8004130:	3b01      	subs	r3, #1
 8004132:	b29a      	uxth	r2, r3
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004138:	2300      	movs	r3, #0
 800413a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	f003 0301 	and.w	r3, r3, #1
 8004146:	2b01      	cmp	r3, #1
 8004148:	d119      	bne.n	800417e <HAL_SPI_TransmitReceive+0x1a4>
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800414e:	b29b      	uxth	r3, r3
 8004150:	2b00      	cmp	r3, #0
 8004152:	d014      	beq.n	800417e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	68da      	ldr	r2, [r3, #12]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800415e:	b292      	uxth	r2, r2
 8004160:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004166:	1c9a      	adds	r2, r3, #2
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004170:	b29b      	uxth	r3, r3
 8004172:	3b01      	subs	r3, #1
 8004174:	b29a      	uxth	r2, r3
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800417a:	2301      	movs	r3, #1
 800417c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800417e:	f7fd fc1d 	bl	80019bc <HAL_GetTick>
 8004182:	4602      	mov	r2, r0
 8004184:	6a3b      	ldr	r3, [r7, #32]
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800418a:	429a      	cmp	r2, r3
 800418c:	d80d      	bhi.n	80041aa <HAL_SPI_TransmitReceive+0x1d0>
 800418e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004194:	d009      	beq.n	80041aa <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2201      	movs	r2, #1
 800419a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e0bc      	b.n	8004324 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041ae:	b29b      	uxth	r3, r3
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d1a0      	bne.n	80040f6 <HAL_SPI_TransmitReceive+0x11c>
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d19b      	bne.n	80040f6 <HAL_SPI_TransmitReceive+0x11c>
 80041be:	e082      	b.n	80042c6 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d002      	beq.n	80041ce <HAL_SPI_TransmitReceive+0x1f4>
 80041c8:	8afb      	ldrh	r3, [r7, #22]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d171      	bne.n	80042b2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	330c      	adds	r3, #12
 80041d8:	7812      	ldrb	r2, [r2, #0]
 80041da:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041e0:	1c5a      	adds	r2, r3, #1
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	3b01      	subs	r3, #1
 80041ee:	b29a      	uxth	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041f4:	e05d      	b.n	80042b2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	f003 0302 	and.w	r3, r3, #2
 8004200:	2b02      	cmp	r3, #2
 8004202:	d11c      	bne.n	800423e <HAL_SPI_TransmitReceive+0x264>
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004208:	b29b      	uxth	r3, r3
 800420a:	2b00      	cmp	r3, #0
 800420c:	d017      	beq.n	800423e <HAL_SPI_TransmitReceive+0x264>
 800420e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004210:	2b01      	cmp	r3, #1
 8004212:	d114      	bne.n	800423e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	330c      	adds	r3, #12
 800421e:	7812      	ldrb	r2, [r2, #0]
 8004220:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004226:	1c5a      	adds	r2, r3, #1
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004230:	b29b      	uxth	r3, r3
 8004232:	3b01      	subs	r3, #1
 8004234:	b29a      	uxth	r2, r3
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800423a:	2300      	movs	r3, #0
 800423c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	f003 0301 	and.w	r3, r3, #1
 8004248:	2b01      	cmp	r3, #1
 800424a:	d119      	bne.n	8004280 <HAL_SPI_TransmitReceive+0x2a6>
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004250:	b29b      	uxth	r3, r3
 8004252:	2b00      	cmp	r3, #0
 8004254:	d014      	beq.n	8004280 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68da      	ldr	r2, [r3, #12]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004260:	b2d2      	uxtb	r2, r2
 8004262:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004268:	1c5a      	adds	r2, r3, #1
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004272:	b29b      	uxth	r3, r3
 8004274:	3b01      	subs	r3, #1
 8004276:	b29a      	uxth	r2, r3
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800427c:	2301      	movs	r3, #1
 800427e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004280:	f7fd fb9c 	bl	80019bc <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	6a3b      	ldr	r3, [r7, #32]
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800428c:	429a      	cmp	r2, r3
 800428e:	d803      	bhi.n	8004298 <HAL_SPI_TransmitReceive+0x2be>
 8004290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004296:	d102      	bne.n	800429e <HAL_SPI_TransmitReceive+0x2c4>
 8004298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800429a:	2b00      	cmp	r3, #0
 800429c:	d109      	bne.n	80042b2 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2201      	movs	r2, #1
 80042a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2200      	movs	r2, #0
 80042aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80042ae:	2303      	movs	r3, #3
 80042b0:	e038      	b.n	8004324 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d19c      	bne.n	80041f6 <HAL_SPI_TransmitReceive+0x21c>
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d197      	bne.n	80041f6 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042c6:	6a3a      	ldr	r2, [r7, #32]
 80042c8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80042ca:	68f8      	ldr	r0, [r7, #12]
 80042cc:	f000 fa20 	bl	8004710 <SPI_EndRxTxTransaction>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d008      	beq.n	80042e8 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2220      	movs	r2, #32
 80042da:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e01d      	b.n	8004324 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d10a      	bne.n	8004306 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80042f0:	2300      	movs	r3, #0
 80042f2:	613b      	str	r3, [r7, #16]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	68db      	ldr	r3, [r3, #12]
 80042fa:	613b      	str	r3, [r7, #16]
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	613b      	str	r3, [r7, #16]
 8004304:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2201      	movs	r2, #1
 800430a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800431a:	2b00      	cmp	r3, #0
 800431c:	d001      	beq.n	8004322 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e000      	b.n	8004324 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004322:	2300      	movs	r3, #0
  }
}
 8004324:	4618      	mov	r0, r3
 8004326:	3728      	adds	r7, #40	@ 0x28
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}

0800432c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b088      	sub	sp, #32
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004344:	69bb      	ldr	r3, [r7, #24]
 8004346:	099b      	lsrs	r3, r3, #6
 8004348:	f003 0301 	and.w	r3, r3, #1
 800434c:	2b00      	cmp	r3, #0
 800434e:	d10f      	bne.n	8004370 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004350:	69bb      	ldr	r3, [r7, #24]
 8004352:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004356:	2b00      	cmp	r3, #0
 8004358:	d00a      	beq.n	8004370 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800435a:	69fb      	ldr	r3, [r7, #28]
 800435c:	099b      	lsrs	r3, r3, #6
 800435e:	f003 0301 	and.w	r3, r3, #1
 8004362:	2b00      	cmp	r3, #0
 8004364:	d004      	beq.n	8004370 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	4798      	blx	r3
    return;
 800436e:	e0be      	b.n	80044ee <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004370:	69bb      	ldr	r3, [r7, #24]
 8004372:	085b      	lsrs	r3, r3, #1
 8004374:	f003 0301 	and.w	r3, r3, #1
 8004378:	2b00      	cmp	r3, #0
 800437a:	d00a      	beq.n	8004392 <HAL_SPI_IRQHandler+0x66>
 800437c:	69fb      	ldr	r3, [r7, #28]
 800437e:	09db      	lsrs	r3, r3, #7
 8004380:	f003 0301 	and.w	r3, r3, #1
 8004384:	2b00      	cmp	r3, #0
 8004386:	d004      	beq.n	8004392 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	4798      	blx	r3
    return;
 8004390:	e0ad      	b.n	80044ee <HAL_SPI_IRQHandler+0x1c2>
  /* SPI in Error Treatment --------------------------------------------------*/
#if defined(SPI_CR2_FRF)
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
#else
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	095b      	lsrs	r3, r3, #5
 8004396:	f003 0301 	and.w	r3, r3, #1
 800439a:	2b00      	cmp	r3, #0
 800439c:	d106      	bne.n	80043ac <HAL_SPI_IRQHandler+0x80>
 800439e:	69bb      	ldr	r3, [r7, #24]
 80043a0:	099b      	lsrs	r3, r3, #6
 80043a2:	f003 0301 	and.w	r3, r3, #1
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	f000 80a1 	beq.w	80044ee <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80043ac:	69fb      	ldr	r3, [r7, #28]
 80043ae:	095b      	lsrs	r3, r3, #5
 80043b0:	f003 0301 	and.w	r3, r3, #1
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	f000 809a 	beq.w	80044ee <HAL_SPI_IRQHandler+0x1c2>
#endif /* SPI_CR2_FRF */
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80043ba:	69bb      	ldr	r3, [r7, #24]
 80043bc:	099b      	lsrs	r3, r3, #6
 80043be:	f003 0301 	and.w	r3, r3, #1
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d023      	beq.n	800440e <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	2b03      	cmp	r3, #3
 80043d0:	d011      	beq.n	80043f6 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043d6:	f043 0204 	orr.w	r2, r3, #4
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80043de:	2300      	movs	r3, #0
 80043e0:	617b      	str	r3, [r7, #20]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	617b      	str	r3, [r7, #20]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	617b      	str	r3, [r7, #20]
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	e00b      	b.n	800440e <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80043f6:	2300      	movs	r3, #0
 80043f8:	613b      	str	r3, [r7, #16]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	613b      	str	r3, [r7, #16]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	613b      	str	r3, [r7, #16]
 800440a:	693b      	ldr	r3, [r7, #16]
        return;
 800440c:	e06f      	b.n	80044ee <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800440e:	69bb      	ldr	r3, [r7, #24]
 8004410:	095b      	lsrs	r3, r3, #5
 8004412:	f003 0301 	and.w	r3, r3, #1
 8004416:	2b00      	cmp	r3, #0
 8004418:	d014      	beq.n	8004444 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800441e:	f043 0201 	orr.w	r2, r3, #1
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004426:	2300      	movs	r3, #0
 8004428:	60fb      	str	r3, [r7, #12]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	60fb      	str	r3, [r7, #12]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004440:	601a      	str	r2, [r3, #0]
 8004442:	68fb      	ldr	r3, [r7, #12]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
      __HAL_SPI_CLEAR_FREFLAG(hspi);
    }
#endif /* SPI_CR2_FRF */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004448:	2b00      	cmp	r3, #0
 800444a:	d04f      	beq.n	80044ec <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	685a      	ldr	r2, [r3, #4]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800445a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	f003 0302 	and.w	r3, r3, #2
 800446a:	2b00      	cmp	r3, #0
 800446c:	d104      	bne.n	8004478 <HAL_SPI_IRQHandler+0x14c>
 800446e:	69fb      	ldr	r3, [r7, #28]
 8004470:	f003 0301 	and.w	r3, r3, #1
 8004474:	2b00      	cmp	r3, #0
 8004476:	d034      	beq.n	80044e2 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	685a      	ldr	r2, [r3, #4]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f022 0203 	bic.w	r2, r2, #3
 8004486:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800448c:	2b00      	cmp	r3, #0
 800448e:	d011      	beq.n	80044b4 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004494:	4a17      	ldr	r2, [pc, #92]	@ (80044f4 <HAL_SPI_IRQHandler+0x1c8>)
 8004496:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800449c:	4618      	mov	r0, r3
 800449e:	f7fe fa40 	bl	8002922 <HAL_DMA_Abort_IT>
 80044a2:	4603      	mov	r3, r0
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d005      	beq.n	80044b4 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044ac:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d016      	beq.n	80044ea <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044c0:	4a0c      	ldr	r2, [pc, #48]	@ (80044f4 <HAL_SPI_IRQHandler+0x1c8>)
 80044c2:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044c8:	4618      	mov	r0, r3
 80044ca:	f7fe fa2a 	bl	8002922 <HAL_DMA_Abort_IT>
 80044ce:	4603      	mov	r3, r0
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d00a      	beq.n	80044ea <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044d8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80044e0:	e003      	b.n	80044ea <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f000 f808 	bl	80044f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80044e8:	e000      	b.n	80044ec <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 80044ea:	bf00      	nop
    return;
 80044ec:	bf00      	nop
  }
}
 80044ee:	3720      	adds	r7, #32
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}
 80044f4:	0800450b 	.word	0x0800450b

080044f8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b083      	sub	sp, #12
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004500:	bf00      	nop
 8004502:	370c      	adds	r7, #12
 8004504:	46bd      	mov	sp, r7
 8004506:	bc80      	pop	{r7}
 8004508:	4770      	bx	lr

0800450a <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800450a:	b580      	push	{r7, lr}
 800450c:	b084      	sub	sp, #16
 800450e:	af00      	add	r7, sp, #0
 8004510:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004516:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2200      	movs	r2, #0
 800451c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2200      	movs	r2, #0
 8004522:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004524:	68f8      	ldr	r0, [r7, #12]
 8004526:	f7ff ffe7 	bl	80044f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800452a:	bf00      	nop
 800452c:	3710      	adds	r7, #16
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}
	...

08004534 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b088      	sub	sp, #32
 8004538:	af00      	add	r7, sp, #0
 800453a:	60f8      	str	r0, [r7, #12]
 800453c:	60b9      	str	r1, [r7, #8]
 800453e:	603b      	str	r3, [r7, #0]
 8004540:	4613      	mov	r3, r2
 8004542:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004544:	f7fd fa3a 	bl	80019bc <HAL_GetTick>
 8004548:	4602      	mov	r2, r0
 800454a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800454c:	1a9b      	subs	r3, r3, r2
 800454e:	683a      	ldr	r2, [r7, #0]
 8004550:	4413      	add	r3, r2
 8004552:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004554:	f7fd fa32 	bl	80019bc <HAL_GetTick>
 8004558:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800455a:	4b39      	ldr	r3, [pc, #228]	@ (8004640 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	015b      	lsls	r3, r3, #5
 8004560:	0d1b      	lsrs	r3, r3, #20
 8004562:	69fa      	ldr	r2, [r7, #28]
 8004564:	fb02 f303 	mul.w	r3, r2, r3
 8004568:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800456a:	e054      	b.n	8004616 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004572:	d050      	beq.n	8004616 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004574:	f7fd fa22 	bl	80019bc <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	69fa      	ldr	r2, [r7, #28]
 8004580:	429a      	cmp	r2, r3
 8004582:	d902      	bls.n	800458a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d13d      	bne.n	8004606 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	685a      	ldr	r2, [r3, #4]
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004598:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045a2:	d111      	bne.n	80045c8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045ac:	d004      	beq.n	80045b8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045b6:	d107      	bne.n	80045c8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045d0:	d10f      	bne.n	80045f2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80045e0:	601a      	str	r2, [r3, #0]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80045f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2201      	movs	r2, #1
 80045f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004602:	2303      	movs	r3, #3
 8004604:	e017      	b.n	8004636 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d101      	bne.n	8004610 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800460c:	2300      	movs	r3, #0
 800460e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	3b01      	subs	r3, #1
 8004614:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	689a      	ldr	r2, [r3, #8]
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	4013      	ands	r3, r2
 8004620:	68ba      	ldr	r2, [r7, #8]
 8004622:	429a      	cmp	r2, r3
 8004624:	bf0c      	ite	eq
 8004626:	2301      	moveq	r3, #1
 8004628:	2300      	movne	r3, #0
 800462a:	b2db      	uxtb	r3, r3
 800462c:	461a      	mov	r2, r3
 800462e:	79fb      	ldrb	r3, [r7, #7]
 8004630:	429a      	cmp	r2, r3
 8004632:	d19b      	bne.n	800456c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004634:	2300      	movs	r3, #0
}
 8004636:	4618      	mov	r0, r3
 8004638:	3720      	adds	r7, #32
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	20000008 	.word	0x20000008

08004644 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b086      	sub	sp, #24
 8004648:	af02      	add	r7, sp, #8
 800464a:	60f8      	str	r0, [r7, #12]
 800464c:	60b9      	str	r1, [r7, #8]
 800464e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004658:	d111      	bne.n	800467e <SPI_EndRxTransaction+0x3a>
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004662:	d004      	beq.n	800466e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800466c:	d107      	bne.n	800467e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800467c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004686:	d12a      	bne.n	80046de <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004690:	d012      	beq.n	80046b8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	9300      	str	r3, [sp, #0]
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	2200      	movs	r2, #0
 800469a:	2180      	movs	r1, #128	@ 0x80
 800469c:	68f8      	ldr	r0, [r7, #12]
 800469e:	f7ff ff49 	bl	8004534 <SPI_WaitFlagStateUntilTimeout>
 80046a2:	4603      	mov	r3, r0
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d02d      	beq.n	8004704 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046ac:	f043 0220 	orr.w	r2, r3, #32
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80046b4:	2303      	movs	r3, #3
 80046b6:	e026      	b.n	8004706 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	9300      	str	r3, [sp, #0]
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	2200      	movs	r2, #0
 80046c0:	2101      	movs	r1, #1
 80046c2:	68f8      	ldr	r0, [r7, #12]
 80046c4:	f7ff ff36 	bl	8004534 <SPI_WaitFlagStateUntilTimeout>
 80046c8:	4603      	mov	r3, r0
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d01a      	beq.n	8004704 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046d2:	f043 0220 	orr.w	r2, r3, #32
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e013      	b.n	8004706 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	9300      	str	r3, [sp, #0]
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	2200      	movs	r2, #0
 80046e6:	2101      	movs	r1, #1
 80046e8:	68f8      	ldr	r0, [r7, #12]
 80046ea:	f7ff ff23 	bl	8004534 <SPI_WaitFlagStateUntilTimeout>
 80046ee:	4603      	mov	r3, r0
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d007      	beq.n	8004704 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046f8:	f043 0220 	orr.w	r2, r3, #32
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004700:	2303      	movs	r3, #3
 8004702:	e000      	b.n	8004706 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004704:	2300      	movs	r3, #0
}
 8004706:	4618      	mov	r0, r3
 8004708:	3710      	adds	r7, #16
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}
	...

08004710 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b088      	sub	sp, #32
 8004714:	af02      	add	r7, sp, #8
 8004716:	60f8      	str	r0, [r7, #12]
 8004718:	60b9      	str	r1, [r7, #8]
 800471a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	9300      	str	r3, [sp, #0]
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	2201      	movs	r2, #1
 8004724:	2102      	movs	r1, #2
 8004726:	68f8      	ldr	r0, [r7, #12]
 8004728:	f7ff ff04 	bl	8004534 <SPI_WaitFlagStateUntilTimeout>
 800472c:	4603      	mov	r3, r0
 800472e:	2b00      	cmp	r3, #0
 8004730:	d007      	beq.n	8004742 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004736:	f043 0220 	orr.w	r2, r3, #32
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e032      	b.n	80047a8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004742:	4b1b      	ldr	r3, [pc, #108]	@ (80047b0 <SPI_EndRxTxTransaction+0xa0>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a1b      	ldr	r2, [pc, #108]	@ (80047b4 <SPI_EndRxTxTransaction+0xa4>)
 8004748:	fba2 2303 	umull	r2, r3, r2, r3
 800474c:	0d5b      	lsrs	r3, r3, #21
 800474e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004752:	fb02 f303 	mul.w	r3, r2, r3
 8004756:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004760:	d112      	bne.n	8004788 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	9300      	str	r3, [sp, #0]
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	2200      	movs	r2, #0
 800476a:	2180      	movs	r1, #128	@ 0x80
 800476c:	68f8      	ldr	r0, [r7, #12]
 800476e:	f7ff fee1 	bl	8004534 <SPI_WaitFlagStateUntilTimeout>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d016      	beq.n	80047a6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800477c:	f043 0220 	orr.w	r2, r3, #32
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004784:	2303      	movs	r3, #3
 8004786:	e00f      	b.n	80047a8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d00a      	beq.n	80047a4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	3b01      	subs	r3, #1
 8004792:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800479e:	2b80      	cmp	r3, #128	@ 0x80
 80047a0:	d0f2      	beq.n	8004788 <SPI_EndRxTxTransaction+0x78>
 80047a2:	e000      	b.n	80047a6 <SPI_EndRxTxTransaction+0x96>
        break;
 80047a4:	bf00      	nop
  }

  return HAL_OK;
 80047a6:	2300      	movs	r3, #0
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3718      	adds	r7, #24
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	20000008 	.word	0x20000008
 80047b4:	165e9f81 	.word	0x165e9f81

080047b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d101      	bne.n	80047ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	e031      	b.n	800482e <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d106      	bne.n	80047e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2200      	movs	r2, #0
 80047da:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f7fc ff70 	bl	80016c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2202      	movs	r2, #2
 80047e8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	3304      	adds	r3, #4
 80047f4:	4619      	mov	r1, r3
 80047f6:	4610      	mov	r0, r2
 80047f8:	f000 fa28 	bl	8004c4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 800482c:	2300      	movs	r3, #0
}
 800482e:	4618      	mov	r0, r3
 8004830:	3708      	adds	r7, #8
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
	...

08004838 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004838:	b480      	push	{r7}
 800483a:	b085      	sub	sp, #20
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004846:	b2db      	uxtb	r3, r3
 8004848:	2b01      	cmp	r3, #1
 800484a:	d001      	beq.n	8004850 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	e03a      	b.n	80048c6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2202      	movs	r2, #2
 8004854:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	68da      	ldr	r2, [r3, #12]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f042 0201 	orr.w	r2, r2, #1
 8004866:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004870:	d00e      	beq.n	8004890 <HAL_TIM_Base_Start_IT+0x58>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a16      	ldr	r2, [pc, #88]	@ (80048d0 <HAL_TIM_Base_Start_IT+0x98>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d009      	beq.n	8004890 <HAL_TIM_Base_Start_IT+0x58>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a14      	ldr	r2, [pc, #80]	@ (80048d4 <HAL_TIM_Base_Start_IT+0x9c>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d004      	beq.n	8004890 <HAL_TIM_Base_Start_IT+0x58>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a13      	ldr	r2, [pc, #76]	@ (80048d8 <HAL_TIM_Base_Start_IT+0xa0>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d111      	bne.n	80048b4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	f003 0307 	and.w	r3, r3, #7
 800489a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2b06      	cmp	r3, #6
 80048a0:	d010      	beq.n	80048c4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f042 0201 	orr.w	r2, r2, #1
 80048b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048b2:	e007      	b.n	80048c4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f042 0201 	orr.w	r2, r2, #1
 80048c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048c4:	2300      	movs	r3, #0
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3714      	adds	r7, #20
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bc80      	pop	{r7}
 80048ce:	4770      	bx	lr
 80048d0:	40000400 	.word	0x40000400
 80048d4:	40000800 	.word	0x40000800
 80048d8:	40010800 	.word	0x40010800

080048dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b084      	sub	sp, #16
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	68db      	ldr	r3, [r3, #12]
 80048ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	f003 0302 	and.w	r3, r3, #2
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d020      	beq.n	8004940 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	f003 0302 	and.w	r3, r3, #2
 8004904:	2b00      	cmp	r3, #0
 8004906:	d01b      	beq.n	8004940 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f06f 0202 	mvn.w	r2, #2
 8004910:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	699b      	ldr	r3, [r3, #24]
 800491e:	f003 0303 	and.w	r3, r3, #3
 8004922:	2b00      	cmp	r3, #0
 8004924:	d003      	beq.n	800492e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f000 f974 	bl	8004c14 <HAL_TIM_IC_CaptureCallback>
 800492c:	e005      	b.n	800493a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f000 f967 	bl	8004c02 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f000 f976 	bl	8004c26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2200      	movs	r2, #0
 800493e:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	f003 0304 	and.w	r3, r3, #4
 8004946:	2b00      	cmp	r3, #0
 8004948:	d020      	beq.n	800498c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	f003 0304 	and.w	r3, r3, #4
 8004950:	2b00      	cmp	r3, #0
 8004952:	d01b      	beq.n	800498c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f06f 0204 	mvn.w	r2, #4
 800495c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2202      	movs	r2, #2
 8004962:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	699b      	ldr	r3, [r3, #24]
 800496a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800496e:	2b00      	cmp	r3, #0
 8004970:	d003      	beq.n	800497a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f000 f94e 	bl	8004c14 <HAL_TIM_IC_CaptureCallback>
 8004978:	e005      	b.n	8004986 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 f941 	bl	8004c02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f000 f950 	bl	8004c26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	f003 0308 	and.w	r3, r3, #8
 8004992:	2b00      	cmp	r3, #0
 8004994:	d020      	beq.n	80049d8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	f003 0308 	and.w	r3, r3, #8
 800499c:	2b00      	cmp	r3, #0
 800499e:	d01b      	beq.n	80049d8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f06f 0208 	mvn.w	r2, #8
 80049a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2204      	movs	r2, #4
 80049ae:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	69db      	ldr	r3, [r3, #28]
 80049b6:	f003 0303 	and.w	r3, r3, #3
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d003      	beq.n	80049c6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 f928 	bl	8004c14 <HAL_TIM_IC_CaptureCallback>
 80049c4:	e005      	b.n	80049d2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f000 f91b 	bl	8004c02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f000 f92a 	bl	8004c26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	f003 0310 	and.w	r3, r3, #16
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d020      	beq.n	8004a24 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	f003 0310 	and.w	r3, r3, #16
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d01b      	beq.n	8004a24 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f06f 0210 	mvn.w	r2, #16
 80049f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2208      	movs	r2, #8
 80049fa:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	69db      	ldr	r3, [r3, #28]
 8004a02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d003      	beq.n	8004a12 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f000 f902 	bl	8004c14 <HAL_TIM_IC_CaptureCallback>
 8004a10:	e005      	b.n	8004a1e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 f8f5 	bl	8004c02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f000 f904 	bl	8004c26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2200      	movs	r2, #0
 8004a22:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	f003 0301 	and.w	r3, r3, #1
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d00c      	beq.n	8004a48 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	f003 0301 	and.w	r3, r3, #1
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d007      	beq.n	8004a48 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f06f 0201 	mvn.w	r2, #1
 8004a40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f7fb fff0 	bl	8000a28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00c      	beq.n	8004a6c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d007      	beq.n	8004a6c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004a64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f000 f8e6 	bl	8004c38 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a6c:	bf00      	nop
 8004a6e:	3710      	adds	r7, #16
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}

08004a74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b084      	sub	sp, #16
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d101      	bne.n	8004a90 <HAL_TIM_ConfigClockSource+0x1c>
 8004a8c:	2302      	movs	r3, #2
 8004a8e:	e0b4      	b.n	8004bfa <HAL_TIM_ConfigClockSource+0x186>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2202      	movs	r2, #2
 8004a9c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004aae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ab6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	68ba      	ldr	r2, [r7, #8]
 8004abe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ac8:	d03e      	beq.n	8004b48 <HAL_TIM_ConfigClockSource+0xd4>
 8004aca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ace:	f200 8087 	bhi.w	8004be0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ad2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ad6:	f000 8086 	beq.w	8004be6 <HAL_TIM_ConfigClockSource+0x172>
 8004ada:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ade:	d87f      	bhi.n	8004be0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ae0:	2b70      	cmp	r3, #112	@ 0x70
 8004ae2:	d01a      	beq.n	8004b1a <HAL_TIM_ConfigClockSource+0xa6>
 8004ae4:	2b70      	cmp	r3, #112	@ 0x70
 8004ae6:	d87b      	bhi.n	8004be0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ae8:	2b60      	cmp	r3, #96	@ 0x60
 8004aea:	d050      	beq.n	8004b8e <HAL_TIM_ConfigClockSource+0x11a>
 8004aec:	2b60      	cmp	r3, #96	@ 0x60
 8004aee:	d877      	bhi.n	8004be0 <HAL_TIM_ConfigClockSource+0x16c>
 8004af0:	2b50      	cmp	r3, #80	@ 0x50
 8004af2:	d03c      	beq.n	8004b6e <HAL_TIM_ConfigClockSource+0xfa>
 8004af4:	2b50      	cmp	r3, #80	@ 0x50
 8004af6:	d873      	bhi.n	8004be0 <HAL_TIM_ConfigClockSource+0x16c>
 8004af8:	2b40      	cmp	r3, #64	@ 0x40
 8004afa:	d058      	beq.n	8004bae <HAL_TIM_ConfigClockSource+0x13a>
 8004afc:	2b40      	cmp	r3, #64	@ 0x40
 8004afe:	d86f      	bhi.n	8004be0 <HAL_TIM_ConfigClockSource+0x16c>
 8004b00:	2b30      	cmp	r3, #48	@ 0x30
 8004b02:	d064      	beq.n	8004bce <HAL_TIM_ConfigClockSource+0x15a>
 8004b04:	2b30      	cmp	r3, #48	@ 0x30
 8004b06:	d86b      	bhi.n	8004be0 <HAL_TIM_ConfigClockSource+0x16c>
 8004b08:	2b20      	cmp	r3, #32
 8004b0a:	d060      	beq.n	8004bce <HAL_TIM_ConfigClockSource+0x15a>
 8004b0c:	2b20      	cmp	r3, #32
 8004b0e:	d867      	bhi.n	8004be0 <HAL_TIM_ConfigClockSource+0x16c>
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d05c      	beq.n	8004bce <HAL_TIM_ConfigClockSource+0x15a>
 8004b14:	2b10      	cmp	r3, #16
 8004b16:	d05a      	beq.n	8004bce <HAL_TIM_ConfigClockSource+0x15a>
 8004b18:	e062      	b.n	8004be0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b2a:	f000 f96e 	bl	8004e0a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004b3c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	68ba      	ldr	r2, [r7, #8]
 8004b44:	609a      	str	r2, [r3, #8]
      break;
 8004b46:	e04f      	b.n	8004be8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b58:	f000 f957 	bl	8004e0a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	689a      	ldr	r2, [r3, #8]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b6a:	609a      	str	r2, [r3, #8]
      break;
 8004b6c:	e03c      	b.n	8004be8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	f000 f8ce 	bl	8004d1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2150      	movs	r1, #80	@ 0x50
 8004b86:	4618      	mov	r0, r3
 8004b88:	f000 f925 	bl	8004dd6 <TIM_ITRx_SetConfig>
      break;
 8004b8c:	e02c      	b.n	8004be8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	f000 f8ec 	bl	8004d78 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	2160      	movs	r1, #96	@ 0x60
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f000 f915 	bl	8004dd6 <TIM_ITRx_SetConfig>
      break;
 8004bac:	e01c      	b.n	8004be8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bba:	461a      	mov	r2, r3
 8004bbc:	f000 f8ae 	bl	8004d1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2140      	movs	r1, #64	@ 0x40
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f000 f905 	bl	8004dd6 <TIM_ITRx_SetConfig>
      break;
 8004bcc:	e00c      	b.n	8004be8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4619      	mov	r1, r3
 8004bd8:	4610      	mov	r0, r2
 8004bda:	f000 f8fc 	bl	8004dd6 <TIM_ITRx_SetConfig>
      break;
 8004bde:	e003      	b.n	8004be8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	73fb      	strb	r3, [r7, #15]
      break;
 8004be4:	e000      	b.n	8004be8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004be6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  __HAL_UNLOCK(htim);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return status;
 8004bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3710      	adds	r7, #16
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}

08004c02 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c02:	b480      	push	{r7}
 8004c04:	b083      	sub	sp, #12
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c0a:	bf00      	nop
 8004c0c:	370c      	adds	r7, #12
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bc80      	pop	{r7}
 8004c12:	4770      	bx	lr

08004c14 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c1c:	bf00      	nop
 8004c1e:	370c      	adds	r7, #12
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bc80      	pop	{r7}
 8004c24:	4770      	bx	lr

08004c26 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c26:	b480      	push	{r7}
 8004c28:	b083      	sub	sp, #12
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c2e:	bf00      	nop
 8004c30:	370c      	adds	r7, #12
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bc80      	pop	{r7}
 8004c36:	4770      	bx	lr

08004c38 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c40:	bf00      	nop
 8004c42:	370c      	adds	r7, #12
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bc80      	pop	{r7}
 8004c48:	4770      	bx	lr
	...

08004c4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b085      	sub	sp, #20
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
 8004c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c62:	d007      	beq.n	8004c74 <TIM_Base_SetConfig+0x28>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	4a28      	ldr	r2, [pc, #160]	@ (8004d08 <TIM_Base_SetConfig+0xbc>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d003      	beq.n	8004c74 <TIM_Base_SetConfig+0x28>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	4a27      	ldr	r2, [pc, #156]	@ (8004d0c <TIM_Base_SetConfig+0xc0>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d108      	bne.n	8004c86 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c8c:	d013      	beq.n	8004cb6 <TIM_Base_SetConfig+0x6a>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a1d      	ldr	r2, [pc, #116]	@ (8004d08 <TIM_Base_SetConfig+0xbc>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d00f      	beq.n	8004cb6 <TIM_Base_SetConfig+0x6a>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	4a1c      	ldr	r2, [pc, #112]	@ (8004d0c <TIM_Base_SetConfig+0xc0>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d00b      	beq.n	8004cb6 <TIM_Base_SetConfig+0x6a>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	4a1b      	ldr	r2, [pc, #108]	@ (8004d10 <TIM_Base_SetConfig+0xc4>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d007      	beq.n	8004cb6 <TIM_Base_SetConfig+0x6a>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	4a1a      	ldr	r2, [pc, #104]	@ (8004d14 <TIM_Base_SetConfig+0xc8>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d003      	beq.n	8004cb6 <TIM_Base_SetConfig+0x6a>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	4a19      	ldr	r2, [pc, #100]	@ (8004d18 <TIM_Base_SetConfig+0xcc>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d108      	bne.n	8004cc8 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	68db      	ldr	r3, [r3, #12]
 8004cc2:	68fa      	ldr	r2, [r7, #12]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	691b      	ldr	r3, [r3, #16]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	689a      	ldr	r2, [r3, #8]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f043 0204 	orr.w	r2, r3, #4
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	68fa      	ldr	r2, [r7, #12]
 8004cfc:	601a      	str	r2, [r3, #0]
}
 8004cfe:	bf00      	nop
 8004d00:	3714      	adds	r7, #20
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bc80      	pop	{r7}
 8004d06:	4770      	bx	lr
 8004d08:	40000400 	.word	0x40000400
 8004d0c:	40000800 	.word	0x40000800
 8004d10:	40010800 	.word	0x40010800
 8004d14:	40010c00 	.word	0x40010c00
 8004d18:	40011000 	.word	0x40011000

08004d1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b087      	sub	sp, #28
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	60f8      	str	r0, [r7, #12]
 8004d24:	60b9      	str	r1, [r7, #8]
 8004d26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6a1b      	ldr	r3, [r3, #32]
 8004d2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	6a1b      	ldr	r3, [r3, #32]
 8004d32:	f023 0201 	bic.w	r2, r3, #1
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	699b      	ldr	r3, [r3, #24]
 8004d3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	011b      	lsls	r3, r3, #4
 8004d4c:	693a      	ldr	r2, [r7, #16]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	f023 030a 	bic.w	r3, r3, #10
 8004d58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d5a:	697a      	ldr	r2, [r7, #20]
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	693a      	ldr	r2, [r7, #16]
 8004d66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	697a      	ldr	r2, [r7, #20]
 8004d6c:	621a      	str	r2, [r3, #32]
}
 8004d6e:	bf00      	nop
 8004d70:	371c      	adds	r7, #28
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bc80      	pop	{r7}
 8004d76:	4770      	bx	lr

08004d78 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b087      	sub	sp, #28
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6a1b      	ldr	r3, [r3, #32]
 8004d88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6a1b      	ldr	r3, [r3, #32]
 8004d8e:	f023 0210 	bic.w	r2, r3, #16
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	699b      	ldr	r3, [r3, #24]
 8004d9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004da2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	031b      	lsls	r3, r3, #12
 8004da8:	693a      	ldr	r2, [r7, #16]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004db4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	011b      	lsls	r3, r3, #4
 8004dba:	697a      	ldr	r2, [r7, #20]
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	693a      	ldr	r2, [r7, #16]
 8004dc4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	697a      	ldr	r2, [r7, #20]
 8004dca:	621a      	str	r2, [r3, #32]
}
 8004dcc:	bf00      	nop
 8004dce:	371c      	adds	r7, #28
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bc80      	pop	{r7}
 8004dd4:	4770      	bx	lr

08004dd6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004dd6:	b480      	push	{r7}
 8004dd8:	b085      	sub	sp, #20
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	6078      	str	r0, [r7, #4]
 8004dde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004dee:	683a      	ldr	r2, [r7, #0]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	4313      	orrs	r3, r2
 8004df4:	f043 0307 	orr.w	r3, r3, #7
 8004df8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	68fa      	ldr	r2, [r7, #12]
 8004dfe:	609a      	str	r2, [r3, #8]
}
 8004e00:	bf00      	nop
 8004e02:	3714      	adds	r7, #20
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bc80      	pop	{r7}
 8004e08:	4770      	bx	lr

08004e0a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e0a:	b480      	push	{r7}
 8004e0c:	b087      	sub	sp, #28
 8004e0e:	af00      	add	r7, sp, #0
 8004e10:	60f8      	str	r0, [r7, #12]
 8004e12:	60b9      	str	r1, [r7, #8]
 8004e14:	607a      	str	r2, [r7, #4]
 8004e16:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e24:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	021a      	lsls	r2, r3, #8
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	431a      	orrs	r2, r3
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	4313      	orrs	r3, r2
 8004e32:	697a      	ldr	r2, [r7, #20]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	697a      	ldr	r2, [r7, #20]
 8004e3c:	609a      	str	r2, [r3, #8]
}
 8004e3e:	bf00      	nop
 8004e40:	371c      	adds	r7, #28
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bc80      	pop	{r7}
 8004e46:	4770      	bx	lr

08004e48 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b082      	sub	sp, #8
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d101      	bne.n	8004e5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e042      	b.n	8004ee0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d106      	bne.n	8004e74 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f7fc fc78 	bl	8001764 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2224      	movs	r2, #36	@ 0x24
 8004e78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	68da      	ldr	r2, [r3, #12]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e8a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e8c:	6878      	ldr	r0, [r7, #4]
 8004e8e:	f000 fdd7 	bl	8005a40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	691a      	ldr	r2, [r3, #16]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ea0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	695a      	ldr	r2, [r3, #20]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004eb0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	68da      	ldr	r2, [r3, #12]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ec0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2220      	movs	r2, #32
 8004ecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2220      	movs	r2, #32
 8004ed4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2200      	movs	r2, #0
 8004edc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004ede:	2300      	movs	r3, #0
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3708      	adds	r7, #8
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b08c      	sub	sp, #48	@ 0x30
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	60b9      	str	r1, [r7, #8]
 8004ef2:	4613      	mov	r3, r2
 8004ef4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	2b20      	cmp	r3, #32
 8004f00:	d162      	bne.n	8004fc8 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d002      	beq.n	8004f0e <HAL_UART_Transmit_DMA+0x26>
 8004f08:	88fb      	ldrh	r3, [r7, #6]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d101      	bne.n	8004f12 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e05b      	b.n	8004fca <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8004f12:	68ba      	ldr	r2, [r7, #8]
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	88fa      	ldrh	r2, [r7, #6]
 8004f1c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	88fa      	ldrh	r2, [r7, #6]
 8004f22:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2200      	movs	r2, #0
 8004f28:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2221      	movs	r2, #33	@ 0x21
 8004f2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f36:	4a27      	ldr	r2, [pc, #156]	@ (8004fd4 <HAL_UART_Transmit_DMA+0xec>)
 8004f38:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f3e:	4a26      	ldr	r2, [pc, #152]	@ (8004fd8 <HAL_UART_Transmit_DMA+0xf0>)
 8004f40:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f46:	4a25      	ldr	r2, [pc, #148]	@ (8004fdc <HAL_UART_Transmit_DMA+0xf4>)
 8004f48:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f4e:	2200      	movs	r2, #0
 8004f50:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8004f52:	f107 0308 	add.w	r3, r7, #8
 8004f56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f5e:	6819      	ldr	r1, [r3, #0]
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	3304      	adds	r3, #4
 8004f66:	461a      	mov	r2, r3
 8004f68:	88fb      	ldrh	r3, [r7, #6]
 8004f6a:	f7fd fc3d 	bl	80027e8 <HAL_DMA_Start_IT>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d008      	beq.n	8004f86 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2210      	movs	r2, #16
 8004f78:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2220      	movs	r2, #32
 8004f7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e021      	b.n	8004fca <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004f8e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	3314      	adds	r3, #20
 8004f96:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f98:	69bb      	ldr	r3, [r7, #24]
 8004f9a:	e853 3f00 	ldrex	r3, [r3]
 8004f9e:	617b      	str	r3, [r7, #20]
   return(result);
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fa6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	3314      	adds	r3, #20
 8004fae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004fb0:	627a      	str	r2, [r7, #36]	@ 0x24
 8004fb2:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb4:	6a39      	ldr	r1, [r7, #32]
 8004fb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fb8:	e841 2300 	strex	r3, r2, [r1]
 8004fbc:	61fb      	str	r3, [r7, #28]
   return(result);
 8004fbe:	69fb      	ldr	r3, [r7, #28]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d1e5      	bne.n	8004f90 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	e000      	b.n	8004fca <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8004fc8:	2302      	movs	r3, #2
  }
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3730      	adds	r7, #48	@ 0x30
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}
 8004fd2:	bf00      	nop
 8004fd4:	08005579 	.word	0x08005579
 8004fd8:	08005613 	.word	0x08005613
 8004fdc:	0800562f 	.word	0x0800562f

08004fe0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b0ba      	sub	sp, #232	@ 0xe8
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	68db      	ldr	r3, [r3, #12]
 8004ff8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	695b      	ldr	r3, [r3, #20]
 8005002:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005006:	2300      	movs	r3, #0
 8005008:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800500c:	2300      	movs	r3, #0
 800500e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005012:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005016:	f003 030f 	and.w	r3, r3, #15
 800501a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800501e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005022:	2b00      	cmp	r3, #0
 8005024:	d10f      	bne.n	8005046 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800502a:	f003 0320 	and.w	r3, r3, #32
 800502e:	2b00      	cmp	r3, #0
 8005030:	d009      	beq.n	8005046 <HAL_UART_IRQHandler+0x66>
 8005032:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005036:	f003 0320 	and.w	r3, r3, #32
 800503a:	2b00      	cmp	r3, #0
 800503c:	d003      	beq.n	8005046 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f000 fc40 	bl	80058c4 <UART_Receive_IT>
      return;
 8005044:	e271      	b.n	800552a <HAL_UART_IRQHandler+0x54a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005046:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800504a:	2b00      	cmp	r3, #0
 800504c:	f000 80de 	beq.w	800520c <HAL_UART_IRQHandler+0x22c>
 8005050:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005054:	f003 0301 	and.w	r3, r3, #1
 8005058:	2b00      	cmp	r3, #0
 800505a:	d106      	bne.n	800506a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800505c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005060:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005064:	2b00      	cmp	r3, #0
 8005066:	f000 80d1 	beq.w	800520c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800506a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800506e:	f003 0301 	and.w	r3, r3, #1
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00b      	beq.n	800508e <HAL_UART_IRQHandler+0xae>
 8005076:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800507a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800507e:	2b00      	cmp	r3, #0
 8005080:	d005      	beq.n	800508e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005086:	f043 0201 	orr.w	r2, r3, #1
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800508e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005092:	f003 0304 	and.w	r3, r3, #4
 8005096:	2b00      	cmp	r3, #0
 8005098:	d00b      	beq.n	80050b2 <HAL_UART_IRQHandler+0xd2>
 800509a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800509e:	f003 0301 	and.w	r3, r3, #1
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d005      	beq.n	80050b2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050aa:	f043 0202 	orr.w	r2, r3, #2
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80050b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050b6:	f003 0302 	and.w	r3, r3, #2
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d00b      	beq.n	80050d6 <HAL_UART_IRQHandler+0xf6>
 80050be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050c2:	f003 0301 	and.w	r3, r3, #1
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d005      	beq.n	80050d6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050ce:	f043 0204 	orr.w	r2, r3, #4
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80050d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050da:	f003 0308 	and.w	r3, r3, #8
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d011      	beq.n	8005106 <HAL_UART_IRQHandler+0x126>
 80050e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050e6:	f003 0320 	and.w	r3, r3, #32
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d105      	bne.n	80050fa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80050ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050f2:	f003 0301 	and.w	r3, r3, #1
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d005      	beq.n	8005106 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050fe:	f043 0208 	orr.w	r2, r3, #8
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800510a:	2b00      	cmp	r3, #0
 800510c:	f000 8208 	beq.w	8005520 <HAL_UART_IRQHandler+0x540>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005110:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005114:	f003 0320 	and.w	r3, r3, #32
 8005118:	2b00      	cmp	r3, #0
 800511a:	d008      	beq.n	800512e <HAL_UART_IRQHandler+0x14e>
 800511c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005120:	f003 0320 	and.w	r3, r3, #32
 8005124:	2b00      	cmp	r3, #0
 8005126:	d002      	beq.n	800512e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f000 fbcb 	bl	80058c4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	695b      	ldr	r3, [r3, #20]
 8005134:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005138:	2b40      	cmp	r3, #64	@ 0x40
 800513a:	bf0c      	ite	eq
 800513c:	2301      	moveq	r3, #1
 800513e:	2300      	movne	r3, #0
 8005140:	b2db      	uxtb	r3, r3
 8005142:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800514a:	f003 0308 	and.w	r3, r3, #8
 800514e:	2b00      	cmp	r3, #0
 8005150:	d103      	bne.n	800515a <HAL_UART_IRQHandler+0x17a>
 8005152:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005156:	2b00      	cmp	r3, #0
 8005158:	d04f      	beq.n	80051fa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f000 fad8 	bl	8005710 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	695b      	ldr	r3, [r3, #20]
 8005166:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800516a:	2b40      	cmp	r3, #64	@ 0x40
 800516c:	d141      	bne.n	80051f2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	3314      	adds	r3, #20
 8005174:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005178:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800517c:	e853 3f00 	ldrex	r3, [r3]
 8005180:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005184:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005188:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800518c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	3314      	adds	r3, #20
 8005196:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800519a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800519e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80051a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80051aa:	e841 2300 	strex	r3, r2, [r1]
 80051ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80051b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d1d9      	bne.n	800516e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d013      	beq.n	80051ea <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051c6:	4a89      	ldr	r2, [pc, #548]	@ (80053ec <HAL_UART_IRQHandler+0x40c>)
 80051c8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051ce:	4618      	mov	r0, r3
 80051d0:	f7fd fba7 	bl	8002922 <HAL_DMA_Abort_IT>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d016      	beq.n	8005208 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051e0:	687a      	ldr	r2, [r7, #4]
 80051e2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80051e4:	4610      	mov	r0, r2
 80051e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051e8:	e00e      	b.n	8005208 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f000 f9bb 	bl	8005566 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051f0:	e00a      	b.n	8005208 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	f000 f9b7 	bl	8005566 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051f8:	e006      	b.n	8005208 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f000 f9b3 	bl	8005566 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005206:	e18b      	b.n	8005520 <HAL_UART_IRQHandler+0x540>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005208:	bf00      	nop
    return;
 800520a:	e189      	b.n	8005520 <HAL_UART_IRQHandler+0x540>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005210:	2b01      	cmp	r3, #1
 8005212:	f040 8165 	bne.w	80054e0 <HAL_UART_IRQHandler+0x500>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005216:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800521a:	f003 0310 	and.w	r3, r3, #16
 800521e:	2b00      	cmp	r3, #0
 8005220:	f000 815e 	beq.w	80054e0 <HAL_UART_IRQHandler+0x500>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005224:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005228:	f003 0310 	and.w	r3, r3, #16
 800522c:	2b00      	cmp	r3, #0
 800522e:	f000 8157 	beq.w	80054e0 <HAL_UART_IRQHandler+0x500>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005232:	2300      	movs	r3, #0
 8005234:	60bb      	str	r3, [r7, #8]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	60bb      	str	r3, [r7, #8]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	60bb      	str	r3, [r7, #8]
 8005246:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	695b      	ldr	r3, [r3, #20]
 800524e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005252:	2b40      	cmp	r3, #64	@ 0x40
 8005254:	f040 80cc 	bne.w	80053f0 <HAL_UART_IRQHandler+0x410>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005264:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005268:	2b00      	cmp	r3, #0
 800526a:	f000 80a8 	beq.w	80053be <HAL_UART_IRQHandler+0x3de>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005272:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005276:	429a      	cmp	r2, r3
 8005278:	f080 80a1 	bcs.w	80053be <HAL_UART_IRQHandler+0x3de>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005282:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005288:	699b      	ldr	r3, [r3, #24]
 800528a:	2b20      	cmp	r3, #32
 800528c:	f000 8088 	beq.w	80053a0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	330c      	adds	r3, #12
 8005296:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800529a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800529e:	e853 3f00 	ldrex	r3, [r3]
 80052a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80052a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80052aa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80052ae:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	330c      	adds	r3, #12
 80052b8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80052bc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80052c0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052c4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80052c8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80052cc:	e841 2300 	strex	r3, r2, [r1]
 80052d0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80052d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d1d9      	bne.n	8005290 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	3314      	adds	r3, #20
 80052e2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80052e6:	e853 3f00 	ldrex	r3, [r3]
 80052ea:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80052ec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80052ee:	f023 0301 	bic.w	r3, r3, #1
 80052f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	3314      	adds	r3, #20
 80052fc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005300:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005304:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005306:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005308:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800530c:	e841 2300 	strex	r3, r2, [r1]
 8005310:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005312:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005314:	2b00      	cmp	r3, #0
 8005316:	d1e1      	bne.n	80052dc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	3314      	adds	r3, #20
 800531e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005320:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005322:	e853 3f00 	ldrex	r3, [r3]
 8005326:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005328:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800532a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800532e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	3314      	adds	r3, #20
 8005338:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800533c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800533e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005340:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005342:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005344:	e841 2300 	strex	r3, r2, [r1]
 8005348:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800534a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800534c:	2b00      	cmp	r3, #0
 800534e:	d1e3      	bne.n	8005318 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2220      	movs	r2, #32
 8005354:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	330c      	adds	r3, #12
 8005364:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005366:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005368:	e853 3f00 	ldrex	r3, [r3]
 800536c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800536e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005370:	f023 0310 	bic.w	r3, r3, #16
 8005374:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	330c      	adds	r3, #12
 800537e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005382:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005384:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005386:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005388:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800538a:	e841 2300 	strex	r3, r2, [r1]
 800538e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005390:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005392:	2b00      	cmp	r3, #0
 8005394:	d1e3      	bne.n	800535e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800539a:	4618      	mov	r0, r3
 800539c:	f7fd fa84 	bl	80028a8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2202      	movs	r2, #2
 80053a4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	1ad3      	subs	r3, r2, r3
 80053b2:	b29b      	uxth	r3, r3
 80053b4:	4619      	mov	r1, r3
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f7fb fb60 	bl	8000a7c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80053bc:	e0b2      	b.n	8005524 <HAL_UART_IRQHandler+0x544>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80053c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80053c6:	429a      	cmp	r2, r3
 80053c8:	f040 80ac 	bne.w	8005524 <HAL_UART_IRQHandler+0x544>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053d0:	699b      	ldr	r3, [r3, #24]
 80053d2:	2b20      	cmp	r3, #32
 80053d4:	f040 80a6 	bne.w	8005524 <HAL_UART_IRQHandler+0x544>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2202      	movs	r2, #2
 80053dc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80053e2:	4619      	mov	r1, r3
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f7fb fb49 	bl	8000a7c <HAL_UARTEx_RxEventCallback>
      return;
 80053ea:	e09b      	b.n	8005524 <HAL_UART_IRQHandler+0x544>
 80053ec:	080057d5 	.word	0x080057d5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80053f8:	b29b      	uxth	r3, r3
 80053fa:	1ad3      	subs	r3, r2, r3
 80053fc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005404:	b29b      	uxth	r3, r3
 8005406:	2b00      	cmp	r3, #0
 8005408:	f000 808e 	beq.w	8005528 <HAL_UART_IRQHandler+0x548>
          && (nb_rx_data > 0U))
 800540c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005410:	2b00      	cmp	r3, #0
 8005412:	f000 8089 	beq.w	8005528 <HAL_UART_IRQHandler+0x548>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	330c      	adds	r3, #12
 800541c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800541e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005420:	e853 3f00 	ldrex	r3, [r3]
 8005424:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005426:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005428:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800542c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	330c      	adds	r3, #12
 8005436:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800543a:	647a      	str	r2, [r7, #68]	@ 0x44
 800543c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800543e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005440:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005442:	e841 2300 	strex	r3, r2, [r1]
 8005446:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005448:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800544a:	2b00      	cmp	r3, #0
 800544c:	d1e3      	bne.n	8005416 <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	3314      	adds	r3, #20
 8005454:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005458:	e853 3f00 	ldrex	r3, [r3]
 800545c:	623b      	str	r3, [r7, #32]
   return(result);
 800545e:	6a3b      	ldr	r3, [r7, #32]
 8005460:	f023 0301 	bic.w	r3, r3, #1
 8005464:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	3314      	adds	r3, #20
 800546e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005472:	633a      	str	r2, [r7, #48]	@ 0x30
 8005474:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005476:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005478:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800547a:	e841 2300 	strex	r3, r2, [r1]
 800547e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005482:	2b00      	cmp	r3, #0
 8005484:	d1e3      	bne.n	800544e <HAL_UART_IRQHandler+0x46e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2220      	movs	r2, #32
 800548a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	330c      	adds	r3, #12
 800549a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	e853 3f00 	ldrex	r3, [r3]
 80054a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	f023 0310 	bic.w	r3, r3, #16
 80054aa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	330c      	adds	r3, #12
 80054b4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80054b8:	61fa      	str	r2, [r7, #28]
 80054ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054bc:	69b9      	ldr	r1, [r7, #24]
 80054be:	69fa      	ldr	r2, [r7, #28]
 80054c0:	e841 2300 	strex	r3, r2, [r1]
 80054c4:	617b      	str	r3, [r7, #20]
   return(result);
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d1e3      	bne.n	8005494 <HAL_UART_IRQHandler+0x4b4>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2202      	movs	r2, #2
 80054d0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80054d2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80054d6:	4619      	mov	r1, r3
 80054d8:	6878      	ldr	r0, [r7, #4]
 80054da:	f7fb facf 	bl	8000a7c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80054de:	e023      	b.n	8005528 <HAL_UART_IRQHandler+0x548>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80054e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d009      	beq.n	8005500 <HAL_UART_IRQHandler+0x520>
 80054ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d003      	beq.n	8005500 <HAL_UART_IRQHandler+0x520>
  {
    UART_Transmit_IT(huart);
 80054f8:	6878      	ldr	r0, [r7, #4]
 80054fa:	f000 f97c 	bl	80057f6 <UART_Transmit_IT>
    return;
 80054fe:	e014      	b.n	800552a <HAL_UART_IRQHandler+0x54a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005500:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005504:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005508:	2b00      	cmp	r3, #0
 800550a:	d00e      	beq.n	800552a <HAL_UART_IRQHandler+0x54a>
 800550c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005514:	2b00      	cmp	r3, #0
 8005516:	d008      	beq.n	800552a <HAL_UART_IRQHandler+0x54a>
  {
    UART_EndTransmit_IT(huart);
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f000 f9bb 	bl	8005894 <UART_EndTransmit_IT>
    return;
 800551e:	e004      	b.n	800552a <HAL_UART_IRQHandler+0x54a>
    return;
 8005520:	bf00      	nop
 8005522:	e002      	b.n	800552a <HAL_UART_IRQHandler+0x54a>
      return;
 8005524:	bf00      	nop
 8005526:	e000      	b.n	800552a <HAL_UART_IRQHandler+0x54a>
      return;
 8005528:	bf00      	nop
  }
}
 800552a:	37e8      	adds	r7, #232	@ 0xe8
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}

08005530 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005530:	b480      	push	{r7}
 8005532:	b083      	sub	sp, #12
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005538:	bf00      	nop
 800553a:	370c      	adds	r7, #12
 800553c:	46bd      	mov	sp, r7
 800553e:	bc80      	pop	{r7}
 8005540:	4770      	bx	lr

08005542 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005542:	b480      	push	{r7}
 8005544:	b083      	sub	sp, #12
 8005546:	af00      	add	r7, sp, #0
 8005548:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800554a:	bf00      	nop
 800554c:	370c      	adds	r7, #12
 800554e:	46bd      	mov	sp, r7
 8005550:	bc80      	pop	{r7}
 8005552:	4770      	bx	lr

08005554 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005554:	b480      	push	{r7}
 8005556:	b083      	sub	sp, #12
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800555c:	bf00      	nop
 800555e:	370c      	adds	r7, #12
 8005560:	46bd      	mov	sp, r7
 8005562:	bc80      	pop	{r7}
 8005564:	4770      	bx	lr

08005566 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005566:	b480      	push	{r7}
 8005568:	b083      	sub	sp, #12
 800556a:	af00      	add	r7, sp, #0
 800556c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800556e:	bf00      	nop
 8005570:	370c      	adds	r7, #12
 8005572:	46bd      	mov	sp, r7
 8005574:	bc80      	pop	{r7}
 8005576:	4770      	bx	lr

08005578 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b090      	sub	sp, #64	@ 0x40
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005584:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 0320 	and.w	r3, r3, #32
 8005590:	2b00      	cmp	r3, #0
 8005592:	d137      	bne.n	8005604 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8005594:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005596:	2200      	movs	r2, #0
 8005598:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800559a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	3314      	adds	r3, #20
 80055a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a4:	e853 3f00 	ldrex	r3, [r3]
 80055a8:	623b      	str	r3, [r7, #32]
   return(result);
 80055aa:	6a3b      	ldr	r3, [r7, #32]
 80055ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055b0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80055b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	3314      	adds	r3, #20
 80055b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80055ba:	633a      	str	r2, [r7, #48]	@ 0x30
 80055bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055c2:	e841 2300 	strex	r3, r2, [r1]
 80055c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80055c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d1e5      	bne.n	800559a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80055ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	330c      	adds	r3, #12
 80055d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	e853 3f00 	ldrex	r3, [r3]
 80055dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80055e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	330c      	adds	r3, #12
 80055ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80055ee:	61fa      	str	r2, [r7, #28]
 80055f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f2:	69b9      	ldr	r1, [r7, #24]
 80055f4:	69fa      	ldr	r2, [r7, #28]
 80055f6:	e841 2300 	strex	r3, r2, [r1]
 80055fa:	617b      	str	r3, [r7, #20]
   return(result);
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d1e5      	bne.n	80055ce <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005602:	e002      	b.n	800560a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005604:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005606:	f7ff ff93 	bl	8005530 <HAL_UART_TxCpltCallback>
}
 800560a:	bf00      	nop
 800560c:	3740      	adds	r7, #64	@ 0x40
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}

08005612 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005612:	b580      	push	{r7, lr}
 8005614:	b084      	sub	sp, #16
 8005616:	af00      	add	r7, sp, #0
 8005618:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800561e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005620:	68f8      	ldr	r0, [r7, #12]
 8005622:	f7ff ff8e 	bl	8005542 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005626:	bf00      	nop
 8005628:	3710      	adds	r7, #16
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}

0800562e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800562e:	b580      	push	{r7, lr}
 8005630:	b084      	sub	sp, #16
 8005632:	af00      	add	r7, sp, #0
 8005634:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005636:	2300      	movs	r3, #0
 8005638:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800563e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	695b      	ldr	r3, [r3, #20]
 8005646:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800564a:	2b80      	cmp	r3, #128	@ 0x80
 800564c:	bf0c      	ite	eq
 800564e:	2301      	moveq	r3, #1
 8005650:	2300      	movne	r3, #0
 8005652:	b2db      	uxtb	r3, r3
 8005654:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800565c:	b2db      	uxtb	r3, r3
 800565e:	2b21      	cmp	r3, #33	@ 0x21
 8005660:	d108      	bne.n	8005674 <UART_DMAError+0x46>
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d005      	beq.n	8005674 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	2200      	movs	r2, #0
 800566c:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800566e:	68b8      	ldr	r0, [r7, #8]
 8005670:	f000 f827 	bl	80056c2 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	695b      	ldr	r3, [r3, #20]
 800567a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800567e:	2b40      	cmp	r3, #64	@ 0x40
 8005680:	bf0c      	ite	eq
 8005682:	2301      	moveq	r3, #1
 8005684:	2300      	movne	r3, #0
 8005686:	b2db      	uxtb	r3, r3
 8005688:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005690:	b2db      	uxtb	r3, r3
 8005692:	2b22      	cmp	r3, #34	@ 0x22
 8005694:	d108      	bne.n	80056a8 <UART_DMAError+0x7a>
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d005      	beq.n	80056a8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	2200      	movs	r2, #0
 80056a0:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80056a2:	68b8      	ldr	r0, [r7, #8]
 80056a4:	f000 f834 	bl	8005710 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056ac:	f043 0210 	orr.w	r2, r3, #16
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80056b4:	68b8      	ldr	r0, [r7, #8]
 80056b6:	f7ff ff56 	bl	8005566 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80056ba:	bf00      	nop
 80056bc:	3710      	adds	r7, #16
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}

080056c2 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80056c2:	b480      	push	{r7}
 80056c4:	b089      	sub	sp, #36	@ 0x24
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	330c      	adds	r3, #12
 80056d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	e853 3f00 	ldrex	r3, [r3]
 80056d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80056e0:	61fb      	str	r3, [r7, #28]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	330c      	adds	r3, #12
 80056e8:	69fa      	ldr	r2, [r7, #28]
 80056ea:	61ba      	str	r2, [r7, #24]
 80056ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ee:	6979      	ldr	r1, [r7, #20]
 80056f0:	69ba      	ldr	r2, [r7, #24]
 80056f2:	e841 2300 	strex	r3, r2, [r1]
 80056f6:	613b      	str	r3, [r7, #16]
   return(result);
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d1e5      	bne.n	80056ca <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2220      	movs	r2, #32
 8005702:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005706:	bf00      	nop
 8005708:	3724      	adds	r7, #36	@ 0x24
 800570a:	46bd      	mov	sp, r7
 800570c:	bc80      	pop	{r7}
 800570e:	4770      	bx	lr

08005710 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005710:	b480      	push	{r7}
 8005712:	b095      	sub	sp, #84	@ 0x54
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	330c      	adds	r3, #12
 800571e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005720:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005722:	e853 3f00 	ldrex	r3, [r3]
 8005726:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800572a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800572e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	330c      	adds	r3, #12
 8005736:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005738:	643a      	str	r2, [r7, #64]	@ 0x40
 800573a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800573c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800573e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005740:	e841 2300 	strex	r3, r2, [r1]
 8005744:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005748:	2b00      	cmp	r3, #0
 800574a:	d1e5      	bne.n	8005718 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	3314      	adds	r3, #20
 8005752:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005754:	6a3b      	ldr	r3, [r7, #32]
 8005756:	e853 3f00 	ldrex	r3, [r3]
 800575a:	61fb      	str	r3, [r7, #28]
   return(result);
 800575c:	69fb      	ldr	r3, [r7, #28]
 800575e:	f023 0301 	bic.w	r3, r3, #1
 8005762:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	3314      	adds	r3, #20
 800576a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800576c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800576e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005770:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005772:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005774:	e841 2300 	strex	r3, r2, [r1]
 8005778:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800577a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800577c:	2b00      	cmp	r3, #0
 800577e:	d1e5      	bne.n	800574c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005784:	2b01      	cmp	r3, #1
 8005786:	d119      	bne.n	80057bc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	330c      	adds	r3, #12
 800578e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	e853 3f00 	ldrex	r3, [r3]
 8005796:	60bb      	str	r3, [r7, #8]
   return(result);
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	f023 0310 	bic.w	r3, r3, #16
 800579e:	647b      	str	r3, [r7, #68]	@ 0x44
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	330c      	adds	r3, #12
 80057a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057a8:	61ba      	str	r2, [r7, #24]
 80057aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ac:	6979      	ldr	r1, [r7, #20]
 80057ae:	69ba      	ldr	r2, [r7, #24]
 80057b0:	e841 2300 	strex	r3, r2, [r1]
 80057b4:	613b      	str	r3, [r7, #16]
   return(result);
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d1e5      	bne.n	8005788 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2220      	movs	r2, #32
 80057c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2200      	movs	r2, #0
 80057c8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80057ca:	bf00      	nop
 80057cc:	3754      	adds	r7, #84	@ 0x54
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bc80      	pop	{r7}
 80057d2:	4770      	bx	lr

080057d4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057e0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2200      	movs	r2, #0
 80057e6:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80057e8:	68f8      	ldr	r0, [r7, #12]
 80057ea:	f7ff febc 	bl	8005566 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057ee:	bf00      	nop
 80057f0:	3710      	adds	r7, #16
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}

080057f6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80057f6:	b480      	push	{r7}
 80057f8:	b085      	sub	sp, #20
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005804:	b2db      	uxtb	r3, r3
 8005806:	2b21      	cmp	r3, #33	@ 0x21
 8005808:	d13e      	bne.n	8005888 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005812:	d114      	bne.n	800583e <UART_Transmit_IT+0x48>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	691b      	ldr	r3, [r3, #16]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d110      	bne.n	800583e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a1b      	ldr	r3, [r3, #32]
 8005820:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	881b      	ldrh	r3, [r3, #0]
 8005826:	461a      	mov	r2, r3
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005830:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6a1b      	ldr	r3, [r3, #32]
 8005836:	1c9a      	adds	r2, r3, #2
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	621a      	str	r2, [r3, #32]
 800583c:	e008      	b.n	8005850 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a1b      	ldr	r3, [r3, #32]
 8005842:	1c59      	adds	r1, r3, #1
 8005844:	687a      	ldr	r2, [r7, #4]
 8005846:	6211      	str	r1, [r2, #32]
 8005848:	781a      	ldrb	r2, [r3, #0]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005854:	b29b      	uxth	r3, r3
 8005856:	3b01      	subs	r3, #1
 8005858:	b29b      	uxth	r3, r3
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	4619      	mov	r1, r3
 800585e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005860:	2b00      	cmp	r3, #0
 8005862:	d10f      	bne.n	8005884 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	68da      	ldr	r2, [r3, #12]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005872:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68da      	ldr	r2, [r3, #12]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005882:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005884:	2300      	movs	r3, #0
 8005886:	e000      	b.n	800588a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005888:	2302      	movs	r3, #2
  }
}
 800588a:	4618      	mov	r0, r3
 800588c:	3714      	adds	r7, #20
 800588e:	46bd      	mov	sp, r7
 8005890:	bc80      	pop	{r7}
 8005892:	4770      	bx	lr

08005894 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b082      	sub	sp, #8
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	68da      	ldr	r2, [r3, #12]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058aa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2220      	movs	r2, #32
 80058b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f7ff fe3b 	bl	8005530 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80058ba:	2300      	movs	r3, #0
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3708      	adds	r7, #8
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}

080058c4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b08c      	sub	sp, #48	@ 0x30
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80058cc:	2300      	movs	r3, #0
 80058ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80058d0:	2300      	movs	r3, #0
 80058d2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	2b22      	cmp	r3, #34	@ 0x22
 80058de:	f040 80aa 	bne.w	8005a36 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058ea:	d115      	bne.n	8005918 <UART_Receive_IT+0x54>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	691b      	ldr	r3, [r3, #16]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d111      	bne.n	8005918 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058f8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	b29b      	uxth	r3, r3
 8005902:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005906:	b29a      	uxth	r2, r3
 8005908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800590a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005910:	1c9a      	adds	r2, r3, #2
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	629a      	str	r2, [r3, #40]	@ 0x28
 8005916:	e024      	b.n	8005962 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800591c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005926:	d007      	beq.n	8005938 <UART_Receive_IT+0x74>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	689b      	ldr	r3, [r3, #8]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d10a      	bne.n	8005946 <UART_Receive_IT+0x82>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	691b      	ldr	r3, [r3, #16]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d106      	bne.n	8005946 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	b2da      	uxtb	r2, r3
 8005940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005942:	701a      	strb	r2, [r3, #0]
 8005944:	e008      	b.n	8005958 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	b2db      	uxtb	r3, r3
 800594e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005952:	b2da      	uxtb	r2, r3
 8005954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005956:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800595c:	1c5a      	adds	r2, r3, #1
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005966:	b29b      	uxth	r3, r3
 8005968:	3b01      	subs	r3, #1
 800596a:	b29b      	uxth	r3, r3
 800596c:	687a      	ldr	r2, [r7, #4]
 800596e:	4619      	mov	r1, r3
 8005970:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005972:	2b00      	cmp	r3, #0
 8005974:	d15d      	bne.n	8005a32 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	68da      	ldr	r2, [r3, #12]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f022 0220 	bic.w	r2, r2, #32
 8005984:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	68da      	ldr	r2, [r3, #12]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005994:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	695a      	ldr	r2, [r3, #20]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f022 0201 	bic.w	r2, r2, #1
 80059a4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2220      	movs	r2, #32
 80059aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2200      	movs	r2, #0
 80059b2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	d135      	bne.n	8005a28 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2200      	movs	r2, #0
 80059c0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	330c      	adds	r3, #12
 80059c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	e853 3f00 	ldrex	r3, [r3]
 80059d0:	613b      	str	r3, [r7, #16]
   return(result);
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	f023 0310 	bic.w	r3, r3, #16
 80059d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	330c      	adds	r3, #12
 80059e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059e2:	623a      	str	r2, [r7, #32]
 80059e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e6:	69f9      	ldr	r1, [r7, #28]
 80059e8:	6a3a      	ldr	r2, [r7, #32]
 80059ea:	e841 2300 	strex	r3, r2, [r1]
 80059ee:	61bb      	str	r3, [r7, #24]
   return(result);
 80059f0:	69bb      	ldr	r3, [r7, #24]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d1e5      	bne.n	80059c2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f003 0310 	and.w	r3, r3, #16
 8005a00:	2b10      	cmp	r3, #16
 8005a02:	d10a      	bne.n	8005a1a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a04:	2300      	movs	r3, #0
 8005a06:	60fb      	str	r3, [r7, #12]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	60fb      	str	r3, [r7, #12]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	60fb      	str	r3, [r7, #12]
 8005a18:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005a1e:	4619      	mov	r1, r3
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f7fb f82b 	bl	8000a7c <HAL_UARTEx_RxEventCallback>
 8005a26:	e002      	b.n	8005a2e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f7ff fd93 	bl	8005554 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	e002      	b.n	8005a38 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005a32:	2300      	movs	r3, #0
 8005a34:	e000      	b.n	8005a38 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005a36:	2302      	movs	r3, #2
  }
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3730      	adds	r7, #48	@ 0x30
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}

08005a40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b084      	sub	sp, #16
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	68da      	ldr	r2, [r3, #12]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	430a      	orrs	r2, r1
 8005a5c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	689a      	ldr	r2, [r3, #8]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	691b      	ldr	r3, [r3, #16]
 8005a66:	431a      	orrs	r2, r3
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	695b      	ldr	r3, [r3, #20]
 8005a6c:	431a      	orrs	r2, r3
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	69db      	ldr	r3, [r3, #28]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	68db      	ldr	r3, [r3, #12]
 8005a7c:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8005a80:	f023 030c 	bic.w	r3, r3, #12
 8005a84:	687a      	ldr	r2, [r7, #4]
 8005a86:	6812      	ldr	r2, [r2, #0]
 8005a88:	68b9      	ldr	r1, [r7, #8]
 8005a8a:	430b      	orrs	r3, r1
 8005a8c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	695b      	ldr	r3, [r3, #20]
 8005a94:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	699a      	ldr	r2, [r3, #24]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	430a      	orrs	r2, r1
 8005aa2:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a55      	ldr	r2, [pc, #340]	@ (8005c00 <UART_SetConfig+0x1c0>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d103      	bne.n	8005ab6 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005aae:	f7fd ff47 	bl	8003940 <HAL_RCC_GetPCLK2Freq>
 8005ab2:	60f8      	str	r0, [r7, #12]
 8005ab4:	e002      	b.n	8005abc <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005ab6:	f7fd ff2f 	bl	8003918 <HAL_RCC_GetPCLK1Freq>
 8005aba:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	69db      	ldr	r3, [r3, #28]
 8005ac0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ac4:	d14c      	bne.n	8005b60 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ac6:	68fa      	ldr	r2, [r7, #12]
 8005ac8:	4613      	mov	r3, r2
 8005aca:	009b      	lsls	r3, r3, #2
 8005acc:	4413      	add	r3, r2
 8005ace:	009a      	lsls	r2, r3, #2
 8005ad0:	441a      	add	r2, r3
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	005b      	lsls	r3, r3, #1
 8005ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005adc:	4a49      	ldr	r2, [pc, #292]	@ (8005c04 <UART_SetConfig+0x1c4>)
 8005ade:	fba2 2303 	umull	r2, r3, r2, r3
 8005ae2:	095b      	lsrs	r3, r3, #5
 8005ae4:	0119      	lsls	r1, r3, #4
 8005ae6:	68fa      	ldr	r2, [r7, #12]
 8005ae8:	4613      	mov	r3, r2
 8005aea:	009b      	lsls	r3, r3, #2
 8005aec:	4413      	add	r3, r2
 8005aee:	009a      	lsls	r2, r3, #2
 8005af0:	441a      	add	r2, r3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	005b      	lsls	r3, r3, #1
 8005af8:	fbb2 f2f3 	udiv	r2, r2, r3
 8005afc:	4b41      	ldr	r3, [pc, #260]	@ (8005c04 <UART_SetConfig+0x1c4>)
 8005afe:	fba3 0302 	umull	r0, r3, r3, r2
 8005b02:	095b      	lsrs	r3, r3, #5
 8005b04:	2064      	movs	r0, #100	@ 0x64
 8005b06:	fb00 f303 	mul.w	r3, r0, r3
 8005b0a:	1ad3      	subs	r3, r2, r3
 8005b0c:	00db      	lsls	r3, r3, #3
 8005b0e:	3332      	adds	r3, #50	@ 0x32
 8005b10:	4a3c      	ldr	r2, [pc, #240]	@ (8005c04 <UART_SetConfig+0x1c4>)
 8005b12:	fba2 2303 	umull	r2, r3, r2, r3
 8005b16:	095b      	lsrs	r3, r3, #5
 8005b18:	005b      	lsls	r3, r3, #1
 8005b1a:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005b1e:	4419      	add	r1, r3
 8005b20:	68fa      	ldr	r2, [r7, #12]
 8005b22:	4613      	mov	r3, r2
 8005b24:	009b      	lsls	r3, r3, #2
 8005b26:	4413      	add	r3, r2
 8005b28:	009a      	lsls	r2, r3, #2
 8005b2a:	441a      	add	r2, r3
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	005b      	lsls	r3, r3, #1
 8005b32:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b36:	4b33      	ldr	r3, [pc, #204]	@ (8005c04 <UART_SetConfig+0x1c4>)
 8005b38:	fba3 0302 	umull	r0, r3, r3, r2
 8005b3c:	095b      	lsrs	r3, r3, #5
 8005b3e:	2064      	movs	r0, #100	@ 0x64
 8005b40:	fb00 f303 	mul.w	r3, r0, r3
 8005b44:	1ad3      	subs	r3, r2, r3
 8005b46:	00db      	lsls	r3, r3, #3
 8005b48:	3332      	adds	r3, #50	@ 0x32
 8005b4a:	4a2e      	ldr	r2, [pc, #184]	@ (8005c04 <UART_SetConfig+0x1c4>)
 8005b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8005b50:	095b      	lsrs	r3, r3, #5
 8005b52:	f003 0207 	and.w	r2, r3, #7
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	440a      	add	r2, r1
 8005b5c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005b5e:	e04a      	b.n	8005bf6 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b60:	68fa      	ldr	r2, [r7, #12]
 8005b62:	4613      	mov	r3, r2
 8005b64:	009b      	lsls	r3, r3, #2
 8005b66:	4413      	add	r3, r2
 8005b68:	009a      	lsls	r2, r3, #2
 8005b6a:	441a      	add	r2, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	009b      	lsls	r3, r3, #2
 8005b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b76:	4a23      	ldr	r2, [pc, #140]	@ (8005c04 <UART_SetConfig+0x1c4>)
 8005b78:	fba2 2303 	umull	r2, r3, r2, r3
 8005b7c:	095b      	lsrs	r3, r3, #5
 8005b7e:	0119      	lsls	r1, r3, #4
 8005b80:	68fa      	ldr	r2, [r7, #12]
 8005b82:	4613      	mov	r3, r2
 8005b84:	009b      	lsls	r3, r3, #2
 8005b86:	4413      	add	r3, r2
 8005b88:	009a      	lsls	r2, r3, #2
 8005b8a:	441a      	add	r2, r3
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b96:	4b1b      	ldr	r3, [pc, #108]	@ (8005c04 <UART_SetConfig+0x1c4>)
 8005b98:	fba3 0302 	umull	r0, r3, r3, r2
 8005b9c:	095b      	lsrs	r3, r3, #5
 8005b9e:	2064      	movs	r0, #100	@ 0x64
 8005ba0:	fb00 f303 	mul.w	r3, r0, r3
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	011b      	lsls	r3, r3, #4
 8005ba8:	3332      	adds	r3, #50	@ 0x32
 8005baa:	4a16      	ldr	r2, [pc, #88]	@ (8005c04 <UART_SetConfig+0x1c4>)
 8005bac:	fba2 2303 	umull	r2, r3, r2, r3
 8005bb0:	095b      	lsrs	r3, r3, #5
 8005bb2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005bb6:	4419      	add	r1, r3
 8005bb8:	68fa      	ldr	r2, [r7, #12]
 8005bba:	4613      	mov	r3, r2
 8005bbc:	009b      	lsls	r3, r3, #2
 8005bbe:	4413      	add	r3, r2
 8005bc0:	009a      	lsls	r2, r3, #2
 8005bc2:	441a      	add	r2, r3
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	009b      	lsls	r3, r3, #2
 8005bca:	fbb2 f2f3 	udiv	r2, r2, r3
 8005bce:	4b0d      	ldr	r3, [pc, #52]	@ (8005c04 <UART_SetConfig+0x1c4>)
 8005bd0:	fba3 0302 	umull	r0, r3, r3, r2
 8005bd4:	095b      	lsrs	r3, r3, #5
 8005bd6:	2064      	movs	r0, #100	@ 0x64
 8005bd8:	fb00 f303 	mul.w	r3, r0, r3
 8005bdc:	1ad3      	subs	r3, r2, r3
 8005bde:	011b      	lsls	r3, r3, #4
 8005be0:	3332      	adds	r3, #50	@ 0x32
 8005be2:	4a08      	ldr	r2, [pc, #32]	@ (8005c04 <UART_SetConfig+0x1c4>)
 8005be4:	fba2 2303 	umull	r2, r3, r2, r3
 8005be8:	095b      	lsrs	r3, r3, #5
 8005bea:	f003 020f 	and.w	r2, r3, #15
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	440a      	add	r2, r1
 8005bf4:	609a      	str	r2, [r3, #8]
}
 8005bf6:	bf00      	nop
 8005bf8:	3710      	adds	r7, #16
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
 8005bfe:	bf00      	nop
 8005c00:	40013800 	.word	0x40013800
 8005c04:	51eb851f 	.word	0x51eb851f

08005c08 <memset>:
 8005c08:	4603      	mov	r3, r0
 8005c0a:	4402      	add	r2, r0
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d100      	bne.n	8005c12 <memset+0xa>
 8005c10:	4770      	bx	lr
 8005c12:	f803 1b01 	strb.w	r1, [r3], #1
 8005c16:	e7f9      	b.n	8005c0c <memset+0x4>

08005c18 <__libc_init_array>:
 8005c18:	b570      	push	{r4, r5, r6, lr}
 8005c1a:	2600      	movs	r6, #0
 8005c1c:	4d0c      	ldr	r5, [pc, #48]	@ (8005c50 <__libc_init_array+0x38>)
 8005c1e:	4c0d      	ldr	r4, [pc, #52]	@ (8005c54 <__libc_init_array+0x3c>)
 8005c20:	1b64      	subs	r4, r4, r5
 8005c22:	10a4      	asrs	r4, r4, #2
 8005c24:	42a6      	cmp	r6, r4
 8005c26:	d109      	bne.n	8005c3c <__libc_init_array+0x24>
 8005c28:	f000 f81a 	bl	8005c60 <_init>
 8005c2c:	2600      	movs	r6, #0
 8005c2e:	4d0a      	ldr	r5, [pc, #40]	@ (8005c58 <__libc_init_array+0x40>)
 8005c30:	4c0a      	ldr	r4, [pc, #40]	@ (8005c5c <__libc_init_array+0x44>)
 8005c32:	1b64      	subs	r4, r4, r5
 8005c34:	10a4      	asrs	r4, r4, #2
 8005c36:	42a6      	cmp	r6, r4
 8005c38:	d105      	bne.n	8005c46 <__libc_init_array+0x2e>
 8005c3a:	bd70      	pop	{r4, r5, r6, pc}
 8005c3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c40:	4798      	blx	r3
 8005c42:	3601      	adds	r6, #1
 8005c44:	e7ee      	b.n	8005c24 <__libc_init_array+0xc>
 8005c46:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c4a:	4798      	blx	r3
 8005c4c:	3601      	adds	r6, #1
 8005c4e:	e7f2      	b.n	8005c36 <__libc_init_array+0x1e>
 8005c50:	08005cec 	.word	0x08005cec
 8005c54:	08005cec 	.word	0x08005cec
 8005c58:	08005cec 	.word	0x08005cec
 8005c5c:	08005cf0 	.word	0x08005cf0

08005c60 <_init>:
 8005c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c62:	bf00      	nop
 8005c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c66:	bc08      	pop	{r3}
 8005c68:	469e      	mov	lr, r3
 8005c6a:	4770      	bx	lr

08005c6c <_fini>:
 8005c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c6e:	bf00      	nop
 8005c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c72:	bc08      	pop	{r3}
 8005c74:	469e      	mov	lr, r3
 8005c76:	4770      	bx	lr
