

*** CYCLE 0
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000000
ifid:
	instr	NOP
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:



*** CYCLE 1
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000004
ifid:
	instr	ADDI R1 R0 #12
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:



*** CYCLE 2
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	BEQZ R1 #36
IQ:
		0  ADDI R1 R0 #12  READY (0)  READY (12)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  ADDI R1 R0 #12  NOT COMPLETED



*** CYCLE 3
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		1  BEQZ R1 #36  TAG= 0  READY (0)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 0
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  ADDI R1 R0 #12  NOT COMPLETED
		1  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 4
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		1  BEQZ R1 #36  TAG= 0  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 0, result = 0x0000000C
floating writeback ports:
branch PC update:
ROB:
		0  ADDI R1 R0 #12  NOT COMPLETED
		1  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 5
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 1
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  ADDI R1 R0 #12  COMPLETED
		1  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 6
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 1, outcome = 0, target = 0x0000002C
ROB:
		1  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 7
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	L.S F0 (48)R2
IQ:
		2  SUBI R1 R1 #1  READY (12)  READY (1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  NOT COMPLETED



*** CYCLE 8
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	L.S F8 (96)R2
IQ:
		3  L.S F0 (48)R2  READY (0)  READY (48)  NOT ISSUED
CQ:
		3  L.S F0 (48)R2  TAG=67  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 2
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		2  SUBI R1 R1 #1  NOT COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED



*** CYCLE 9
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	L.S F16 (144)R2
IQ:
		4  L.S F8 (96)R2  READY (0)  READY (96)  NOT ISSUED
CQ:
		3  L.S F0 (48)R2  TAG=67  READY   NOT ISSUED
		4  L.S F8 (96)R2  TAG=68  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 67
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 2, result = 0x0000000B
floating writeback ports:
branch PC update:
ROB:
		2  SUBI R1 R1 #1  NOT COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED



*** CYCLE 10
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
IQ:
		5  L.S F16 (144)R2  READY (0)  READY (144)  NOT ISSUED
CQ:
		3  L.S F0 (48)R2  TAG=67  READY   NOT ISSUED
		4  L.S F8 (96)R2  TAG=68  READY   NOT ISSUED
		5  L.S F16 (144)R2  TAG=69  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 68
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 67, result = 0x00000030
floating writeback ports:
branch PC update:
ROB:
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED



*** CYCLE 11
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
CQ:
		4  L.S F8 (96)R2  TAG=68  READY   NOT ISSUED
		5  L.S F16 (144)R2  TAG=69  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 69
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 3
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 68, result = 0x00000060
floating writeback ports:
branch PC update:
ROB:
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED



*** CYCLE 12
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	S.S F0 (192)R2
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
CQ:
		5  L.S F16 (144)R2  TAG=69  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 4
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 69, result = 0x00000090
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
branch PC update:
ROB:
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED



*** CYCLE 13
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADDUI R2 R2 #4
IQ:
		6  MULT.S F0 F0 F8  READY (1008981770)  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  TAG=72  TAG= 7  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 4, result = 0x3F800000
branch PC update:
ROB:
		3  L.S F0 (48)R2  COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED



*** CYCLE 14
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	J #-40
IQ:
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  NOT ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  TAG=72  TAG= 7  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 6
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 5, result = 0x42C80000
branch PC update:
ROB:
		4  L.S F8 (96)R2  COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED



*** CYCLE 15
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	HALT
IQ:
		7  ADD.S F0 F0 F16  TAG= 6  READY (1120403456)  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  TAG=72  TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 6
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		5  L.S F16 (144)R2  COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED



*** CYCLE 16
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	HALT
IQ:
		7  ADD.S F0 F0 F16  TAG= 6  READY (1120403456)  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  TAG=72  TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 9
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 6
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
branch PC update:
ROB:
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED



*** CYCLE 17
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	HALT
IQ:
		7  ADD.S F0 F0 F16  TAG= 6  READY (1120403456)  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  ISSUED
		10  J #-40  READY (0)  READY (0)  ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 10
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 6
DIV fu:
integer writeback ports:
		TAG = 9, result = 0x00000004
floating writeback ports:
branch PC update:
ROB:
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED



*** CYCLE 18
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	HALT
IQ:
		7  ADD.S F0 F0 F16  TAG= 6  READY (1120403456)  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  ISSUED
		10  J #-40  READY (0)  READY (0)  ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 6, result = 0x3C23D70A
branch PC update:
		TAG = 10, outcome = 3, target = 0x00000004
ROB:
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  COMPLETED
		10  J #-40  NOT COMPLETED



*** CYCLE 19
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	BEQZ R1 #36
IQ:
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 7
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		6  MULT.S F0 F0 F8  COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  COMPLETED
		10  J #-40  COMPLETED



*** CYCLE 20
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		11  BEQZ R1 #36  READY (11)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 7
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  COMPLETED
		10  J #-40  COMPLETED
		11  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 21
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 11
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 7
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  COMPLETED
		10  J #-40  COMPLETED
		11  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 22
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 7, result = 0x42C8051F
branch PC update:
		TAG = 11, outcome = 0, target = 0x0000002C
ROB:
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  COMPLETED
		10  J #-40  COMPLETED
		11  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 23
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	L.S F0 (48)R2
IQ:
		12  SUBI R1 R1 #1  READY (11)  READY (1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		7  ADD.S F0 F0 F16  COMPLETED
		8  S.S F0 (192)R2  COMPLETED
		9  ADDUI R2 R2 #4  COMPLETED
		10  J #-40  COMPLETED
		11  BEQZ R1 #36  COMPLETED
		12  SUBI R1 R1 #1  NOT COMPLETED



*** CYCLE 24
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	L.S F8 (96)R2
IQ:
		13  L.S F0 (48)R2  READY (4)  READY (48)  NOT ISSUED
CQ:
		13  L.S F0 (48)R2  TAG=77  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 12
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		8  S.S F0 (192)R2  COMPLETED
		9  ADDUI R2 R2 #4  COMPLETED
		10  J #-40  COMPLETED
		11  BEQZ R1 #36  COMPLETED
		12  SUBI R1 R1 #1  NOT COMPLETED
		13  L.S F0 (48)R2  NOT COMPLETED



*** CYCLE 25
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	L.S F16 (144)R2
IQ:
		14  L.S F8 (96)R2  READY (4)  READY (96)  NOT ISSUED
CQ:
		13  L.S F0 (48)R2  TAG=77  READY   NOT ISSUED
		14  L.S F8 (96)R2  TAG=78  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 77
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 8
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 12, result = 0x0000000A
floating writeback ports:
branch PC update:
ROB:
		9  ADDUI R2 R2 #4  COMPLETED
		10  J #-40  COMPLETED
		11  BEQZ R1 #36  COMPLETED
		12  SUBI R1 R1 #1  NOT COMPLETED
		13  L.S F0 (48)R2  NOT COMPLETED
		14  L.S F8 (96)R2  NOT COMPLETED



*** CYCLE 26
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
IQ:
		15  L.S F16 (144)R2  READY (4)  READY (144)  NOT ISSUED
CQ:
		13  L.S F0 (48)R2  TAG=77  READY   NOT ISSUED
		14  L.S F8 (96)R2  TAG=78  READY   NOT ISSUED
		15  L.S F16 (144)R2  TAG=79  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 78
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 77, result = 0x00000034
floating writeback ports:
branch PC update:
ROB:
		10  J #-40  COMPLETED
		11  BEQZ R1 #36  COMPLETED
		12  SUBI R1 R1 #1  COMPLETED
		13  L.S F0 (48)R2  NOT COMPLETED
		14  L.S F8 (96)R2  NOT COMPLETED
		15  L.S F16 (144)R2  NOT COMPLETED



*** CYCLE 27
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
IQ:
		16  MULT.S F0 F0 F8  TAG=13  TAG=14  NOT ISSUED
CQ:
		14  L.S F8 (96)R2  TAG=78  READY   NOT ISSUED
		15  L.S F16 (144)R2  TAG=79  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 79
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 13
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 78, result = 0x00000064
floating writeback ports:
branch PC update:
ROB:
		11  BEQZ R1 #36  COMPLETED
		12  SUBI R1 R1 #1  COMPLETED
		13  L.S F0 (48)R2  NOT COMPLETED
		14  L.S F8 (96)R2  NOT COMPLETED
		15  L.S F16 (144)R2  NOT COMPLETED
		16  MULT.S F0 F0 F8  NOT COMPLETED



*** CYCLE 28
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	S.S F0 (192)R2
IQ:
		16  MULT.S F0 F0 F8  TAG=13  TAG=14  NOT ISSUED
		17  ADD.S F0 F0 F16  TAG=16  TAG=15  NOT ISSUED
CQ:
		15  L.S F16 (144)R2  TAG=79  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 14
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 79, result = 0x00000094
floating writeback ports:
		TAG = 13, result = 0x3CA3D70A
branch PC update:
ROB:
		12  SUBI R1 R1 #1  COMPLETED
		13  L.S F0 (48)R2  NOT COMPLETED
		14  L.S F8 (96)R2  NOT COMPLETED
		15  L.S F16 (144)R2  NOT COMPLETED
		16  MULT.S F0 F0 F8  NOT COMPLETED
		17  ADD.S F0 F0 F16  NOT COMPLETED



*** CYCLE 29
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADDUI R2 R2 #4
IQ:
		16  MULT.S F0 F0 F8  READY (1017370378)  TAG=14  NOT ISSUED
		17  ADD.S F0 F0 F16  TAG=16  TAG=15  NOT ISSUED
		18  S.S F0 (192)R2  READY (4)  READY (192)  NOT ISSUED
CQ:
		18  S.S F0 (192)R2  TAG=82  TAG=17  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 15
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 14, result = 0x40000000
branch PC update:
ROB:
		13  L.S F0 (48)R2  COMPLETED
		14  L.S F8 (96)R2  NOT COMPLETED
		15  L.S F16 (144)R2  NOT COMPLETED
		16  MULT.S F0 F0 F8  NOT COMPLETED
		17  ADD.S F0 F0 F16  NOT COMPLETED
		18  S.S F0 (192)R2  NOT COMPLETED



*** CYCLE 30
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.02      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	J #-40
IQ:
		17  ADD.S F0 F0 F16  TAG=16  TAG=15  NOT ISSUED
		18  S.S F0 (192)R2  READY (4)  READY (192)  NOT ISSUED
		19  ADDUI R2 R2 #4  READY (4)  READY (4)  NOT ISSUED
CQ:
		18  S.S F0 (192)R2  TAG=82  TAG=17  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 16
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 15, result = 0x42CA0000
branch PC update:
ROB:
		14  L.S F8 (96)R2  COMPLETED
		15  L.S F16 (144)R2  NOT COMPLETED
		16  MULT.S F0 F0 F8  NOT COMPLETED
		17  ADD.S F0 F0 F16  NOT COMPLETED
		18  S.S F0 (192)R2  NOT COMPLETED
		19  ADDUI R2 R2 #4  NOT COMPLETED



*** CYCLE 31
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.02      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	HALT
IQ:
		17  ADD.S F0 F0 F16  TAG=16  READY (1120534528)  NOT ISSUED
		18  S.S F0 (192)R2  READY (4)  READY (192)  ISSUED
		19  ADDUI R2 R2 #4  READY (4)  READY (4)  NOT ISSUED
		20  J #-40  READY (0)  READY (0)  NOT ISSUED
CQ:
		18  S.S F0 (192)R2  TAG=82  TAG=17  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 82
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 16
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		15  L.S F16 (144)R2  COMPLETED
		16  MULT.S F0 F0 F8  NOT COMPLETED
		17  ADD.S F0 F0 F16  NOT COMPLETED
		18  S.S F0 (192)R2  NOT COMPLETED
		19  ADDUI R2 R2 #4  NOT COMPLETED
		20  J #-40  NOT COMPLETED



*** CYCLE 32
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.02      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	HALT
IQ:
		17  ADD.S F0 F0 F16  TAG=16  READY (1120534528)  NOT ISSUED
		18  S.S F0 (192)R2  READY (4)  READY (192)  ISSUED
		19  ADDUI R2 R2 #4  READY (4)  READY (4)  ISSUED
		20  J #-40  READY (0)  READY (0)  NOT ISSUED
CQ:
		18  S.S F0 (192)R2  TAG=82  TAG=17  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 19
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 16
DIV fu:
integer writeback ports:
		TAG = 82, result = 0x000000C4
floating writeback ports:
branch PC update:
ROB:
		16  MULT.S F0 F0 F8  NOT COMPLETED
		17  ADD.S F0 F0 F16  NOT COMPLETED
		18  S.S F0 (192)R2  NOT COMPLETED
		19  ADDUI R2 R2 #4  NOT COMPLETED
		20  J #-40  NOT COMPLETED



*** CYCLE 33
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.02      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	HALT
IQ:
		17  ADD.S F0 F0 F16  TAG=16  READY (1120534528)  NOT ISSUED
		18  S.S F0 (192)R2  READY (4)  READY (192)  ISSUED
		19  ADDUI R2 R2 #4  READY (4)  READY (4)  ISSUED
		20  J #-40  READY (0)  READY (0)  ISSUED
CQ:
		18  S.S F0 (192)R2  READY   TAG=17  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 20
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 16
DIV fu:
integer writeback ports:
		TAG = 19, result = 0x00000008
floating writeback ports:
branch PC update:
ROB:
		16  MULT.S F0 F0 F8  NOT COMPLETED
		17  ADD.S F0 F0 F16  NOT COMPLETED
		18  S.S F0 (192)R2  NOT COMPLETED
		19  ADDUI R2 R2 #4  NOT COMPLETED
		20  J #-40  NOT COMPLETED



*** CYCLE 34
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.02      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	HALT
IQ:
		17  ADD.S F0 F0 F16  TAG=16  READY (1120534528)  NOT ISSUED
		18  S.S F0 (192)R2  READY (4)  READY (192)  ISSUED
		19  ADDUI R2 R2 #4  READY (4)  READY (4)  ISSUED
		20  J #-40  READY (0)  READY (0)  ISSUED
CQ:
		18  S.S F0 (192)R2  READY   TAG=17  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 16, result = 0x3D23D70A
branch PC update:
		TAG = 20, outcome = 3, target = 0x00000004
ROB:
		16  MULT.S F0 F0 F8  NOT COMPLETED
		17  ADD.S F0 F0 F16  NOT COMPLETED
		18  S.S F0 (192)R2  NOT COMPLETED
		19  ADDUI R2 R2 #4  COMPLETED
		20  J #-40  NOT COMPLETED



*** CYCLE 35
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.02      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	BEQZ R1 #36
IQ:
CQ:
		18  S.S F0 (192)R2  READY   TAG=17  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 17
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		16  MULT.S F0 F0 F8  COMPLETED
		17  ADD.S F0 F0 F16  NOT COMPLETED
		18  S.S F0 (192)R2  NOT COMPLETED
		19  ADDUI R2 R2 #4  COMPLETED
		20  J #-40  COMPLETED



*** CYCLE 36
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		21  BEQZ R1 #36  READY (10)  READY (0)  NOT ISSUED
CQ:
		18  S.S F0 (192)R2  READY   TAG=17  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 17
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		17  ADD.S F0 F0 F16  NOT COMPLETED
		18  S.S F0 (192)R2  NOT COMPLETED
		19  ADDUI R2 R2 #4  COMPLETED
		20  J #-40  COMPLETED
		21  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 37
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
CQ:
		18  S.S F0 (192)R2  READY   TAG=17  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 21
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 17
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		17  ADD.S F0 F0 F16  NOT COMPLETED
		18  S.S F0 (192)R2  NOT COMPLETED
		19  ADDUI R2 R2 #4  COMPLETED
		20  J #-40  COMPLETED
		21  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 38
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
CQ:
		18  S.S F0 (192)R2  READY   TAG=17  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 17, result = 0x42CA147B
branch PC update:
		TAG = 21, outcome = 0, target = 0x0000002C
ROB:
		17  ADD.S F0 F0 F16  NOT COMPLETED
		18  S.S F0 (192)R2  NOT COMPLETED
		19  ADDUI R2 R2 #4  COMPLETED
		20  J #-40  COMPLETED
		21  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 39
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	L.S F0 (48)R2
IQ:
		22  SUBI R1 R1 #1  READY (10)  READY (1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		17  ADD.S F0 F0 F16  COMPLETED
		18  S.S F0 (192)R2  COMPLETED
		19  ADDUI R2 R2 #4  COMPLETED
		20  J #-40  COMPLETED
		21  BEQZ R1 #36  COMPLETED
		22  SUBI R1 R1 #1  NOT COMPLETED



*** CYCLE 40
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=101.04    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	L.S F8 (96)R2
IQ:
		23  L.S F0 (48)R2  READY (8)  READY (48)  NOT ISSUED
CQ:
		23  L.S F0 (48)R2  TAG=87  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 22
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		18  S.S F0 (192)R2  COMPLETED
		19  ADDUI R2 R2 #4  COMPLETED
		20  J #-40  COMPLETED
		21  BEQZ R1 #36  COMPLETED
		22  SUBI R1 R1 #1  NOT COMPLETED
		23  L.S F0 (48)R2  NOT COMPLETED



*** CYCLE 41
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	L.S F16 (144)R2
IQ:
		24  L.S F8 (96)R2  READY (8)  READY (96)  NOT ISSUED
CQ:
		23  L.S F0 (48)R2  TAG=87  READY   NOT ISSUED
		24  L.S F8 (96)R2  TAG=88  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 87
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 18
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 22, result = 0x00000009
floating writeback ports:
branch PC update:
ROB:
		19  ADDUI R2 R2 #4  COMPLETED
		20  J #-40  COMPLETED
		21  BEQZ R1 #36  COMPLETED
		22  SUBI R1 R1 #1  NOT COMPLETED
		23  L.S F0 (48)R2  NOT COMPLETED
		24  L.S F8 (96)R2  NOT COMPLETED



*** CYCLE 42
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
IQ:
		25  L.S F16 (144)R2  READY (8)  READY (144)  NOT ISSUED
CQ:
		23  L.S F0 (48)R2  TAG=87  READY   NOT ISSUED
		24  L.S F8 (96)R2  TAG=88  READY   NOT ISSUED
		25  L.S F16 (144)R2  TAG=89  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 88
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 87, result = 0x00000038
floating writeback ports:
branch PC update:
ROB:
		20  J #-40  COMPLETED
		21  BEQZ R1 #36  COMPLETED
		22  SUBI R1 R1 #1  COMPLETED
		23  L.S F0 (48)R2  NOT COMPLETED
		24  L.S F8 (96)R2  NOT COMPLETED
		25  L.S F16 (144)R2  NOT COMPLETED



*** CYCLE 43
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
IQ:
		26  MULT.S F0 F0 F8  TAG=23  TAG=24  NOT ISSUED
CQ:
		24  L.S F8 (96)R2  TAG=88  READY   NOT ISSUED
		25  L.S F16 (144)R2  TAG=89  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 89
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 23
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 88, result = 0x00000068
floating writeback ports:
branch PC update:
ROB:
		21  BEQZ R1 #36  COMPLETED
		22  SUBI R1 R1 #1  COMPLETED
		23  L.S F0 (48)R2  NOT COMPLETED
		24  L.S F8 (96)R2  NOT COMPLETED
		25  L.S F16 (144)R2  NOT COMPLETED
		26  MULT.S F0 F0 F8  NOT COMPLETED



*** CYCLE 44
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	S.S F0 (192)R2
IQ:
		26  MULT.S F0 F0 F8  TAG=23  TAG=24  NOT ISSUED
		27  ADD.S F0 F0 F16  TAG=26  TAG=25  NOT ISSUED
CQ:
		25  L.S F16 (144)R2  TAG=89  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 24
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 89, result = 0x00000098
floating writeback ports:
		TAG = 23, result = 0x3CF5C28F
branch PC update:
ROB:
		22  SUBI R1 R1 #1  COMPLETED
		23  L.S F0 (48)R2  NOT COMPLETED
		24  L.S F8 (96)R2  NOT COMPLETED
		25  L.S F16 (144)R2  NOT COMPLETED
		26  MULT.S F0 F0 F8  NOT COMPLETED
		27  ADD.S F0 F0 F16  NOT COMPLETED



*** CYCLE 45
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADDUI R2 R2 #4
IQ:
		26  MULT.S F0 F0 F8  READY (1022739087)  TAG=24  NOT ISSUED
		27  ADD.S F0 F0 F16  TAG=26  TAG=25  NOT ISSUED
		28  S.S F0 (192)R2  READY (8)  READY (192)  NOT ISSUED
CQ:
		28  S.S F0 (192)R2  TAG=92  TAG=27  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 25
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 24, result = 0x40400000
branch PC update:
ROB:
		23  L.S F0 (48)R2  COMPLETED
		24  L.S F8 (96)R2  NOT COMPLETED
		25  L.S F16 (144)R2  NOT COMPLETED
		26  MULT.S F0 F0 F8  NOT COMPLETED
		27  ADD.S F0 F0 F16  NOT COMPLETED
		28  S.S F0 (192)R2  NOT COMPLETED



*** CYCLE 46
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.03      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	J #-40
IQ:
		27  ADD.S F0 F0 F16  TAG=26  TAG=25  NOT ISSUED
		28  S.S F0 (192)R2  READY (8)  READY (192)  NOT ISSUED
		29  ADDUI R2 R2 #4  READY (8)  READY (4)  NOT ISSUED
CQ:
		28  S.S F0 (192)R2  TAG=92  TAG=27  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 26
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 25, result = 0x42CC0000
branch PC update:
ROB:
		24  L.S F8 (96)R2  COMPLETED
		25  L.S F16 (144)R2  NOT COMPLETED
		26  MULT.S F0 F0 F8  NOT COMPLETED
		27  ADD.S F0 F0 F16  NOT COMPLETED
		28  S.S F0 (192)R2  NOT COMPLETED
		29  ADDUI R2 R2 #4  NOT COMPLETED



*** CYCLE 47
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.03      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	HALT
IQ:
		27  ADD.S F0 F0 F16  TAG=26  READY (1120665600)  NOT ISSUED
		28  S.S F0 (192)R2  READY (8)  READY (192)  ISSUED
		29  ADDUI R2 R2 #4  READY (8)  READY (4)  NOT ISSUED
		30  J #-40  READY (0)  READY (0)  NOT ISSUED
CQ:
		28  S.S F0 (192)R2  TAG=92  TAG=27  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 92
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 26
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		25  L.S F16 (144)R2  COMPLETED
		26  MULT.S F0 F0 F8  NOT COMPLETED
		27  ADD.S F0 F0 F16  NOT COMPLETED
		28  S.S F0 (192)R2  NOT COMPLETED
		29  ADDUI R2 R2 #4  NOT COMPLETED
		30  J #-40  NOT COMPLETED



*** CYCLE 48
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.03      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	HALT
IQ:
		27  ADD.S F0 F0 F16  TAG=26  READY (1120665600)  NOT ISSUED
		28  S.S F0 (192)R2  READY (8)  READY (192)  ISSUED
		29  ADDUI R2 R2 #4  READY (8)  READY (4)  ISSUED
		30  J #-40  READY (0)  READY (0)  NOT ISSUED
CQ:
		28  S.S F0 (192)R2  TAG=92  TAG=27  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 29
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 26
DIV fu:
integer writeback ports:
		TAG = 92, result = 0x000000C8
floating writeback ports:
branch PC update:
ROB:
		26  MULT.S F0 F0 F8  NOT COMPLETED
		27  ADD.S F0 F0 F16  NOT COMPLETED
		28  S.S F0 (192)R2  NOT COMPLETED
		29  ADDUI R2 R2 #4  NOT COMPLETED
		30  J #-40  NOT COMPLETED



*** CYCLE 49
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.03      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	HALT
IQ:
		27  ADD.S F0 F0 F16  TAG=26  READY (1120665600)  NOT ISSUED
		28  S.S F0 (192)R2  READY (8)  READY (192)  ISSUED
		29  ADDUI R2 R2 #4  READY (8)  READY (4)  ISSUED
		30  J #-40  READY (0)  READY (0)  ISSUED
CQ:
		28  S.S F0 (192)R2  READY   TAG=27  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 30
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 26
DIV fu:
integer writeback ports:
		TAG = 29, result = 0x0000000C
floating writeback ports:
branch PC update:
ROB:
		26  MULT.S F0 F0 F8  NOT COMPLETED
		27  ADD.S F0 F0 F16  NOT COMPLETED
		28  S.S F0 (192)R2  NOT COMPLETED
		29  ADDUI R2 R2 #4  NOT COMPLETED
		30  J #-40  NOT COMPLETED



*** CYCLE 50
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.03      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	HALT
IQ:
		27  ADD.S F0 F0 F16  TAG=26  READY (1120665600)  NOT ISSUED
		28  S.S F0 (192)R2  READY (8)  READY (192)  ISSUED
		29  ADDUI R2 R2 #4  READY (8)  READY (4)  ISSUED
		30  J #-40  READY (0)  READY (0)  ISSUED
CQ:
		28  S.S F0 (192)R2  READY   TAG=27  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 26, result = 0x3DB851EB
branch PC update:
		TAG = 30, outcome = 3, target = 0x00000004
ROB:
		26  MULT.S F0 F0 F8  NOT COMPLETED
		27  ADD.S F0 F0 F16  NOT COMPLETED
		28  S.S F0 (192)R2  NOT COMPLETED
		29  ADDUI R2 R2 #4  COMPLETED
		30  J #-40  NOT COMPLETED



*** CYCLE 51
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.03      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	BEQZ R1 #36
IQ:
CQ:
		28  S.S F0 (192)R2  READY   TAG=27  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 27
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		26  MULT.S F0 F0 F8  COMPLETED
		27  ADD.S F0 F0 F16  NOT COMPLETED
		28  S.S F0 (192)R2  NOT COMPLETED
		29  ADDUI R2 R2 #4  COMPLETED
		30  J #-40  COMPLETED



*** CYCLE 52
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
		28  S.S F0 (192)R2  READY   TAG=27  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 27
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		27  ADD.S F0 F0 F16  NOT COMPLETED
		28  S.S F0 (192)R2  NOT COMPLETED
		29  ADDUI R2 R2 #4  COMPLETED
		30  J #-40  COMPLETED
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 53
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
		28  S.S F0 (192)R2  READY   TAG=27  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 27
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		27  ADD.S F0 F0 F16  NOT COMPLETED
		28  S.S F0 (192)R2  NOT COMPLETED
		29  ADDUI R2 R2 #4  COMPLETED
		30  J #-40  COMPLETED
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 54
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
		28  S.S F0 (192)R2  READY   TAG=27  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 27, result = 0x42CC2E14
branch PC update:
ROB:
		27  ADD.S F0 F0 F16  NOT COMPLETED
		28  S.S F0 (192)R2  NOT COMPLETED
		29  ADDUI R2 R2 #4  COMPLETED
		30  J #-40  COMPLETED
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 55
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		27  ADD.S F0 F0 F16  COMPLETED
		28  S.S F0 (192)R2  COMPLETED
		29  ADDUI R2 R2 #4  COMPLETED
		30  J #-40  COMPLETED
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 56
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		28  S.S F0 (192)R2  COMPLETED
		29  ADDUI R2 R2 #4  COMPLETED
		30  J #-40  COMPLETED
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 57
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 28
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		29  ADDUI R2 R2 #4  COMPLETED
		30  J #-40  COMPLETED
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 58
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		30  J #-40  COMPLETED
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 59
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 60
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 61
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 62
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 63
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 64
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 65
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 66
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 67
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 68
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 69
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 70
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 71
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 72
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 73
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 74
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 75
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 76
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 77
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 78
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 79
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 80
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 81
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 82
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 83
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 84
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 85
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 86
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 87
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 88
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 89
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 90
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 91
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 92
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 93
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 94
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 95
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 96
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 97
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 98
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 99
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 100
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 101
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 102
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 103
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 104
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 105
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 106
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 107
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 108
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 109
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 110
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 111
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 112
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 113
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 114
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 115
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 116
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 117
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 118
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 119
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 120
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 121
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 122
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 123
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 124
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 125
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 126
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 127
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 128
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 129
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 130
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 131
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 132
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 133
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 134
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 135
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 136
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 137
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 138
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 139
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 140
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 141
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 142
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 143
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 144
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 145
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 146
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 147
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 148
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 149
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 150
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 151
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 152
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 153
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 154
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 155
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 156
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 157
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 158
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 159
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 160
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 161
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 162
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 163
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 164
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 165
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 166
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 167
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 168
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 169
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 170
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 171
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 172
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 173
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 174
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 175
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 176
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 177
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 178
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 179
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 180
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 181
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 182
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 183
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 184
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 185
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 186
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 187
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 188
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 189
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 190
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 191
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 192
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 193
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 194
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 195
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 196
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 197
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 198
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 199
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 200
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 201
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 202
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 203
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED



*** CYCLE 204
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 42 CC 2E 14 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		31  BEQZ R1 #36  READY (9)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  BEQZ R1 #36  NOT COMPLETED

SIMULATION COMPLETE!
COMMITTED 31 INSTRUCTIONS IN 204 CYCLES
CPI:  6.58
