// Seed: 1047285932
module module_0 (
    output uwire id_0,
    input  wor   id_1,
    output uwire id_2,
    output wor   id_3
);
  wire id_5;
  id_6();
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wor id_5,
    output wire id_6,
    output supply1 id_7,
    input tri id_8
);
  wire id_10;
  wor  id_11;
  wire id_12;
  assign id_5 = 1'b0;
  module_0(
      id_7, id_3, id_7, id_7
  );
  assign id_11 = 1;
  assign id_7  = id_4 * id_11 - id_0;
endmodule
