---
Author:
  - Xinyang YU
Author Profile:
  - https://linkedin.com/in/xinyang-yu
tags:
  - computer_organisation
Creation Date: 2023-09-04T19:50:49+08:00
Last Date: 2024-01-26T22:59:55+08:00
References: 
---
## Abstract
--- 
![[asynchronous sequential_circuit.png|400]]

- [[Asynchronous Sequential Circuit#Level Sensitive]]



>[!example]
>- [[S-R Latch]]

## Terminologies
---
### Level Sensitive

![[level_sensititve.png|400]]

![[level_trigger.png|400]]


- Also known as **Pulse-triggered**
- Output changes immediately with any change in the input as long as the control signal ([[Clock Oscillator#Clock Signal]], high in the diagram) is active
- **Active High** when level sensitive is high
- **Active Low** when level sensitive is low


## References
---
- How Do Computers Remember? - YouTube
![How Do Computers Remember? - YouTube](https://youtu.be/I0-izyq6q5s?si=uCiyGmIsDyOfcte9)