
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.507979                       # Number of seconds simulated
sim_ticks                                507979230000                       # Number of ticks simulated
final_tick                               1275811191000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 189163                       # Simulator instruction rate (inst/s)
host_op_rate                                   227002                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48045475                       # Simulator tick rate (ticks/s)
host_mem_usage                                2246436                       # Number of bytes of host memory used
host_seconds                                 10572.88                       # Real time elapsed on the host
sim_insts                                  2000000006                       # Number of instructions simulated
sim_ops                                    2400069074                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher    881713344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst       430400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    127710784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1009854528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       430400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        430400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    351829184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       351829184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher     13776771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst         6725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1995481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15778977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       5497331                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5497331                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher    1735727156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst       847279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    251409460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1987983895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       847279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           847279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       692605452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            692605452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       692605452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher   1735727156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       847279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    251409460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2680589346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    15778977                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5497331                       # Number of write requests accepted
system.mem_ctrls.readBursts                  15778977                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5497331                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1008871680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  982848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               351811328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1009854528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            351829184                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  15357                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   249                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            976057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            962477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            980864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            983573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            990492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            987711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            987515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            991234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            991093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            993097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           987825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           983638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           972424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           991560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           998181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           985879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            337776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            335840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            340974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            343037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            342509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            342799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            352252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            352862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            347583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            345565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           344838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           339588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           339377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           344989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           345854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           341209                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  507978947507                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              15778977                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5497331                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3341113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2987900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1698257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1294851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1113497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1057904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  974145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  767541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  959559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  747295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 306178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 209734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 157568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 124005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  16641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  49439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  53855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 120806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 195804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 247544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 277960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 296934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 310785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 321447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 330707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 339494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 349347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 358068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 366616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 374397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 375623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 367373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 357919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  55378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  40085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  32560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  27254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  23456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  20184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  17426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  15663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  13652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  13356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  11926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7693044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    176.871154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.519477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.859642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4563460     59.32%     59.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1601324     20.82%     80.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       516616      6.72%     86.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       262456      3.41%     90.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       210049      2.73%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       128556      1.67%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       157983      2.05%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        68604      0.89%     97.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       183996      2.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7693044                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       330263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.730260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     42.018759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.590675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          81771     24.76%     24.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        178092     53.92%     78.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         53627     16.24%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        13851      4.19%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         2473      0.75%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          320      0.10%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           53      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           20      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           16      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        330263                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       330263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.644468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.571290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.760866                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           269325     81.55%     81.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4707      1.43%     82.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22653      6.86%     89.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            13119      3.97%     93.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             7945      2.41%     96.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             4498      1.36%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             2766      0.84%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             1597      0.48%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              960      0.29%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              640      0.19%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              464      0.14%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              383      0.12%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              270      0.08%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29              194      0.06%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30              144      0.04%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31              109      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32              100      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               66      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               44      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               52      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36               57      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37               32      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38               36      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39               28      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40               19      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41               13      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43               13      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        330263                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 781255311942                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1076823186942                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                78818100000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     49560.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68310.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1986.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       692.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1987.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    692.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       4.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.42                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 11429915                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2137703                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                38.89                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      23875.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    63.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              27316611840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              14519104545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             56119850220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            14344815780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         40191924240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         111518856120                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1378515840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    107992604130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      8217120480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        597808275                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           382199468760                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            752.391921                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         259813707279                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    581742450                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   17004234000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1600805500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  21397317190                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  230579450028                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 236815680832                       # Time in different power states
system.mem_ctrls_1.actEnergy              27611793720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              14675997435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             56432396580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            14349795660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         40190080320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         112017785670                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1385361120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    106888497600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      8714531040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        600669345                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           382869349590                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            753.710634                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         258703349379                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    554168307                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   17003418000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1614357500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  22693141070                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  231717926071                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 234396219052                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1275811191000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          29814120                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           418829703                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          29815144                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.047549                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.076695                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.923305                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000075                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999925                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          773                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1013134642                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1013134642                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    277804322                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       277804322                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    140931803                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      140931803                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data           30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            30                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2915                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2915                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2986                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2986                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    418736125                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        418736125                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    418736155                       # number of overall hits
system.cpu.dcache.overall_hits::total       418736155                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     45446940                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      45446940                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     27471194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     27471194                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           71                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           71                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     72918134                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       72918134                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     72918134                       # number of overall misses
system.cpu.dcache.overall_misses::total      72918134                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 612143706000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 612143706000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 541171752898                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 541171752898                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      4637000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      4637000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 1153315458898                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1153315458898                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 1153315458898                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1153315458898                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    323251262                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    323251262                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    168402997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    168402997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2986                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2986                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    491654259                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    491654259                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    491654289                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    491654289                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.140593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.140593                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.163128                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.163128                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.023778                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.023778                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.148312                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.148312                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.148312                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.148312                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 13469.415235                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13469.415235                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 19699.607993                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19699.607993                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 65309.859155                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 65309.859155                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 15816.579438                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15816.579438                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 15816.579438                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15816.579438                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     13309515                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     46818482                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1886115                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          878888                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.056577                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    53.270135                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     29814120                       # number of writebacks
system.cpu.dcache.writebacks::total          29814120                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     24123399                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     24123399                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     18980276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     18980276                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     43103675                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     43103675                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     43103675                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     43103675                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     21323541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     21323541                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      8490918                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8490918                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           71                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     29814459                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     29814459                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     29814459                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     29814459                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 315547090000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 315547090000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 149702569257                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 149702569257                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4566000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4566000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 465249659257                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 465249659257                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 465249659257                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 465249659257                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.065966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.065966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.050420                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.050420                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.023778                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.023778                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.060641                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060641                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.060641                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060641                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 14798.062386                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14798.062386                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 17630.905075                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17630.905075                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 64309.859155                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64309.859155                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 15604.833187                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15604.833187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 15604.833187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15604.833187                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              7317                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           528666898                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7829                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          67526.746455                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   119.206718                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   392.793282                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.232826                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.767174                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         507257509                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        507257509                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    253616425                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       253616425                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    253616425                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        253616425                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    253616425                       # number of overall hits
system.cpu.icache.overall_hits::total       253616425                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         8671                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8671                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         8671                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8671                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         8671                       # number of overall misses
system.cpu.icache.overall_misses::total          8671                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    588136949                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    588136949                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    588136949                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    588136949                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    588136949                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    588136949                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    253625096                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    253625096                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    253625096                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    253625096                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    253625096                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    253625096                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 67828.041633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67828.041633                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 67828.041633                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67828.041633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 67828.041633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67828.041633                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        47393                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1307                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               660                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              21                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    71.807576                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    62.238095                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         7317                       # number of writebacks
system.cpu.icache.writebacks::total              7317                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1354                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1354                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1354                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1354                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1354                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1354                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         7317                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7317                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         7317                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7317                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         7317                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7317                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    516892959                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    516892959                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    516892959                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    516892959                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    516892959                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    516892959                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70642.744157                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70642.744157                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 70642.744157                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70642.744157                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 70642.744157                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70642.744157                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued        133916230                       # number of hwpf issued
system.l2.prefetcher.pfIdentified           135600567                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit              1307046                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             193760                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              15264793                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  15763254                       # number of replacements
system.l2.tags.tagsinuse                 31899.498227                       # Cycle average of tags in use
system.l2.tags.total_refs                    27762930                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15795169                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.757685                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31499.250307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   400.247920                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.961281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.012215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973495                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           431                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31484                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          292                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        15850                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13229                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.013153                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.960815                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 520599208                       # Number of tag accesses
system.l2.tags.data_accesses                520599208                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     11594623                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11594623                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     18210676                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         18210676                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      7701354                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               7701354                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst          592                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                592                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data     19993392                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19993392                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst           592                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      27694746                       # number of demand (read+write) hits
system.l2.demand_hits::total                 27695338                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst          592                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     27694746                       # number of overall hits
system.l2.overall_hits::total                27695338                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data          410                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                410                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       789551                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              789551                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         6725                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6725                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      1329823                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1329823                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         6725                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      2119374                       # number of demand (read+write) misses
system.l2.demand_misses::total                2126099                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         6725                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      2119374                       # number of overall misses
system.l2.overall_misses::total               2126099                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data      6773500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6773500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  83883501484                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   83883501484                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    505408500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    505408500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 143844888273                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 143844888273                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    505408500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 227728389757                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     228233798257                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    505408500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 227728389757                       # number of overall miss cycles
system.l2.overall_miss_latency::total    228233798257                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     11594623                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11594623                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     18210676                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     18210676                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          410                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              410                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      8490905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8490905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst         7317                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7317                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data     21323215                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21323215                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         7317                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     29814120                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             29821437                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         7317                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     29814120                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            29821437                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.092988                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.092988                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.919093                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.919093                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.062365                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062365                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.919093                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.071086                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071294                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.919093                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.071086                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071294                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 16520.731707                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16520.731707                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 106242.030577                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106242.030577                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 75153.680297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75153.680297                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 108168.446683                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108168.446683                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 75153.680297                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 107450.780163                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107348.622175                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 75153.680297                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 107450.780163                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107348.622175                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1025869                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     20386                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      50.322231                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    280360                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks              5497331                       # number of writebacks
system.l2.writebacks::total                   5497331                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data        46586                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            46586                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data        77274                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        77274                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data       123860                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              123860                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data       123860                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             123860                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher     19847918                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       19847918                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          410                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           410                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       742965                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         742965                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         6725                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6725                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      1252549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1252549                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         6725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1995514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2002239                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher     19847918                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         6725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1995514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21850157                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 1286539363278                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1286539363278                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      4313500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4313500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  76355556487                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  76355556487                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    465058500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    465058500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 131393073782                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 131393073782                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    465058500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 207748630269                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 208213688769                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 1286539363278                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    465058500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 207748630269                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1494753052047                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.087501                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.087501                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.919093                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.919093                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.058741                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058741                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.919093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.066932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067141                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.919093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.066932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.732700                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 64819.864899                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 64819.864899                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 10520.731707                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 10520.731707                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 102771.404423                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102771.404423                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 69153.680297                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69153.680297                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 104900.545833                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104900.545833                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69153.680297                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 104107.828995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103990.427101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 64819.864899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69153.680297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 104107.828995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68409.259121                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      31542674                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     15779827                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           15036045                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5497331                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10265923                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              443                       # Transaction distribution
system.membus.trans_dist::ReadExReq            742932                       # Transaction distribution
system.membus.trans_dist::ReadExResp           742932                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      15036045                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     47321651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               47321651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1361683712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1361683712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15779420                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15779420    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15779420                       # Request fanout histogram
system.membus.reqLayer0.occupancy         31805218152                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        42681070398                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        57286437                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     57227541                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       636184                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     55149713                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        55143558                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.988839                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS            5109                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups          333                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits          179                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          154                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted           38                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1275811191000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1015958460                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       765920                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1022435954                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            57286437                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     55148846                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1013913477                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1290100                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         1303                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         2230                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         253625115                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          2533                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1015327980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.212382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.320084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        491360561     48.39%     48.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        125356207     12.35%     60.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         90224974      8.89%     69.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        308386238     30.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1015327980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.056387                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.006376                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         73727938                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     528361041                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         314167662                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      98427474                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         643859                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     53961757                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1223                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1212648596                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       3206476                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         643859                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        129188100                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       328455506                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       232354                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         348304814                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     208503343                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1209299486                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       1529006                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      60137330                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         176733                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        7047989                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       86634399                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents     20727112                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   2166035143                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8657703433                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1093288666                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1146838854                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2154498283                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         11536815                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3059                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3061                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         222623323                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    328931434                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    168559656                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      2149145                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       145550                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1207870721                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         9079                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1214226461                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       465447                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4040771                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     15013577                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           95                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1015327980                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.195896                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.230026                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    415966242     40.97%     40.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    205851409     20.27%     61.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    218713508     21.54%     82.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    132428756     13.04%     95.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     38220094      3.76%     99.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4106434      0.40%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        41537      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1015327980                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        37074526     13.29%     13.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        1308533      0.47%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv              61      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     13.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd      1644670      0.59%     14.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     14.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp         3392      0.00%     14.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     14.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv       288708      0.10%     14.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc      2558023      0.92%     15.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      1802809      0.65%     16.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      1013184      0.36%     16.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt        70976      0.03%     16.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       46317864     16.61%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       9602565      3.44%     36.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead    135874968     48.71%     85.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite     41358988     14.83%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     442158305     36.41%     36.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3667445      0.30%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           763      0.00%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     36.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     77230686      6.36%     43.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     43.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      1515181      0.12%     43.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        10616      0.00%     43.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv     13984581      1.15%     44.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     49145579      4.05%     48.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     64914087      5.35%     53.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     55599787      4.58%     58.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt      1450340      0.12%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     71572963      5.89%     64.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     87971018      7.25%     71.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    264513302     21.78%     93.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     80491808      6.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1214226461                       # Type of FU issued
system.switch_cpus.iq.rate                   1.195154                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           278919267                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.229709                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2323539139                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    609299196                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    605165439                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1399626471                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    602631015                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    599991459                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      701189222                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       791956506                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      5036978                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      1359047                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          881                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         9642                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       153333                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          134                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      8293638                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         643859                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          222826                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       7202928                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1207879824                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     328931434                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    168559656                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         3059                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1111                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       7195065                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         9642                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       610271                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        24973                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       635244                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1212894475                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     335376951                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1331980                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                    24                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            503794398                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         55722650                       # Number of branches executed
system.switch_cpus.iew.exec_stores          168417447                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.193843                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1205172616                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1205156898                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         629934593                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1077268352                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.186227                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.584752                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts      2724595                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       634993                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1014607196                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.186507                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.299155                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    665009566     65.54%     65.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    135272497     13.33%     78.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     49396396      4.87%     83.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     40463919      3.99%     87.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     19571910      1.93%     89.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     14297834      1.41%     91.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      9155241      0.90%     91.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7844957      0.77%     92.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     73594876      7.25%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1014607196                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000005                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1203839009                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              495978700                       # Number of memory references committed
system.switch_cpus.commit.loads             327572381                       # Number of loads committed
system.switch_cpus.commit.membars                5972                       # Number of memory barriers committed
system.switch_cpus.commit.branches           55703757                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          599981833                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         924920356                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         4376                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    440373542     36.58%     36.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      3664671      0.30%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          753      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     77208979      6.41%     43.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     43.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp      1515170      0.13%     43.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt        10608      0.00%     43.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv     13984579      1.16%     44.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     49139400      4.08%     48.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     64913219      5.39%     54.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     55599048      4.62%     58.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt      1450340      0.12%     58.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     70388298      5.85%     64.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     87914742      7.30%     71.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    257184083     21.36%     93.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     80491577      6.69%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1203839009                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      73594876                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2147575586                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2413848347                       # The number of ROB writes
system.switch_cpus.timesIdled                    7099                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  630480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000005                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1203839009                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.015958                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.015958                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.984292                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.984292                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1096551855                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       484301422                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1144765953                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        870284946                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4623161824                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        588993510                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      4887848472                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      214805451                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     59652653                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     29827818                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        16138                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        6071147                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      6071147                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1275811191000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21330532                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17091954                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18226814                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10265923                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         23235993                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             444                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             410                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            410                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8490905                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8490905                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7317                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21323215                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        21951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     89443624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              89465575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       936576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3816235776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3817172352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        38999691                       # Total snoops (count)
system.tol2bus.snoopTraffic                 351857600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         68824492                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.088446                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.283943                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               62737207     91.16%     91.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6087285      8.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           68824492                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        59652197488                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           666733                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10976997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       44721390227                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
