--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Main_TOP.twx Main_TOP.ncd -o Main_TOP.twr Main_TOP.pcf
-ucf IOPinout.ucf

Design file:              Main_TOP.ncd
Physical constraint file: Main_TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: U1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: U1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: U1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "U1/clkout1" derived from  NET 
"U1/clkin1" PERIOD = 10 ns HIGH 50%; 
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "U1/clkout1" derived from
 NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;

--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: U1/clkout2_buf/I0
  Logical resource: U1/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: U1/clkout1
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CLK_dac_o_OBUF/CLK0
  Logical resource: ODDR2_inst/CK0
  Location pin: OLOGIC_X2Y62.CLK0
  Clock network: clk_dac_s
--------------------------------------------------------------------------------
Slack: 8.597ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CLK_dac_o_OBUF/CLK1
  Logical resource: ODDR2_inst/CK1
  Location pin: OLOGIC_X2Y62.CLK1
  Clock network: clk_dac_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "U1/clkout0" derived from  NET 
"U1/clkin1" PERIOD = 10 ns HIGH 50%; 
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5652 paths analyzed, 2052 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.386ns.
--------------------------------------------------------------------------------

Paths for end point U3/start_byte_read (SLICE_X15Y39.A4), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/read_state_FSM_FFd2_1 (FF)
  Destination:          U3/start_byte_read (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.271ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.230 - 0.250)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/read_state_FSM_FFd2_1 to U3/start_byte_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y39.DQ      Tcko                  0.447   U2/read_state_FSM_FFd2_1
                                                       U2/read_state_FSM_FFd2_1
    SLICE_X19Y41.B4      net (fanout=2)        0.925   U2/read_state_FSM_FFd2_1
    SLICE_X19Y41.B       Tilo                  0.259   U3/D_mem_o<11>
                                                       D_io_s<0>LogicTrst11
    SLICE_X15Y43.D2      net (fanout=14)       0.920   D_io_s<0>LogicTrst1
    SLICE_X15Y43.D       Tilo                  0.259   D_io_s<7>
                                                       D_io_s<7>LogicTrst1
    SLICE_X21Y42.A3      net (fanout=7)        0.816   D_io_s<7>
    SLICE_X21Y42.A       Tilo                  0.259   U3/Top_State_FSM_FFd2
                                                       U3/_n0454_inv11
    SLICE_X15Y39.A4      net (fanout=3)        1.064   U3/_n0454_inv1
    SLICE_X15Y39.CLK     Tas                   0.322   U3/start_byte_read
                                                       U3/start_byte_read_rstpot
                                                       U3/start_byte_read
    -------------------------------------------------  ---------------------------
    Total                                      5.271ns (1.546ns logic, 3.725ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/read_state_FSM_FFd2_1 (FF)
  Destination:          U3/start_byte_read (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.987ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.230 - 0.250)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/read_state_FSM_FFd2_1 to U3/start_byte_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y39.DQ      Tcko                  0.447   U2/read_state_FSM_FFd2_1
                                                       U2/read_state_FSM_FFd2_1
    SLICE_X18Y41.A4      net (fanout=2)        0.837   U2/read_state_FSM_FFd2_1
    SLICE_X18Y41.A       Tilo                  0.205   U2/read_state_FSM_FFd1_1
                                                       D_io_s<0>LogicTrst11_1
    SLICE_X20Y43.A4      net (fanout=6)        1.027   D_io_s<0>LogicTrst111
    SLICE_X20Y43.A       Tilo                  0.203   U3/temp_buf_2_bytes<12>
                                                       D_io_s<3>LogicTrst1
    SLICE_X21Y42.A1      net (fanout=9)        0.623   D_io_s<3>
    SLICE_X21Y42.A       Tilo                  0.259   U3/Top_State_FSM_FFd2
                                                       U3/_n0454_inv11
    SLICE_X15Y39.A4      net (fanout=3)        1.064   U3/_n0454_inv1
    SLICE_X15Y39.CLK     Tas                   0.322   U3/start_byte_read
                                                       U3/start_byte_read_rstpot
                                                       U3/start_byte_read
    -------------------------------------------------  ---------------------------
    Total                                      4.987ns (1.436ns logic, 3.551ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/Sub_State_FSM_FFd3 (FF)
  Destination:          U3/start_byte_read (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.947ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.230 - 0.250)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/Sub_State_FSM_FFd3 to U3/start_byte_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.447   U3/Sub_State_FSM_FFd2
                                                       U3/Sub_State_FSM_FFd3
    SLICE_X15Y43.A3      net (fanout=17)       0.688   U3/Sub_State_FSM_FFd3
    SLICE_X15Y43.A       Tilo                  0.259   D_io_s<7>
                                                       U3/Mmux_Sub_State[2]_Top_State[3]_mux_76_OUT111_2
    SLICE_X21Y41.C4      net (fanout=6)        1.180   U3/Mmux_Sub_State[2]_Top_State[3]_mux_76_OUT1111
    SLICE_X21Y41.C       Tilo                  0.259   U3/temp_buf_2_bytes<6>
                                                       D_io_s<6>LogicTrst1
    SLICE_X21Y42.A4      net (fanout=6)        0.469   D_io_s<6>
    SLICE_X21Y42.A       Tilo                  0.259   U3/Top_State_FSM_FFd2
                                                       U3/_n0454_inv11
    SLICE_X15Y39.A4      net (fanout=3)        1.064   U3/_n0454_inv1
    SLICE_X15Y39.CLK     Tas                   0.322   U3/start_byte_read
                                                       U3/start_byte_read_rstpot
                                                       U3/start_byte_read
    -------------------------------------------------  ---------------------------
    Total                                      4.947ns (1.546ns logic, 3.401ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y2.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/wr_addr_s_12 (FF)
  Destination:          U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.948ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.660 - 0.617)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/wr_addr_s_12 to U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y40.AQ      Tcko                  0.408   U5/wr_addr_s<14>
                                                       U5/wr_addr_s_12
    RAMB16_X1Y2.ADDRA12  net (fanout=18)       4.190   U5/wr_addr_s<12>
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.350   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.948ns (0.758ns logic, 4.190ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point U3/nb_byte_6 (SLICE_X16Y43.A5), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/Sub_State_FSM_FFd3 (FF)
  Destination:          U3/nb_byte_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.875ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.150 - 0.157)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/Sub_State_FSM_FFd3 to U3/nb_byte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.447   U3/Sub_State_FSM_FFd2
                                                       U3/Sub_State_FSM_FFd3
    SLICE_X15Y43.A3      net (fanout=17)       0.688   U3/Sub_State_FSM_FFd3
    SLICE_X15Y43.A       Tilo                  0.259   D_io_s<7>
                                                       U3/Mmux_Sub_State[2]_Top_State[3]_mux_76_OUT111_2
    SLICE_X20Y42.A2      net (fanout=6)        1.468   U3/Mmux_Sub_State[2]_Top_State[3]_mux_76_OUT1111
    SLICE_X20Y42.A       Tilo                  0.203   U3/temp_buf_2_bytes<14>
                                                       D_io_s<5>LogicTrst1
    SLICE_X16Y43.B2      net (fanout=7)        1.096   D_io_s<5>
    SLICE_X16Y43.B       Tilo                  0.203   U3/nb_byte<7>
                                                       U3/Mmux_Sub_State[2]_nb_byte[7]_wide_mux_63_OUT_rs_xor<6>11_SW0
    SLICE_X16Y43.A5      net (fanout=1)        0.222   N42
    SLICE_X16Y43.CLK     Tas                   0.289   U3/nb_byte<7>
                                                       U3/Mmux_Sub_State[2]_nb_byte[7]_wide_mux_63_OUT_rs_xor<6>11
                                                       U3/nb_byte_6
    -------------------------------------------------  ---------------------------
    Total                                      4.875ns (1.401ns logic, 3.474ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/Sub_State_FSM_FFd2_1 (FF)
  Destination:          U3/nb_byte_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.594ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.238 - 0.249)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/Sub_State_FSM_FFd2_1 to U3/nb_byte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.DQ      Tcko                  0.408   U3/Sub_State_FSM_FFd2_1
                                                       U3/Sub_State_FSM_FFd2_1
    SLICE_X15Y43.A4      net (fanout=3)        0.446   U3/Sub_State_FSM_FFd2_1
    SLICE_X15Y43.A       Tilo                  0.259   D_io_s<7>
                                                       U3/Mmux_Sub_State[2]_Top_State[3]_mux_76_OUT111_2
    SLICE_X20Y42.A2      net (fanout=6)        1.468   U3/Mmux_Sub_State[2]_Top_State[3]_mux_76_OUT1111
    SLICE_X20Y42.A       Tilo                  0.203   U3/temp_buf_2_bytes<14>
                                                       D_io_s<5>LogicTrst1
    SLICE_X16Y43.B2      net (fanout=7)        1.096   D_io_s<5>
    SLICE_X16Y43.B       Tilo                  0.203   U3/nb_byte<7>
                                                       U3/Mmux_Sub_State[2]_nb_byte[7]_wide_mux_63_OUT_rs_xor<6>11_SW0
    SLICE_X16Y43.A5      net (fanout=1)        0.222   N42
    SLICE_X16Y43.CLK     Tas                   0.289   U3/nb_byte<7>
                                                       U3/Mmux_Sub_State[2]_nb_byte[7]_wide_mux_63_OUT_rs_xor<6>11
                                                       U3/nb_byte_6
    -------------------------------------------------  ---------------------------
    Total                                      4.594ns (1.362ns logic, 3.232ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/read_state_FSM_FFd2_1 (FF)
  Destination:          U3/nb_byte_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.478ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.238 - 0.250)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/read_state_FSM_FFd2_1 to U3/nb_byte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y39.DQ      Tcko                  0.447   U2/read_state_FSM_FFd2_1
                                                       U2/read_state_FSM_FFd2_1
    SLICE_X19Y41.B4      net (fanout=2)        0.925   U2/read_state_FSM_FFd2_1
    SLICE_X19Y41.B       Tilo                  0.259   U3/D_mem_o<11>
                                                       D_io_s<0>LogicTrst11
    SLICE_X20Y42.A5      net (fanout=14)       0.834   D_io_s<0>LogicTrst1
    SLICE_X20Y42.A       Tilo                  0.203   U3/temp_buf_2_bytes<14>
                                                       D_io_s<5>LogicTrst1
    SLICE_X16Y43.B2      net (fanout=7)        1.096   D_io_s<5>
    SLICE_X16Y43.B       Tilo                  0.203   U3/nb_byte<7>
                                                       U3/Mmux_Sub_State[2]_nb_byte[7]_wide_mux_63_OUT_rs_xor<6>11_SW0
    SLICE_X16Y43.A5      net (fanout=1)        0.222   N42
    SLICE_X16Y43.CLK     Tas                   0.289   U3/nb_byte<7>
                                                       U3/Mmux_Sub_State[2]_nb_byte[7]_wide_mux_63_OUT_rs_xor<6>11
                                                       U3/nb_byte_6
    -------------------------------------------------  ---------------------------
    Total                                      4.478ns (1.401ns logic, 3.077ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "U1/clkout0" derived from
 NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;

--------------------------------------------------------------------------------

Paths for end point U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y18.DIA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/D_SRAM_o_s_12 (FF)
  Destination:          U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.070 - 0.063)
  Source Clock:         DCM_CLK_s rising at 10.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/D_SRAM_o_s_12 to U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y38.AQ      Tcko                  0.198   U5/D_SRAM_o_s<13>
                                                       U5/D_SRAM_o_s_12
    RAMB16_X1Y18.DIA7    net (fanout=16)       0.267   U5/D_SRAM_o_s<12>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.145ns logic, 0.267ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y16.ADDRB3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/read_addr_s_0 (FF)
  Destination:          U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.077 - 0.066)
  Source Clock:         DCM_CLK_s rising at 10.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/read_addr_s_0 to U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.AQ      Tcko                  0.198   U5/read_addr_s<3>
                                                       U5/read_addr_s_0
    RAMB16_X1Y16.ADDRB3  net (fanout=28)       0.286   U5/read_addr_s<0>
    RAMB16_X1Y16.CLKB    Trckc_ADDRB (-Th)     0.066   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.132ns logic, 0.286ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y18.ADDRB13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/read_addr_s_10 (FF)
  Destination:          U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.070 - 0.061)
  Source Clock:         DCM_CLK_s rising at 10.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/read_addr_s_10 to U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.198   U5/read_addr_s<11>
                                                       U5/read_addr_s_10
    RAMB16_X1Y18.ADDRB13 net (fanout=28)       0.289   U5/read_addr_s<10>
    RAMB16_X1Y18.CLKB    Trckc_ADDRB (-Th)     0.066   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.132ns logic, 0.289ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "U1/clkout0" derived from
 NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;

--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: DCM_CLK_s
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y18.CLKB
  Clock network: DCM_CLK_s
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: DCM_CLK_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "CLK_dac_o" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for U1/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|U1/clkin1                      |     10.000ns|      3.334ns|      5.386ns|            0|            0|            0|         5652|
| U1/clkout1                    |     10.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| U1/clkout0                    |     10.000ns|      5.386ns|          N/A|            0|            0|         5652|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_i          |    5.386|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5652 paths, 0 nets, and 2660 connections

Design statistics:
   Minimum period:   5.386ns{1}   (Maximum frequency: 185.667MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 21 12:15:37 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



