# RISC_V_MYTH
About Summary of the RISC-V based MYTH workshop organized by VSD and Redwood EDA, including daily coding tasks from C to TL-Verilog and final CPU design.

#contents of workshop

# RISC_V_MYTH

Summary of the RISC-V based MYTH workshop organized by VSD and Redwood EDA, including daily coding tasks from C to TL-Verilog and final CPU design.

## ðŸ“… Workshop Day-wise Index

- [Day 1: Introduction to RISC-V ISA and GNU toolchain](https://github.com/kranthiuppada/RISC_V_MYTH/tree/main/Day_1)
- [Day 2: ABI and Basic Verification Flow](https://github.com/kranthiuppada/RISC_V_MYTH/tree/main/DAY_2)
- [Day 3: Combinational Logic using TL-Verilog and Makerchip](https://github.com/kranthiuppada/RISC_V_MYTH/tree/main/DAY_3)
- [Day 4: Basic RISC-V CPU Micro-architecture](https://github.com/kranthiuppada/RISC_V_MYTH/tree/main/DAY_4)
- [Day 5: Pipelined RISC-V CPU Implementation](https://github.com/kranthiuppada/RISC_V_MYTH/tree/main/DAY_5)
