<h1 id="InterfaceCLK-javascriptparameters:">javascript parameters:</h1><pre>{ &quot;name&quot;: &quot;a_string&quot;, </pre><pre>  &quot;direction&quot; : &quot;master&quot; or &quot;slave&quot;, </pre><pre>  &quot;blkClkGateOn&quot; : true or false, // Block receiving clock interface 2nd level clock gate enable. </pre><pre>  &quot;parameter&quot; : {&quot;wTestEn&quot; : 0 or 1,</pre><pre>                 &quot;wClkEn&quot; : 0 or 1, </pre><pre>                 &quot;wEdgeEn&quot; : 0 or 1,</pre><pre>                 &quot;wPreEdgeEn&quot; : 0 or 1,</pre><pre>                 &quot;wRetRst&quot; : 0 or 1},</pre><pre>  &quot;interface&quot;: &quot;InterfaceCLK&quot;<br/>}</pre><h1 id="InterfaceCLK-I/O:">I/O:</h1><pre>output clk;</pre><pre>output reset_n;</pre><pre>if (wTestEn !== undefined &amp;&amp; wTestEn === 1) output test_en;</pre><pre>if (wClkEn !== undefined &amp;&amp; wClkEn === 1) output clk_en; </pre><pre>if (wEdgeEn !== undefined &amp;&amp; wEdgeEn === 1) output edge_en;</pre><pre>if (wPreEdgeEn !== undefined &amp;&amp; wEdgeEn === 1) output pre_edge_en;</pre><pre>if (wRetRst !== undefined &amp;&amp; wRetRst === 1) output retention_reset_n; </pre><h1 id="InterfaceCLK-Description:">Description:</h1><p>Standard Clock Interface</p><p>The signals are used as follows:</p><p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16168894/ClockGateSignals.svg?api=v2"></span></p><p> </p><p>pre_edge_en is used when having problems meeting timing with edge_en. If detected in an interface, logic will pass pre_edge_en through a flipflop to generate edge_en. If both signals exist, logic will give preference to pre_edge_en.</p>