
////----------------------------------------------------------------------
//// This file has been automatically generated by
//// VerifStudio Software Version 0.23_Beta, Accelver Systems Inc.
//// Any modifications that you make to this file may be
//// overwritten by the tool when regenerating the files. 
////----------------------------------------------------------------------

module reset_generator #(parameter int POWER_ON_DELAY = 'd1, bit POLARITY = 'd1)(input clk_in, output logic rst_out);

    initial
    begin
    
        if(POLARITY == 'd1)
        begin
            rst_out = 'd1;
            repeat(POWER_ON_DELAY)
            @(posedge clk_in);
            rst_out = 'd0;
        end
        else if(POLARITY == 'd0)
        begin
            rst_out = 'd0;
            repeat(POWER_ON_DELAY)
            @(posedge clk_in);
            rst_out = 'd1;
        end
    end

endmodule : reset_generator 
