Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/gp2mv3/Programmation/Quartus/uCOS_accel/my_nios.qsys --block-symbol-file --output-directory=/home/gp2mv3/Programmation/Quartus/uCOS_accel/my_nios --family="Cyclone 10 LP" --part=10CL025YU256C8G
Progress: Loading uCOS_accel/my_nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding i2c_0 [altera_avalon_i2c 20.1]
Progress: Parameterizing module i2c_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_1
Progress: Adding spi_0 [altera_avalon_spi 20.1]
Progress: Parameterizing module spi_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: my_nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: my_nios.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: my_nios.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: my_nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: my_nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gp2mv3/Programmation/Quartus/uCOS_accel/my_nios.qsys --synthesis=VERILOG --output-directory=/home/gp2mv3/Programmation/Quartus/uCOS_accel/my_nios/synthesis --family="Cyclone 10 LP" --part=10CL025YU256C8G
Progress: Loading uCOS_accel/my_nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding i2c_0 [altera_avalon_i2c 20.1]
Progress: Parameterizing module i2c_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_1
Progress: Adding spi_0 [altera_avalon_spi 20.1]
Progress: Parameterizing module spi_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: my_nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: my_nios.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: my_nios.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: my_nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: my_nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: my_nios: Generating my_nios "my_nios" for QUARTUS_SYNTH
Info: i2c_0: "my_nios" instantiated altera_avalon_i2c "i2c_0"
Info: jtag_uart_0: Starting RTL generation for module 'my_nios_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/gp2mv3/Applications/Quartus/quartus/linux64/perl/bin/perl -I /home/gp2mv3/Applications/Quartus/quartus/linux64/perl/lib -I /home/gp2mv3/Applications/Quartus/quartus/sopc_builder/bin/europa -I /home/gp2mv3/Applications/Quartus/quartus/sopc_builder/bin -I /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=my_nios_jtag_uart_0 --dir=/tmp/alt8561_5072539042626377443.dir/0003_jtag_uart_0_gen/ --quartus_dir=/home/gp2mv3/Applications/Quartus/quartus --verilog --config=/tmp/alt8561_5072539042626377443.dir/0003_jtag_uart_0_gen//my_nios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'my_nios_jtag_uart_0'
Info: jtag_uart_0: "my_nios" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: new_sdram_controller_0: Starting RTL generation for module 'my_nios_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec /home/gp2mv3/Applications/Quartus/quartus/linux64/perl/bin/perl -I /home/gp2mv3/Applications/Quartus/quartus/linux64/perl/lib -I /home/gp2mv3/Applications/Quartus/quartus/sopc_builder/bin/europa -I /home/gp2mv3/Applications/Quartus/quartus/sopc_builder/bin -I /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=my_nios_new_sdram_controller_0 --dir=/tmp/alt8561_5072539042626377443.dir/0004_new_sdram_controller_0_gen/ --quartus_dir=/home/gp2mv3/Applications/Quartus/quartus --verilog --config=/tmp/alt8561_5072539042626377443.dir/0004_new_sdram_controller_0_gen//my_nios_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'my_nios_new_sdram_controller_0'
Info: new_sdram_controller_0: "my_nios" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: nios2_gen2_0: "my_nios" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'my_nios_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/gp2mv3/Applications/Quartus/quartus/linux64/perl/bin/perl -I /home/gp2mv3/Applications/Quartus/quartus/linux64/perl/lib -I /home/gp2mv3/Applications/Quartus/quartus/sopc_builder/bin/europa -I /home/gp2mv3/Applications/Quartus/quartus/sopc_builder/bin -I /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=my_nios_onchip_memory2_0 --dir=/tmp/alt8561_5072539042626377443.dir/0005_onchip_memory2_0_gen/ --quartus_dir=/home/gp2mv3/Applications/Quartus/quartus --verilog --config=/tmp/alt8561_5072539042626377443.dir/0005_onchip_memory2_0_gen//my_nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'my_nios_onchip_memory2_0'
Info: onchip_memory2_0: "my_nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'my_nios_pio_0'
Info: pio_0:   Generation command is [exec /home/gp2mv3/Applications/Quartus/quartus/linux64/perl/bin/perl -I /home/gp2mv3/Applications/Quartus/quartus/linux64/perl/lib -I /home/gp2mv3/Applications/Quartus/quartus/sopc_builder/bin/europa -I /home/gp2mv3/Applications/Quartus/quartus/sopc_builder/bin -I /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=my_nios_pio_0 --dir=/tmp/alt8561_5072539042626377443.dir/0006_pio_0_gen/ --quartus_dir=/home/gp2mv3/Applications/Quartus/quartus --verilog --config=/tmp/alt8561_5072539042626377443.dir/0006_pio_0_gen//my_nios_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'my_nios_pio_0'
Info: pio_0: "my_nios" instantiated altera_avalon_pio "pio_0"
Info: pio_1: Starting RTL generation for module 'my_nios_pio_1'
Info: pio_1:   Generation command is [exec /home/gp2mv3/Applications/Quartus/quartus/linux64/perl/bin/perl -I /home/gp2mv3/Applications/Quartus/quartus/linux64/perl/lib -I /home/gp2mv3/Applications/Quartus/quartus/sopc_builder/bin/europa -I /home/gp2mv3/Applications/Quartus/quartus/sopc_builder/bin -I /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=my_nios_pio_1 --dir=/tmp/alt8561_5072539042626377443.dir/0007_pio_1_gen/ --quartus_dir=/home/gp2mv3/Applications/Quartus/quartus --verilog --config=/tmp/alt8561_5072539042626377443.dir/0007_pio_1_gen//my_nios_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'my_nios_pio_1'
Info: pio_1: "my_nios" instantiated altera_avalon_pio "pio_1"
Info: spi_0: Starting RTL generation for module 'my_nios_spi_0'
Info: spi_0:   Generation command is [exec /home/gp2mv3/Applications/Quartus/quartus/linux64/perl/bin/perl -I /home/gp2mv3/Applications/Quartus/quartus/linux64/perl/lib -I /home/gp2mv3/Applications/Quartus/quartus/sopc_builder/bin/europa -I /home/gp2mv3/Applications/Quartus/quartus/sopc_builder/bin -I /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=my_nios_spi_0 --dir=/tmp/alt8561_5072539042626377443.dir/0008_spi_0_gen/ --quartus_dir=/home/gp2mv3/Applications/Quartus/quartus --verilog --config=/tmp/alt8561_5072539042626377443.dir/0008_spi_0_gen//my_nios_spi_0_component_configuration.pl  --do_build_sim=0  ]
Info: spi_0: Done RTL generation for module 'my_nios_spi_0'
Info: spi_0: "my_nios" instantiated altera_avalon_spi "spi_0"
Info: sysid_qsys_0: "my_nios" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'my_nios_timer_0'
Info: timer_0:   Generation command is [exec /home/gp2mv3/Applications/Quartus/quartus/linux64//perl/bin/perl -I /home/gp2mv3/Applications/Quartus/quartus/linux64//perl/lib -I /home/gp2mv3/Applications/Quartus/quartus/sopc_builder/bin/europa -I /home/gp2mv3/Applications/Quartus/quartus/sopc_builder/bin -I /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=my_nios_timer_0 --dir=/tmp/alt8561_5072539042626377443.dir/0010_timer_0_gen/ --quartus_dir=/home/gp2mv3/Applications/Quartus/quartus --verilog --config=/tmp/alt8561_5072539042626377443.dir/0010_timer_0_gen//my_nios_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'my_nios_timer_0'
Info: timer_0: "my_nios" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "my_nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "my_nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "my_nios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'my_nios_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/gp2mv3/Applications/Quartus/quartus/linux64//perl/bin/perl -I /home/gp2mv3/Applications/Quartus/quartus/linux64//perl/lib -I /home/gp2mv3/Applications/Quartus/quartus/sopc_builder/bin/europa -I /home/gp2mv3/Applications/Quartus/quartus/sopc_builder/bin -I /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/gp2mv3/Applications/Quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=my_nios_nios2_gen2_0_cpu --dir=/tmp/alt8561_5072539042626377443.dir/0013_cpu_gen/ --quartus_bindir=/home/gp2mv3/Applications/Quartus/quartus/linux64/ --verilog --config=/tmp/alt8561_5072539042626377443.dir/0013_cpu_gen//my_nios_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.10.26 17:50:29 (*) Starting Nios II generation
Info: cpu: # 2020.10.26 17:50:29 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.10.26 17:50:29 (*)   Creating all objects for CPU
Info: cpu: # 2020.10.26 17:50:30 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.10.26 17:50:30 (*)   Creating plain-text RTL
Info: cpu: # 2020.10.26 17:50:30 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'my_nios_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: new_sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "new_sdram_controller_0_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file /home/gp2mv3/Programmation/Quartus/uCOS_accel/my_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/gp2mv3/Programmation/Quartus/uCOS_accel/my_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/gp2mv3/Programmation/Quartus/uCOS_accel/my_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: new_sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "new_sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file /home/gp2mv3/Programmation/Quartus/uCOS_accel/my_nios/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/gp2mv3/Programmation/Quartus/uCOS_accel/my_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_007: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_007"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_007" instantiated error_adapter "error_adapter_0"
Info: my_nios: Done "my_nios" with 38 modules, 69 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
