{"sections":[],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Clock","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Clock\/Equatable-Implementations"]]},"metadata":{"role":"symbol","externalID":"s:SQsE2neoiySbx_xtFZ::SYNTHESIZED::s:12VHDLMachines5ClockV","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"!="},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"preciseIdentifier":"s:Sb","kind":"typeIdentifier","text":"Bool"}],"roleHeading":"Operator","symbolKind":"op","extendedModule":"Swift","title":"!=(_:_:)","modules":[{"name":"VHDLMachines","relatedModules":["Swift"]}]},"kind":"symbol","schemaVersion":{"patch":0,"minor":3,"major":0},"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"!="},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"internalParam","text":"lhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"kind":"internalParam","text":"rhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"languages":["swift"],"platforms":["Linux"]}],"kind":"declarations"}],"abstract":[{"type":"text","text":"Inherited from "},{"code":"Equatable.!=(_:_:)","type":"codeVoice"},{"text":".","type":"text"}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/clock\/!=(_:_:)"]}],"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Clock\/!=(_:_:)","interfaceLanguage":"swift"},"references":{"doc://VHDLMachines/documentation/VHDLMachines/Clock/Equatable-Implementations":{"kind":"article","abstract":[],"title":"Equatable Implementations","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Clock\/Equatable-Implementations","url":"\/documentation\/vhdlmachines\/clock\/equatable-implementations","role":"collectionGroup"},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/Clock":{"title":"Clock","url":"\/documentation\/vhdlmachines\/clock","abstract":[{"text":"A clock represents an oscillating signal with a constant frequency\/period.","type":"text"}],"role":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Clock","kind":"identifier"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Clock","kind":"symbol","navigatorTitle":[{"text":"Clock","kind":"identifier"}]},"doc://VHDLMachines/documentation/VHDLMachines/Clock/!=(_:_:)":{"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"!="},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"url":"\/documentation\/vhdlmachines\/clock\/!=(_:_:)","kind":"symbol","role":"symbol","title":"!=(_:_:)","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Clock\/!=(_:_:)","abstract":[],"type":"topic"}}}