#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Aug  2 10:01:21 2020
# Process ID: 8736
# Current directory: C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10108 C:\Vivado\NEXYS 4 DDR_Project\OV7670_VGA\OV7670_VGA_RGB\project_1.xpr
# Log file: C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/vivado.log
# Journal file: C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'D:/OV7670_VGA/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_hw
WARNING: [HDL 9-3756] overwriting previous definition of module 'CLK' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/synth/CLK.v:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'DPRAM' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/synth/DPRAM.v:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'CLK' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/sim/CLK.v:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'DPRAM' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/sim/DPRAM.v:13]
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E573A
set_property PROGRAM.FILE {C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.runs/impl_1/OV7670_VGA_TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.runs/impl_1/OV7670_VGA_TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Aug  2 10:02:40 2020] Launched synth_1...
Run output will be captured here: C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.runs/synth_1/runme.log
[Sun Aug  2 10:02:40 2020] Launched impl_1...
Run output will be captured here: C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 282 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 2744.758 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 2744.758 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2744.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2872.723 ; gain = 989.711
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E573A
set_property PROGRAM.FILE {C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.runs/impl_1/OV7670_VGA_TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.runs/impl_1/OV7670_VGA_TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
place_ports {R[0]} A3
set_property target_constrs_file {C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/constrs_1/new/pinset.xdc} [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2959.730 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Aug  2 10:09:30 2020] Launched impl_1...
Run output will be captured here: C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Aug  2 10:15:24 2020] Launched impl_1...
Run output will be captured here: C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E573A
set_property PROGRAM.FILE {C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.runs/impl_1/OV7670_VGA_TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.runs/impl_1/OV7670_VGA_TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: OV7670_VGA_TOP
CRITICAL WARNING: [filemgmt 20-1741] File 'DPRAM.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* DPRAM (C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/hdl/DPRAM.v)
* DPRAM (C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/synth/DPRAM.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'CLK.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* CLK (C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/hdl/CLK.v)
* CLK (C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/synth/CLK.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
WARNING: [Synth 8-2490] overwriting previous definition of module DPRAM [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/synth/DPRAM.v:13]
WARNING: [Synth 8-2490] overwriting previous definition of module CLK [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/synth/CLK.v:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3032.668 ; gain = 69.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OV7670_VGA_TOP' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/OV7670_TOP.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_convert' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/clock_convert.v:10]
INFO: [Synth 8-6157] synthesizing module 'CLK_wrapper' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/imports/hdl/CLK_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'CLK' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/synth/CLK.v:13]
INFO: [Synth 8-6157] synthesizing module 'CLK_clk_wiz_0_0' [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/ip/CLK_clk_wiz_0_0/CLK_clk_wiz_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'CLK_clk_wiz_0_0_clk_wiz' [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/ip/CLK_clk_wiz_0_0/CLK_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 33 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 33 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 4 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'CLK_clk_wiz_0_0_clk_wiz' (4#1) [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/ip/CLK_clk_wiz_0_0/CLK_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'CLK_clk_wiz_0_0' (5#1) [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/ip/CLK_clk_wiz_0_0/CLK_clk_wiz_0_0.v:70]
INFO: [Synth 8-6155] done synthesizing module 'CLK' (6#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/synth/CLK.v:13]
INFO: [Synth 8-6155] done synthesizing module 'CLK_wrapper' (7#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/imports/hdl/CLK_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'clock_convert' (8#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/clock_convert.v:10]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/debounce.v:9]
	Parameter INIT bound to: 32'sb00000000100110001001011010000000 
	Parameter OVF bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (9#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/debounce.v:9]
INFO: [Synth 8-6157] synthesizing module 'cfg_ov7670' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/cfg_ov.v:18]
	Parameter par_camera_address bound to: 8'b01000010 
WARNING: [Synth 8-2898] ignoring pullup [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/cfg_ov.v:33]
INFO: [Synth 8-6157] synthesizing module 'cfg_reg' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/cfg_regs.v:12]
	Parameter LEN bound to: 122 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cfg_reg' (10#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/cfg_regs.v:12]
INFO: [Synth 8-6157] synthesizing module 'SCCB_sender' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/sccb_sender.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/sccb_sender.v:180]
WARNING: [Synth 8-6014] Unused sequential element idr_reg was removed.  [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/sccb_sender.v:78]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/sccb_sender.v:79]
WARNING: [Synth 8-6014] Unused sequential element val_reg was removed.  [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/sccb_sender.v:80]
WARNING: [Synth 8-6014] Unused sequential element SIOD_DAT_reg was removed.  [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/sccb_sender.v:128]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_sender' (11#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/sccb_sender.v:51]
INFO: [Synth 8-6155] done synthesizing module 'cfg_ov7670' (12#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/cfg_ov.v:18]
INFO: [Synth 8-6157] synthesizing module 'OV7670_CAPTURE' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/CAPTURE.v:16]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_CAPTURE' (13#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/CAPTURE.v:16]
INFO: [Synth 8-6157] synthesizing module 'vga_dpram' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/vga_dpram.v:17]
INFO: [Synth 8-6157] synthesizing module 'DPRAM_wrapper' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/imports/hdl/DPRAM_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'DPRAM' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/synth/DPRAM.v:13]
INFO: [Synth 8-638] synthesizing module 'DPRAM_blk_mem_gen_0_0' [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/ip/DPRAM_blk_mem_gen_0_0/synth/DPRAM_blk_mem_gen_0_0.vhd:73]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 307200 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 307200 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 307200 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 307200 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 103 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     16.887376 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/ipshared/37c2/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/ip/DPRAM_blk_mem_gen_0_0/synth/DPRAM_blk_mem_gen_0_0.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'DPRAM_blk_mem_gen_0_0' (24#1) [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/ip/DPRAM_blk_mem_gen_0_0/synth/DPRAM_blk_mem_gen_0_0.vhd:73]
INFO: [Synth 8-6155] done synthesizing module 'DPRAM' (25#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/synth/DPRAM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'DPRAM_wrapper' (26#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/imports/hdl/DPRAM_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_dpram' (27#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/vga_dpram.v:17]
INFO: [Synth 8-6157] synthesizing module 'my_vga_syn' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/my_vga_syn.v:17]
INFO: [Synth 8-6155] done synthesizing module 'my_vga_syn' (28#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/my_vga_syn.v:17]
WARNING: [Synth 8-689] width (19) of port connection 'pixel_addr' does not match port width (32) of module 'my_vga_syn' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/OV7670_TOP.v:81]
WARNING: [Synth 8-350] instance 'I_VGA' of module 'my_vga_syn' requires 12 connections, but only 11 given [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/OV7670_TOP.v:78]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_VGA_TOP' (29#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/OV7670_TOP.v:3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[18]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1535]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1534]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1533]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1532]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1531]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1530]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1529]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1528]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1527]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1526]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1525]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1524]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1523]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1522]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1521]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1520]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1519]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1518]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1517]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1516]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1515]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1514]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1513]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1512]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1511]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1510]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1509]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1508]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1507]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1506]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1505]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1504]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1503]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1502]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1501]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1500]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1499]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1498]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1497]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1496]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1495]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1494]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1493]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1492]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1491]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1490]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1489]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1488]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1487]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1486]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1485]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1484]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1483]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1482]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1481]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1480]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1479]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1478]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1477]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1476]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1475]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1474]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1473]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1472]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1471]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1470]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1469]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1468]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1467]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1466]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1465]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1464]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1463]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1462]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1461]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1460]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1459]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 3329.793 ; gain = 366.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 3329.793 ; gain = 366.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 3329.793 ; gain = 366.156
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/ip/CLK_clk_wiz_0_0/CLK_clk_wiz_0_0_board.xdc] for cell 'CLK/CLK_CVT/CLK_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/ip/CLK_clk_wiz_0_0/CLK_clk_wiz_0_0_board.xdc] for cell 'CLK/CLK_CVT/CLK_i/clk_wiz_0/inst'
Parsing XDC File [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/ip/CLK_clk_wiz_0_0/CLK_clk_wiz_0_0.xdc] for cell 'CLK/CLK_CVT/CLK_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/ip/CLK_clk_wiz_0_0/CLK_clk_wiz_0_0.xdc] for cell 'CLK/CLK_CVT/CLK_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/ip/CLK_clk_wiz_0_0/CLK_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OV7670_VGA_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OV7670_VGA_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3453.078 ; gain = 0.000
Parsing XDC File [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/constrs_1/new/pinset.xdc]
WARNING: [Vivado 12-507] No nets matched 'OV7670_PCLK_IBUF'. [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/constrs_1/new/pinset.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/constrs_1/new/pinset.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/constrs_1/new/pinset.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3453.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:11 ; elapsed = 00:02:11 . Memory (MB): peak = 3453.078 ; gain = 489.441
49 Infos, 110 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:11 ; elapsed = 00:02:11 . Memory (MB): peak = 3453.078 ; gain = 489.441
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6E573A
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug  2 14:52:19 2020...
