# Design-of-Logarithmic-Adder-using-Brent-Kung-Architecture
Designed a synthesizable 16-bit Brent Kung Adder in VERILOG and verified the design operation with
a testbench by giving various test vectors in ModelSim .Waveform is displayed in waveform.png
and RTL image is shown in RTL.png
