Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jun  3 13:47:54 2024
| Host         : Magic running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Controller_timing_summary_routed.rpt -pb Controller_timing_summary_routed.pb -rpx Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     3           
TIMING-18  Warning           Missing input or output delay   37          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (20)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (14)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: divider/clk_d_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/inst_counter/oCount_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/inst_counter/oCount_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/inst_counter/oCount_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/inst_counter/oCount_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/inst_counter/oCount_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/inst_counter/oCount_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/inst_counter/oCount_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/inst_counter/oCount_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/inst_counter/oCount_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/inst_counter/oCount_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/inst_counter/oCount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.364        0.000                      0                 1219        0.065        0.000                      0                 1219        4.500        0.000                       0                   531  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.364        0.000                      0                 1219        0.065        0.000                      0                 1219        4.500        0.000                       0                   531  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 fsm/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/array_reg[8][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.654ns  (logic 2.023ns (20.956%)  route 7.631ns (79.044%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.627     5.229    fsm/clk_IBUF_BUFG
    SLICE_X12Y111        FDRE                                         r  fsm/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.518     5.747 r  fsm/j_reg[0]/Q
                         net (fo=104, routed)         0.908     6.656    fsm/j[0]
    SLICE_X14Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  fsm/array[2][15]_i_48/O
                         net (fo=64, routed)          1.323     8.103    fsm/array[2][15]_i_48_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.124     8.227 r  fsm/array[2][8]_i_7/O
                         net (fo=1, routed)           0.954     9.181    fsm/array[2][8]_i_7_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I4_O)        0.124     9.305 r  fsm/array[2][8]_i_2/O
                         net (fo=18, routed)          1.011    10.316    fsm/array[2][8]_i_2_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I2_O)        0.124    10.440 r  fsm/i[31]_i_14/O
                         net (fo=1, routed)           0.000    10.440    fsm/i[31]_i_14_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.953 r  fsm/i_reg[31]_i_3/CO[3]
                         net (fo=8, routed)           0.802    11.755    fsm/i2
    SLICE_X8Y104         LUT6 (Prop_lut6_I3_O)        0.124    11.879 r  fsm/array[2][15]_i_7/O
                         net (fo=171, routed)         1.128    13.006    fsm/array[2][15]_i_7_n_0
    SLICE_X6Y97          LUT2 (Prop_lut2_I0_O)        0.124    13.130 r  fsm/array[3][8]_i_2/O
                         net (fo=15, routed)          0.863    13.994    fsm/array[3][8]_i_2_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124    14.118 r  fsm/array[8][8]_i_2/O
                         net (fo=1, routed)           0.641    14.759    fsm/array[8][8]_i_2_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124    14.883 r  fsm/array[8][8]_i_1/O
                         net (fo=1, routed)           0.000    14.883    fsm/array[8][8]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  fsm/array_reg[8][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.603    15.026    fsm/clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  fsm/array_reg[8][8]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X6Y94          FDRE (Setup_fdre_C_D)        0.077    15.247    fsm/array_reg[8][8]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                         -14.883    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 fsm/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/array_reg[10][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.484ns  (logic 2.023ns (21.330%)  route 7.461ns (78.670%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.627     5.229    fsm/clk_IBUF_BUFG
    SLICE_X12Y111        FDRE                                         r  fsm/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.518     5.747 r  fsm/j_reg[0]/Q
                         net (fo=104, routed)         0.908     6.656    fsm/j[0]
    SLICE_X14Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  fsm/array[2][15]_i_48/O
                         net (fo=64, routed)          1.323     8.103    fsm/array[2][15]_i_48_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.124     8.227 r  fsm/array[2][8]_i_7/O
                         net (fo=1, routed)           0.954     9.181    fsm/array[2][8]_i_7_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I4_O)        0.124     9.305 r  fsm/array[2][8]_i_2/O
                         net (fo=18, routed)          1.011    10.316    fsm/array[2][8]_i_2_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I2_O)        0.124    10.440 r  fsm/i[31]_i_14/O
                         net (fo=1, routed)           0.000    10.440    fsm/i[31]_i_14_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.953 r  fsm/i_reg[31]_i_3/CO[3]
                         net (fo=8, routed)           0.802    11.755    fsm/i2
    SLICE_X8Y104         LUT6 (Prop_lut6_I3_O)        0.124    11.879 r  fsm/array[2][15]_i_7/O
                         net (fo=171, routed)         0.872    12.750    fsm/array[2][15]_i_7_n_0
    SLICE_X12Y102        LUT2 (Prop_lut2_I0_O)        0.124    12.874 r  fsm/array[3][3]_i_2/O
                         net (fo=15, routed)          1.098    13.972    fsm/array[3][3]_i_2_n_0
    SLICE_X12Y99         LUT5 (Prop_lut5_I0_O)        0.124    14.096 r  fsm/array[10][3]_i_2/O
                         net (fo=1, routed)           0.493    14.590    fsm/array[10][3]_i_2_n_0
    SLICE_X12Y99         LUT6 (Prop_lut6_I3_O)        0.124    14.714 r  fsm/array[10][3]_i_1/O
                         net (fo=1, routed)           0.000    14.714    fsm/array[10][3]_i_1_n_0
    SLICE_X12Y99         FDRE                                         r  fsm/array_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.525    14.948    fsm/clk_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  fsm/array_reg[10][3]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y99         FDRE (Setup_fdre_C_D)        0.081    15.173    fsm/array_reg[10][3]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -14.714    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 fsm/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/array_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.412ns  (logic 2.023ns (21.495%)  route 7.389ns (78.505%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.627     5.229    fsm/clk_IBUF_BUFG
    SLICE_X12Y111        FDRE                                         r  fsm/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.518     5.747 r  fsm/j_reg[0]/Q
                         net (fo=104, routed)         0.908     6.656    fsm/j[0]
    SLICE_X14Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  fsm/array[2][15]_i_48/O
                         net (fo=64, routed)          1.323     8.103    fsm/array[2][15]_i_48_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.124     8.227 r  fsm/array[2][8]_i_7/O
                         net (fo=1, routed)           0.954     9.181    fsm/array[2][8]_i_7_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I4_O)        0.124     9.305 r  fsm/array[2][8]_i_2/O
                         net (fo=18, routed)          1.011    10.316    fsm/array[2][8]_i_2_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I2_O)        0.124    10.440 r  fsm/i[31]_i_14/O
                         net (fo=1, routed)           0.000    10.440    fsm/i[31]_i_14_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.953 r  fsm/i_reg[31]_i_3/CO[3]
                         net (fo=8, routed)           0.802    11.755    fsm/i2
    SLICE_X8Y104         LUT6 (Prop_lut6_I3_O)        0.124    11.879 r  fsm/array[2][15]_i_7/O
                         net (fo=171, routed)         1.006    12.884    fsm/array[2][15]_i_7_n_0
    SLICE_X10Y100        LUT2 (Prop_lut2_I0_O)        0.124    13.008 r  fsm/array[3][1]_i_2/O
                         net (fo=15, routed)          0.897    13.905    fsm/array[3][1]_i_2_n_0
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.124    14.029 r  fsm/array[5][1]_i_3/O
                         net (fo=1, routed)           0.488    14.517    fsm/array[5][1]_i_3_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I5_O)        0.124    14.641 r  fsm/array[5][1]_i_1/O
                         net (fo=1, routed)           0.000    14.641    fsm/array[5][1]_i_1_n_0
    SLICE_X9Y99          FDRE                                         r  fsm/array_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.525    14.948    fsm/clk_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  fsm/array_reg[5][1]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X9Y99          FDRE (Setup_fdre_C_D)        0.031    15.123    fsm/array_reg[5][1]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -14.641    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 fsm/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/array_reg[12][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.456ns  (logic 2.023ns (21.394%)  route 7.433ns (78.606%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.627     5.229    fsm/clk_IBUF_BUFG
    SLICE_X12Y111        FDRE                                         r  fsm/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.518     5.747 r  fsm/j_reg[0]/Q
                         net (fo=104, routed)         0.908     6.656    fsm/j[0]
    SLICE_X14Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  fsm/array[2][15]_i_48/O
                         net (fo=64, routed)          1.323     8.103    fsm/array[2][15]_i_48_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.124     8.227 r  fsm/array[2][8]_i_7/O
                         net (fo=1, routed)           0.954     9.181    fsm/array[2][8]_i_7_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I4_O)        0.124     9.305 r  fsm/array[2][8]_i_2/O
                         net (fo=18, routed)          1.011    10.316    fsm/array[2][8]_i_2_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I2_O)        0.124    10.440 r  fsm/i[31]_i_14/O
                         net (fo=1, routed)           0.000    10.440    fsm/i[31]_i_14_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.953 r  fsm/i_reg[31]_i_3/CO[3]
                         net (fo=8, routed)           0.802    11.755    fsm/i2
    SLICE_X8Y104         LUT6 (Prop_lut6_I3_O)        0.124    11.879 r  fsm/array[2][15]_i_7/O
                         net (fo=171, routed)         1.006    12.884    fsm/array[2][15]_i_7_n_0
    SLICE_X10Y100        LUT2 (Prop_lut2_I0_O)        0.124    13.008 r  fsm/array[3][1]_i_2/O
                         net (fo=15, routed)          0.977    13.985    fsm/array[3][1]_i_2_n_0
    SLICE_X12Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.109 r  fsm/array[12][1]_i_2/O
                         net (fo=1, routed)           0.452    14.561    fsm/array[12][1]_i_2_n_0
    SLICE_X12Y97         LUT6 (Prop_lut6_I3_O)        0.124    14.685 r  fsm/array[12][1]_i_1/O
                         net (fo=1, routed)           0.000    14.685    fsm/array[12][1]_i_1_n_0
    SLICE_X12Y97         FDRE                                         r  fsm/array_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.525    14.948    fsm/clk_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  fsm/array_reg[12][1]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.077    15.169    fsm/array_reg[12][1]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -14.685    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 fsm/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/array_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 2.023ns (21.511%)  route 7.381ns (78.489%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.627     5.229    fsm/clk_IBUF_BUFG
    SLICE_X12Y111        FDRE                                         r  fsm/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.518     5.747 r  fsm/j_reg[0]/Q
                         net (fo=104, routed)         0.908     6.656    fsm/j[0]
    SLICE_X14Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  fsm/array[2][15]_i_48/O
                         net (fo=64, routed)          1.323     8.103    fsm/array[2][15]_i_48_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.124     8.227 r  fsm/array[2][8]_i_7/O
                         net (fo=1, routed)           0.954     9.181    fsm/array[2][8]_i_7_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I4_O)        0.124     9.305 r  fsm/array[2][8]_i_2/O
                         net (fo=18, routed)          1.011    10.316    fsm/array[2][8]_i_2_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I2_O)        0.124    10.440 r  fsm/i[31]_i_14/O
                         net (fo=1, routed)           0.000    10.440    fsm/i[31]_i_14_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.953 r  fsm/i_reg[31]_i_3/CO[3]
                         net (fo=8, routed)           0.802    11.755    fsm/i2
    SLICE_X8Y104         LUT6 (Prop_lut6_I3_O)        0.124    11.879 r  fsm/array[2][15]_i_7/O
                         net (fo=171, routed)         0.890    12.768    fsm/array[2][15]_i_7_n_0
    SLICE_X11Y97         LUT2 (Prop_lut2_I0_O)        0.124    12.892 r  fsm/array[3][2]_i_2/O
                         net (fo=15, routed)          1.057    13.950    fsm/array[3][2]_i_2_n_0
    SLICE_X13Y93         LUT5 (Prop_lut5_I0_O)        0.124    14.074 r  fsm/array[6][2]_i_2/O
                         net (fo=1, routed)           0.436    14.510    fsm/array[6][2]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I3_O)        0.124    14.634 r  fsm/array[6][2]_i_1/O
                         net (fo=1, routed)           0.000    14.634    fsm/array[6][2]_i_1_n_0
    SLICE_X13Y92         FDRE                                         r  fsm/array_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.523    14.946    fsm/clk_IBUF_BUFG
    SLICE_X13Y92         FDRE                                         r  fsm/array_reg[6][2]/C
                         clock pessimism              0.180    15.126    
                         clock uncertainty           -0.035    15.090    
    SLICE_X13Y92         FDRE (Setup_fdre_C_D)        0.029    15.119    fsm/array_reg[6][2]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -14.634    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 fsm/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/array_reg[3][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 1.899ns (20.625%)  route 7.308ns (79.375%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.627     5.229    fsm/clk_IBUF_BUFG
    SLICE_X12Y111        FDRE                                         r  fsm/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.518     5.747 r  fsm/j_reg[0]/Q
                         net (fo=104, routed)         0.908     6.656    fsm/j[0]
    SLICE_X14Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  fsm/array[2][15]_i_48/O
                         net (fo=64, routed)          1.323     8.103    fsm/array[2][15]_i_48_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.124     8.227 r  fsm/array[2][8]_i_7/O
                         net (fo=1, routed)           0.954     9.181    fsm/array[2][8]_i_7_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I4_O)        0.124     9.305 r  fsm/array[2][8]_i_2/O
                         net (fo=18, routed)          1.011    10.316    fsm/array[2][8]_i_2_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I2_O)        0.124    10.440 r  fsm/i[31]_i_14/O
                         net (fo=1, routed)           0.000    10.440    fsm/i[31]_i_14_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.953 r  fsm/i_reg[31]_i_3/CO[3]
                         net (fo=8, routed)           0.927    11.880    fsm/i2
    SLICE_X9Y107         LUT3 (Prop_lut3_I1_O)        0.124    12.004 r  fsm/array[2][15]_i_5/O
                         net (fo=14, routed)          0.632    12.636    fsm/array[2][15]_i_5_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I5_O)        0.124    12.760 f  fsm/array[3][15]_i_4/O
                         net (fo=1, routed)           0.263    13.023    fsm/array[3][15]_i_4_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I2_O)        0.124    13.147 r  fsm/array[3][15]_i_1/O
                         net (fo=16, routed)          1.290    14.436    fsm/array[3][15]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  fsm/array_reg[3][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.603    15.026    fsm/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  fsm/array_reg[3][7]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X5Y93          FDRE (Setup_fdre_C_CE)      -0.205    14.965    fsm/array_reg[3][7]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -14.436    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 fsm/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/array_reg[3][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 1.899ns (20.625%)  route 7.308ns (79.375%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.627     5.229    fsm/clk_IBUF_BUFG
    SLICE_X12Y111        FDRE                                         r  fsm/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.518     5.747 r  fsm/j_reg[0]/Q
                         net (fo=104, routed)         0.908     6.656    fsm/j[0]
    SLICE_X14Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  fsm/array[2][15]_i_48/O
                         net (fo=64, routed)          1.323     8.103    fsm/array[2][15]_i_48_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.124     8.227 r  fsm/array[2][8]_i_7/O
                         net (fo=1, routed)           0.954     9.181    fsm/array[2][8]_i_7_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I4_O)        0.124     9.305 r  fsm/array[2][8]_i_2/O
                         net (fo=18, routed)          1.011    10.316    fsm/array[2][8]_i_2_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I2_O)        0.124    10.440 r  fsm/i[31]_i_14/O
                         net (fo=1, routed)           0.000    10.440    fsm/i[31]_i_14_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.953 r  fsm/i_reg[31]_i_3/CO[3]
                         net (fo=8, routed)           0.927    11.880    fsm/i2
    SLICE_X9Y107         LUT3 (Prop_lut3_I1_O)        0.124    12.004 r  fsm/array[2][15]_i_5/O
                         net (fo=14, routed)          0.632    12.636    fsm/array[2][15]_i_5_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I5_O)        0.124    12.760 f  fsm/array[3][15]_i_4/O
                         net (fo=1, routed)           0.263    13.023    fsm/array[3][15]_i_4_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I2_O)        0.124    13.147 r  fsm/array[3][15]_i_1/O
                         net (fo=16, routed)          1.290    14.436    fsm/array[3][15]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  fsm/array_reg[3][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.603    15.026    fsm/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  fsm/array_reg[3][8]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X5Y93          FDRE (Setup_fdre_C_CE)      -0.205    14.965    fsm/array_reg[3][8]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -14.436    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 fsm/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/array_reg[3][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 1.899ns (20.904%)  route 7.185ns (79.096%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.627     5.229    fsm/clk_IBUF_BUFG
    SLICE_X12Y111        FDRE                                         r  fsm/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.518     5.747 r  fsm/j_reg[0]/Q
                         net (fo=104, routed)         0.908     6.656    fsm/j[0]
    SLICE_X14Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  fsm/array[2][15]_i_48/O
                         net (fo=64, routed)          1.323     8.103    fsm/array[2][15]_i_48_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.124     8.227 r  fsm/array[2][8]_i_7/O
                         net (fo=1, routed)           0.954     9.181    fsm/array[2][8]_i_7_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I4_O)        0.124     9.305 r  fsm/array[2][8]_i_2/O
                         net (fo=18, routed)          1.011    10.316    fsm/array[2][8]_i_2_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I2_O)        0.124    10.440 r  fsm/i[31]_i_14/O
                         net (fo=1, routed)           0.000    10.440    fsm/i[31]_i_14_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.953 r  fsm/i_reg[31]_i_3/CO[3]
                         net (fo=8, routed)           0.927    11.880    fsm/i2
    SLICE_X9Y107         LUT3 (Prop_lut3_I1_O)        0.124    12.004 r  fsm/array[2][15]_i_5/O
                         net (fo=14, routed)          0.632    12.636    fsm/array[2][15]_i_5_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I5_O)        0.124    12.760 f  fsm/array[3][15]_i_4/O
                         net (fo=1, routed)           0.263    13.023    fsm/array[3][15]_i_4_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I2_O)        0.124    13.147 r  fsm/array[3][15]_i_1/O
                         net (fo=16, routed)          1.167    14.314    fsm/array[3][15]_i_1_n_0
    SLICE_X15Y93         FDRE                                         r  fsm/array_reg[3][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.524    14.947    fsm/clk_IBUF_BUFG
    SLICE_X15Y93         FDRE                                         r  fsm/array_reg[3][2]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.205    14.886    fsm/array_reg[3][2]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -14.314    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 fsm/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/array_reg[3][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.197ns  (logic 1.899ns (20.648%)  route 7.298ns (79.352%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.627     5.229    fsm/clk_IBUF_BUFG
    SLICE_X12Y111        FDRE                                         r  fsm/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.518     5.747 r  fsm/j_reg[0]/Q
                         net (fo=104, routed)         0.908     6.656    fsm/j[0]
    SLICE_X14Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  fsm/array[2][15]_i_48/O
                         net (fo=64, routed)          1.323     8.103    fsm/array[2][15]_i_48_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.124     8.227 r  fsm/array[2][8]_i_7/O
                         net (fo=1, routed)           0.954     9.181    fsm/array[2][8]_i_7_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I4_O)        0.124     9.305 r  fsm/array[2][8]_i_2/O
                         net (fo=18, routed)          1.011    10.316    fsm/array[2][8]_i_2_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I2_O)        0.124    10.440 r  fsm/i[31]_i_14/O
                         net (fo=1, routed)           0.000    10.440    fsm/i[31]_i_14_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.953 r  fsm/i_reg[31]_i_3/CO[3]
                         net (fo=8, routed)           0.927    11.880    fsm/i2
    SLICE_X9Y107         LUT3 (Prop_lut3_I1_O)        0.124    12.004 r  fsm/array[2][15]_i_5/O
                         net (fo=14, routed)          0.632    12.636    fsm/array[2][15]_i_5_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I5_O)        0.124    12.760 f  fsm/array[3][15]_i_4/O
                         net (fo=1, routed)           0.263    13.023    fsm/array[3][15]_i_4_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I2_O)        0.124    13.147 r  fsm/array[3][15]_i_1/O
                         net (fo=16, routed)          1.280    14.426    fsm/array[3][15]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  fsm/array_reg[3][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.605    15.028    fsm/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  fsm/array_reg[3][6]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X2Y94          FDRE (Setup_fdre_C_CE)      -0.169    15.003    fsm/array_reg[3][6]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -14.426    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 fsm/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/array_reg[3][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 1.899ns (20.798%)  route 7.232ns (79.202%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.627     5.229    fsm/clk_IBUF_BUFG
    SLICE_X12Y111        FDRE                                         r  fsm/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.518     5.747 r  fsm/j_reg[0]/Q
                         net (fo=104, routed)         0.908     6.656    fsm/j[0]
    SLICE_X14Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  fsm/array[2][15]_i_48/O
                         net (fo=64, routed)          1.323     8.103    fsm/array[2][15]_i_48_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.124     8.227 r  fsm/array[2][8]_i_7/O
                         net (fo=1, routed)           0.954     9.181    fsm/array[2][8]_i_7_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I4_O)        0.124     9.305 r  fsm/array[2][8]_i_2/O
                         net (fo=18, routed)          1.011    10.316    fsm/array[2][8]_i_2_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I2_O)        0.124    10.440 r  fsm/i[31]_i_14/O
                         net (fo=1, routed)           0.000    10.440    fsm/i[31]_i_14_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.953 r  fsm/i_reg[31]_i_3/CO[3]
                         net (fo=8, routed)           0.927    11.880    fsm/i2
    SLICE_X9Y107         LUT3 (Prop_lut3_I1_O)        0.124    12.004 r  fsm/array[2][15]_i_5/O
                         net (fo=14, routed)          0.632    12.636    fsm/array[2][15]_i_5_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I5_O)        0.124    12.760 f  fsm/array[3][15]_i_4/O
                         net (fo=1, routed)           0.263    13.023    fsm/array[3][15]_i_4_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I2_O)        0.124    13.147 r  fsm/array[3][15]_i_1/O
                         net (fo=16, routed)          1.213    14.360    fsm/array[3][15]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  fsm/array_reg[3][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.606    15.029    fsm/clk_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  fsm/array_reg[3][5]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.968    fsm/array_reg[3][5]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -14.360    
  -------------------------------------------------------------------
                         slack                                  0.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 second_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (44.023%)  route 0.237ns (55.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  second_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  second_reg[8]/Q
                         net (fo=1, routed)           0.237     1.902    fsm/NUMBER_reg[15][8]
    SLICE_X3Y106         LUT5 (Prop_lut5_I1_O)        0.045     1.947 r  fsm/NUMBER[8]_i_1/O
                         net (fo=1, routed)           0.000     1.947    NUMBER[8]
    SLICE_X3Y106         FDRE                                         r  NUMBER_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.871     2.036    clk_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  NUMBER_reg[8]/C
                         clock pessimism             -0.245     1.790    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.092     1.882    NUMBER_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbncBtnL/cnter/oCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbncBtnL/OUT_SIGNAL_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.559     1.478    dbncBtnL/cnter/clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  dbncBtnL/cnter/oCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dbncBtnL/cnter/oCount_reg[6]/Q
                         net (fo=4, routed)           0.099     1.719    dbncBtnL/cnter/oCount_reg_n_0_[6]
    SLICE_X10Y127        LUT5 (Prop_lut5_I2_O)        0.048     1.767 r  dbncBtnL/cnter/OUT_SIGNAL_reg_i_1__1/O
                         net (fo=1, routed)           0.000     1.767    dbncBtnL/cnter_n_0
    SLICE_X10Y127        FDRE                                         r  dbncBtnL/OUT_SIGNAL_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.827     1.992    dbncBtnL/clk_IBUF_BUFG
    SLICE_X10Y127        FDRE                                         r  dbncBtnL/OUT_SIGNAL_reg_reg/C
                         clock pessimism             -0.500     1.491    
    SLICE_X10Y127        FDRE (Hold_fdre_C_D)         0.131     1.622    dbncBtnL/OUT_SIGNAL_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbncBtnIn/cnter/oCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbncBtnIn/OUT_SIGNAL_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.556     1.475    dbncBtnIn/cnter/clk_IBUF_BUFG
    SLICE_X13Y124        FDRE                                         r  dbncBtnIn/cnter/oCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dbncBtnIn/cnter/oCount_reg[6]/Q
                         net (fo=4, routed)           0.099     1.716    dbncBtnIn/cnter/oCount_reg_n_0_[6]
    SLICE_X12Y124        LUT5 (Prop_lut5_I2_O)        0.048     1.764 r  dbncBtnIn/cnter/OUT_SIGNAL_reg_i_1/O
                         net (fo=1, routed)           0.000     1.764    dbncBtnIn/cnter_n_0
    SLICE_X12Y124        FDRE                                         r  dbncBtnIn/OUT_SIGNAL_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.824     1.989    dbncBtnIn/clk_IBUF_BUFG
    SLICE_X12Y124        FDRE                                         r  dbncBtnIn/OUT_SIGNAL_reg_reg/C
                         clock pessimism             -0.500     1.488    
    SLICE_X12Y124        FDRE (Hold_fdre_C_D)         0.131     1.619    dbncBtnIn/OUT_SIGNAL_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dbncBtnL/cnter/oCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbncBtnL/OUT_SIGNAL_ENABLE_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.559     1.478    dbncBtnL/cnter/clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  dbncBtnL/cnter/oCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dbncBtnL/cnter/oCount_reg[6]/Q
                         net (fo=4, routed)           0.099     1.719    dbncBtnL/cnter/oCount_reg_n_0_[6]
    SLICE_X10Y127        LUT4 (Prop_lut4_I2_O)        0.045     1.764 r  dbncBtnL/cnter/OUT_SIGNAL_ENABLE_reg_i_1__1/O
                         net (fo=1, routed)           0.000     1.764    dbncBtnL/OUT_SIGNAL_ENABLE_reg0
    SLICE_X10Y127        FDRE                                         r  dbncBtnL/OUT_SIGNAL_ENABLE_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.827     1.992    dbncBtnL/clk_IBUF_BUFG
    SLICE_X10Y127        FDRE                                         r  dbncBtnL/OUT_SIGNAL_ENABLE_reg_reg/C
                         clock pessimism             -0.500     1.491    
    SLICE_X10Y127        FDRE (Hold_fdre_C_D)         0.120     1.611    dbncBtnL/OUT_SIGNAL_ENABLE_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dbncBtnIn/cnter/oCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbncBtnIn/OUT_SIGNAL_ENABLE_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.556     1.475    dbncBtnIn/cnter/clk_IBUF_BUFG
    SLICE_X13Y124        FDRE                                         r  dbncBtnIn/cnter/oCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dbncBtnIn/cnter/oCount_reg[6]/Q
                         net (fo=4, routed)           0.099     1.716    dbncBtnIn/cnter/oCount_reg_n_0_[6]
    SLICE_X12Y124        LUT4 (Prop_lut4_I2_O)        0.045     1.761 r  dbncBtnIn/cnter/OUT_SIGNAL_ENABLE_reg_i_1/O
                         net (fo=1, routed)           0.000     1.761    dbncBtnIn/OUT_SIGNAL_ENABLE_reg0
    SLICE_X12Y124        FDRE                                         r  dbncBtnIn/OUT_SIGNAL_ENABLE_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.824     1.989    dbncBtnIn/clk_IBUF_BUFG
    SLICE_X12Y124        FDRE                                         r  dbncBtnIn/OUT_SIGNAL_ENABLE_reg_reg/C
                         clock pessimism             -0.500     1.488    
    SLICE_X12Y124        FDRE (Hold_fdre_C_D)         0.120     1.608    dbncBtnIn/OUT_SIGNAL_ENABLE_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 fsm/array_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.231ns (41.463%)  route 0.326ns (58.537%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.576     1.495    fsm/clk_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  fsm/array_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  fsm/array_reg[2][1]/Q
                         net (fo=4, routed)           0.186     1.822    fsm/fsmOut[33]
    SLICE_X10Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.867 r  fsm/first[1]_i_2/O
                         net (fo=1, routed)           0.140     2.007    fsm/first[1]_i_2_n_0
    SLICE_X10Y100        LUT6 (Prop_lut6_I0_O)        0.045     2.052 r  fsm/first[1]_i_1/O
                         net (fo=1, routed)           0.000     2.052    fsm_n_52
    SLICE_X10Y100        FDRE                                         r  first_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.841     2.006    clk_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  first_reg[1]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.120     1.880    first_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dbncBtnL/cnter/oCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbncBtnL/cnter/oCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.559     1.478    dbncBtnL/cnter/clk_IBUF_BUFG
    SLICE_X11Y128        FDRE                                         r  dbncBtnL/cnter/oCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dbncBtnL/cnter/oCount_reg[0]/Q
                         net (fo=7, routed)           0.132     1.751    dbncBtnL/cnter/oCount_reg_n_0_[0]
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.048     1.799 r  dbncBtnL/cnter/oCount[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.799    dbncBtnL/cnter/oCount[2]_i_1__2_n_0
    SLICE_X10Y128        FDRE                                         r  dbncBtnL/cnter/oCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.828     1.993    dbncBtnL/cnter/clk_IBUF_BUFG
    SLICE_X10Y128        FDRE                                         r  dbncBtnL/cnter/oCount_reg[2]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X10Y128        FDRE (Hold_fdre_C_D)         0.131     1.622    dbncBtnL/cnter/oCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dbncBtnIn/cnter/oCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbncBtnIn/cnter/oCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.556     1.475    dbncBtnIn/cnter/clk_IBUF_BUFG
    SLICE_X13Y125        FDRE                                         r  dbncBtnIn/cnter/oCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dbncBtnIn/cnter/oCount_reg[0]/Q
                         net (fo=7, routed)           0.132     1.748    dbncBtnIn/cnter/oCount_reg_n_0_[0]
    SLICE_X12Y125        LUT3 (Prop_lut3_I1_O)        0.048     1.796 r  dbncBtnIn/cnter/oCount[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.796    dbncBtnIn/cnter/oCount[2]
    SLICE_X12Y125        FDRE                                         r  dbncBtnIn/cnter/oCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.824     1.989    dbncBtnIn/cnter/clk_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  dbncBtnIn/cnter/oCount_reg[2]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X12Y125        FDRE (Hold_fdre_C_D)         0.131     1.619    dbncBtnIn/cnter/oCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 first_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.209ns (39.165%)  route 0.325ns (60.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  first_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  first_reg[9]/Q
                         net (fo=1, routed)           0.325     2.013    fsm/NUMBER_reg[31][9]
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.045     2.058 r  fsm/NUMBER[25]_i_1/O
                         net (fo=1, routed)           0.000     2.058    NUMBER[25]
    SLICE_X1Y107         FDRE                                         r  NUMBER_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  NUMBER_reg[25]/C
                         clock pessimism             -0.245     1.789    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.092     1.881    NUMBER_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 dbncBtnIn/cnter/oCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbncBtnIn/cnter/oCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.556     1.475    dbncBtnIn/cnter/clk_IBUF_BUFG
    SLICE_X13Y125        FDRE                                         r  dbncBtnIn/cnter/oCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dbncBtnIn/cnter/oCount_reg[0]/Q
                         net (fo=7, routed)           0.136     1.752    dbncBtnIn/cnter/oCount_reg_n_0_[0]
    SLICE_X12Y125        LUT5 (Prop_lut5_I2_O)        0.048     1.800 r  dbncBtnIn/cnter/oCount[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    dbncBtnIn/cnter/oCount[4]
    SLICE_X12Y125        FDRE                                         r  dbncBtnIn/cnter/oCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.824     1.989    dbncBtnIn/cnter/clk_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  dbncBtnIn/cnter/oCount_reg[4]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X12Y125        FDRE (Hold_fdre_C_D)         0.131     1.619    dbncBtnIn/cnter/oCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    AN_MASK_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109    AN_MASK_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y112    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y112    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y107    NUMBER_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    NUMBER_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    NUMBER_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y107    NUMBER_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y106    NUMBER_reg[13]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    AN_MASK_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    AN_MASK_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109    AN_MASK_reg[7]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109    AN_MASK_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y107    NUMBER_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y107    NUMBER_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    AN_MASK_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    AN_MASK_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109    AN_MASK_reg[7]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109    AN_MASK_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y107    NUMBER_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y107    NUMBER_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led/digit_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.895ns  (logic 4.259ns (43.045%)  route 5.636ns (56.955%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  led/digit_counter_reg_reg[1]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led/digit_counter_reg_reg[1]/Q
                         net (fo=18, routed)          0.856     1.312    led/digit_counter_reg[1]
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.436 r  led/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.195     2.630    led/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I5_O)        0.124     2.754 r  led/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.586     6.340    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.895 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.895    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.875ns  (logic 4.281ns (43.351%)  route 5.594ns (56.649%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  led/digit_counter_reg_reg[1]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led/digit_counter_reg_reg[1]/Q
                         net (fo=18, routed)          0.856     1.312    led/digit_counter_reg[1]
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.436 r  led/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.192     2.628    led/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I2_O)        0.124     2.752 r  led/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.547     6.298    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.875 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.875    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.783ns  (logic 4.730ns (48.348%)  route 5.053ns (51.652%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  led/digit_counter_reg_reg[2]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  led/digit_counter_reg_reg[2]/Q
                         net (fo=19, routed)          0.710     1.129    led/digit_counter_reg[2]
    SLICE_X4Y108         MUXF7 (Prop_muxf7_S_O)       0.451     1.580 r  led/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.017     2.597    led/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.299     2.896 r  led/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.326     6.222    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.783 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.783    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.521ns  (logic 4.630ns (48.624%)  route 4.892ns (51.376%))
  Logic Levels:           5  (FDRE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  led/digit_counter_reg_reg[0]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led/digit_counter_reg_reg[0]/Q
                         net (fo=19, routed)          0.891     1.347    led/digit_counter_reg[0]
    SLICE_X1Y106         LUT6 (Prop_lut6_I4_O)        0.124     1.471 f  led/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.471    led/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y106         MUXF7 (Prop_muxf7_I1_O)      0.217     1.688 f  led/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.051     2.739    led/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I4_O)        0.299     3.038 r  led/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.950     5.988    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.521 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.521    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.968ns  (logic 4.472ns (49.859%)  route 4.497ns (50.142%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  led/digit_counter_reg_reg[2]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  led/digit_counter_reg_reg[2]/Q
                         net (fo=19, routed)          0.887     1.306    led/digit_counter_reg[2]
    SLICE_X0Y109         LUT4 (Prop_lut4_I3_O)        0.327     1.633 r  led/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.610     5.243    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726     8.968 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.968    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.859ns  (logic 4.241ns (47.875%)  route 4.618ns (52.125%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  led/digit_counter_reg_reg[1]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led/digit_counter_reg_reg[1]/Q
                         net (fo=18, routed)          0.856     1.312    led/digit_counter_reg[1]
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.436 r  led/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.396     2.832    led/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.124     2.956 r  led/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.366     5.322    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.859 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.859    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.767ns  (logic 4.292ns (48.960%)  route 4.475ns (51.040%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  led/digit_counter_reg_reg[2]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  led/digit_counter_reg_reg[2]/Q
                         net (fo=19, routed)          0.887     1.306    led/digit_counter_reg[2]
    SLICE_X0Y109         LUT4 (Prop_lut4_I0_O)        0.299     1.605 r  led/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.587     5.193    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.767 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.767    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.599ns  (logic 4.366ns (50.777%)  route 4.233ns (49.223%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  led/digit_counter_reg_reg[1]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  led/digit_counter_reg_reg[1]/Q
                         net (fo=18, routed)          1.034     1.490    led/digit_counter_reg[1]
    SLICE_X0Y109         LUT4 (Prop_lut4_I2_O)        0.154     1.644 r  led/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.199     4.843    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.756     8.599 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.599    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.409ns  (logic 4.589ns (54.575%)  route 3.820ns (45.425%))
  Logic Levels:           5  (FDRE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  led/digit_counter_reg_reg[0]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led/digit_counter_reg_reg[0]/Q
                         net (fo=19, routed)          0.891     1.347    led/digit_counter_reg[0]
    SLICE_X1Y106         LUT6 (Prop_lut6_I4_O)        0.124     1.471 r  led/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.471    led/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y106         MUXF7 (Prop_muxf7_I1_O)      0.217     1.688 r  led/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.056     2.744    led/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I5_O)        0.299     3.043 r  led/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.873     4.916    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.409 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.409    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.346ns  (logic 4.503ns (53.950%)  route 3.843ns (46.050%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  led/digit_counter_reg_reg[2]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  led/digit_counter_reg_reg[2]/Q
                         net (fo=19, routed)          0.925     1.344    led/digit_counter_reg[2]
    SLICE_X0Y109         LUT4 (Prop_lut4_I2_O)        0.324     1.668 r  led/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.919     4.586    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760     8.346 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.346    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider/clk_d_reg/G
                            (positive level-sensitive latch)
  Destination:            divider/clk_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.223ns (55.997%)  route 0.175ns (44.003%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         LDCE                         0.000     0.000 r  divider/clk_d_reg/G
    SLICE_X2Y123         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  divider/clk_d_reg/Q
                         net (fo=4, routed)           0.175     0.353    divider/clk_d
    SLICE_X2Y123         LUT1 (Prop_lut1_I0_O)        0.045     0.398 r  divider/clk_d_reg_i_1/O
                         net (fo=1, routed)           0.000     0.398    divider/clk_d_reg_i_1_n_0
    SLICE_X2Y123         LDCE                                         r  divider/clk_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led/digit_counter_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.183ns (44.659%)  route 0.227ns (55.341%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  led/digit_counter_reg_reg[1]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led/digit_counter_reg_reg[1]/Q
                         net (fo=18, routed)          0.227     0.368    led/digit_counter_reg[1]
    SLICE_X1Y108         LUT4 (Prop_lut4_I1_O)        0.042     0.410 r  led/digit_counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.410    led/digit_counter_reg[2]_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  led/digit_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led/digit_counter_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.186ns (45.061%)  route 0.227ns (54.939%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  led/digit_counter_reg_reg[1]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led/digit_counter_reg_reg[1]/Q
                         net (fo=18, routed)          0.227     0.368    led/digit_counter_reg[1]
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.045     0.413 r  led/digit_counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.413    led/digit_counter_reg[1]_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  led/digit_counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led/digit_counter_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.186ns (38.187%)  route 0.301ns (61.813%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  led/digit_counter_reg_reg[0]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  led/digit_counter_reg_reg[0]/Q
                         net (fo=19, routed)          0.301     0.442    led/digit_counter_reg[0]
    SLICE_X1Y108         LUT2 (Prop_lut2_I0_O)        0.045     0.487 r  led/digit_counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.487    led/digit_counter_reg[0]_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  led/digit_counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.463ns (68.186%)  route 0.683ns (31.814%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  led/digit_counter_reg_reg[2]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  led/digit_counter_reg_reg[2]/Q
                         net (fo=19, routed)          0.285     0.413    led/digit_counter_reg[2]
    SLICE_X1Y106         LUT4 (Prop_lut4_I2_O)        0.099     0.512 r  led/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.398     0.910    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     2.146 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.146    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.529ns (70.283%)  route 0.647ns (29.717%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  led/digit_counter_reg_reg[2]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  led/digit_counter_reg_reg[2]/Q
                         net (fo=19, routed)          0.285     0.413    led/digit_counter_reg[2]
    SLICE_X1Y106         LUT4 (Prop_lut4_I2_O)        0.098     0.511 r  led/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.362     0.873    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.303     2.176 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.176    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.439ns (65.912%)  route 0.744ns (34.088%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  led/digit_counter_reg_reg[0]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  led/digit_counter_reg_reg[0]/Q
                         net (fo=19, routed)          0.391     0.532    led/digit_counter_reg[0]
    SLICE_X0Y109         LUT4 (Prop_lut4_I1_O)        0.045     0.577 r  led/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.353     0.930    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     2.183 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.183    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.478ns (65.961%)  route 0.763ns (34.039%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  led/digit_counter_reg_reg[2]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  led/digit_counter_reg_reg[2]/Q
                         net (fo=19, routed)          0.301     0.429    led/digit_counter_reg[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.099     0.528 r  led/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.462     0.990    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.241 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.241    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.421ns (61.052%)  route 0.907ns (38.948%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  led/digit_counter_reg_reg[2]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  led/digit_counter_reg_reg[2]/Q
                         net (fo=19, routed)          0.501     0.629    led/digit_counter_reg[2]
    SLICE_X0Y107         LUT6 (Prop_lut6_I1_O)        0.099     0.728 r  led/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.406     1.134    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.328 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.328    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/digit_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.546ns  (logic 1.437ns (56.437%)  route 1.109ns (43.563%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  led/digit_counter_reg_reg[0]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led/digit_counter_reg_reg[0]/Q
                         net (fo=19, routed)          0.367     0.508    led/digit_counter_reg[0]
    SLICE_X0Y109         LUT4 (Prop_lut4_I3_O)        0.045     0.553 r  led/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.742     1.295    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.546 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.546    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 NUMBER_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.051ns  (logic 4.651ns (46.277%)  route 5.400ns (53.723%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  NUMBER_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  NUMBER_reg[29]/Q
                         net (fo=2, routed)           1.136     6.902    led/SEG_OBUF[6]_inst_i_4_0[29]
    SLICE_X1Y106         LUT6 (Prop_lut6_I0_O)        0.124     7.026 r  led/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.026    led/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y106         MUXF7 (Prop_muxf7_I1_O)      0.217     7.243 r  led/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.679     7.922    led/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I2_O)        0.299     8.221 r  led/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.586    11.806    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.362 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.362    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBER_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.042ns  (logic 4.673ns (46.536%)  route 5.369ns (53.464%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  NUMBER_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  NUMBER_reg[29]/Q
                         net (fo=2, routed)           1.136     6.902    led/SEG_OBUF[6]_inst_i_4_0[29]
    SLICE_X1Y106         LUT6 (Prop_lut6_I0_O)        0.124     7.026 r  led/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.026    led/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y106         MUXF7 (Prop_muxf7_I1_O)      0.217     7.243 r  led/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.687     7.929    led/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I5_O)        0.299     8.228 r  led/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.547    11.775    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.352 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.352    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBER_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.965ns  (logic 4.657ns (46.733%)  route 5.308ns (53.267%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  NUMBER_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  NUMBER_reg[29]/Q
                         net (fo=2, routed)           1.136     6.902    led/SEG_OBUF[6]_inst_i_4_0[29]
    SLICE_X1Y106         LUT6 (Prop_lut6_I0_O)        0.124     7.026 r  led/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.026    led/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y106         MUXF7 (Prop_muxf7_I1_O)      0.217     7.243 r  led/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.847     8.090    led/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.299     8.389 r  led/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.326    11.714    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.275 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.275    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBER_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.766ns  (logic 4.630ns (47.404%)  route 5.137ns (52.596%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  NUMBER_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  NUMBER_reg[29]/Q
                         net (fo=2, routed)           1.136     6.902    led/SEG_OBUF[6]_inst_i_4_0[29]
    SLICE_X1Y106         LUT6 (Prop_lut6_I0_O)        0.124     7.026 f  led/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.026    led/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y106         MUXF7 (Prop_muxf7_I1_O)      0.217     7.243 f  led/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.051     8.294    led/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I4_O)        0.299     8.593 r  led/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.950    11.543    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.076 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.076    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBER_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.961ns  (logic 4.633ns (51.707%)  route 4.327ns (48.293%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  NUMBER_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  NUMBER_reg[29]/Q
                         net (fo=2, routed)           1.136     6.902    led/SEG_OBUF[6]_inst_i_4_0[29]
    SLICE_X1Y106         LUT6 (Prop_lut6_I0_O)        0.124     7.026 r  led/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.026    led/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y106         MUXF7 (Prop_muxf7_I1_O)      0.217     7.243 r  led/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.826     8.069    led/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.299     8.368 r  led/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.366    10.734    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.271 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.271    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBER_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.654ns  (logic 4.589ns (53.029%)  route 4.065ns (46.971%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  NUMBER_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  NUMBER_reg[29]/Q
                         net (fo=2, routed)           1.136     6.902    led/SEG_OBUF[6]_inst_i_4_0[29]
    SLICE_X1Y106         LUT6 (Prop_lut6_I0_O)        0.124     7.026 r  led/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.026    led/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y106         MUXF7 (Prop_muxf7_I1_O)      0.217     7.243 r  led/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.056     8.299    led/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I5_O)        0.299     8.598 r  led/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.873    10.471    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.964 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.964    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBER_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.577ns  (logic 4.646ns (54.172%)  route 3.931ns (45.828%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  NUMBER_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  NUMBER_reg[29]/Q
                         net (fo=2, routed)           1.136     6.902    led/SEG_OBUF[6]_inst_i_4_0[29]
    SLICE_X1Y106         LUT6 (Prop_lut6_I0_O)        0.124     7.026 r  led/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.026    led/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y106         MUXF7 (Prop_muxf7_I1_O)      0.217     7.243 r  led/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.779     8.022    led/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I5_O)        0.299     8.321 r  led/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.016    10.337    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.887 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.887    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.257ns  (logic 4.366ns (52.881%)  route 3.891ns (47.119%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.707     5.309    clk_IBUF_BUFG
    SLICE_X1Y109         FDSE                                         r  AN_MASK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDSE (Prop_fdse_C_Q)         0.456     5.765 r  AN_MASK_reg[7]/Q
                         net (fo=6, routed)           0.692     6.457    led/Q[1]
    SLICE_X0Y109         LUT4 (Prop_lut4_I1_O)        0.154     6.611 r  led/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.199     9.810    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.756    13.566 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.566    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.212ns  (logic 4.301ns (52.368%)  route 3.912ns (47.632%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.707     5.309    clk_IBUF_BUFG
    SLICE_X1Y109         FDSE                                         r  AN_MASK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDSE (Prop_fdse_C_Q)         0.456     5.765 r  AN_MASK_reg[7]/Q
                         net (fo=6, routed)           0.302     6.067    led/Q[1]
    SLICE_X0Y109         LUT4 (Prop_lut4_I2_O)        0.119     6.186 r  led/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.610     9.796    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726    13.521 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.521    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.044ns  (logic 4.154ns (51.647%)  route 3.889ns (48.353%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.707     5.309    clk_IBUF_BUFG
    SLICE_X1Y109         FDSE                                         r  AN_MASK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDSE (Prop_fdse_C_Q)         0.456     5.765 r  AN_MASK_reg[7]/Q
                         net (fo=6, routed)           0.302     6.067    led/Q[1]
    SLICE_X0Y109         LUT4 (Prop_lut4_I3_O)        0.124     6.191 r  led/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.587     9.779    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.353 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.353    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbncReset/OUT_SIGNAL_ENABLE_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/digit_counter_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.277ns  (logic 0.186ns (14.568%)  route 1.091ns (85.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.603     1.522    dbncReset/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  dbncReset/OUT_SIGNAL_ENABLE_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  dbncReset/OUT_SIGNAL_ENABLE_reg_reg/Q
                         net (fo=279, routed)         1.091     2.754    led/reset_signal_en
    SLICE_X1Y108         LUT3 (Prop_lut3_I2_O)        0.045     2.799 r  led/digit_counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.799    led/digit_counter_reg[1]_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  led/digit_counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbncReset/OUT_SIGNAL_ENABLE_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/digit_counter_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.278ns  (logic 0.187ns (14.635%)  route 1.091ns (85.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.603     1.522    dbncReset/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  dbncReset/OUT_SIGNAL_ENABLE_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  dbncReset/OUT_SIGNAL_ENABLE_reg_reg/Q
                         net (fo=279, routed)         1.091     2.754    led/reset_signal_en
    SLICE_X1Y108         LUT4 (Prop_lut4_I3_O)        0.046     2.800 r  led/digit_counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.800    led/digit_counter_reg[2]_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  led/digit_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbncReset/OUT_SIGNAL_ENABLE_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/digit_counter_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.300ns  (logic 0.186ns (14.311%)  route 1.114ns (85.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.603     1.522    dbncReset/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  dbncReset/OUT_SIGNAL_ENABLE_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  dbncReset/OUT_SIGNAL_ENABLE_reg_reg/Q
                         net (fo=279, routed)         1.114     2.777    led/reset_signal_en
    SLICE_X1Y108         LUT2 (Prop_lut2_I1_O)        0.045     2.822 r  led/digit_counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.822    led/digit_counter_reg[0]_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  led/digit_counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.439ns (70.543%)  route 0.601ns (29.457%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X1Y109         FDSE                                         r  AN_MASK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDSE (Prop_fdse_C_Q)         0.141     1.657 r  AN_MASK_reg[7]/Q
                         net (fo=6, routed)           0.248     1.905    led/Q[1]
    SLICE_X0Y109         LUT4 (Prop_lut4_I3_O)        0.045     1.950 r  led/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.353     2.303    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.556 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.556    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.463ns (70.203%)  route 0.621ns (29.797%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y106         FDSE                                         r  AN_MASK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDSE (Prop_fdse_C_Q)         0.128     1.645 r  AN_MASK_reg[1]/Q
                         net (fo=2, routed)           0.223     1.869    led/Q[0]
    SLICE_X1Y106         LUT4 (Prop_lut4_I3_O)        0.099     1.968 r  led/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.398     2.366    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.602 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.602    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.528ns (72.318%)  route 0.585ns (27.682%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y106         FDSE                                         r  AN_MASK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDSE (Prop_fdse_C_Q)         0.128     1.645 r  AN_MASK_reg[1]/Q
                         net (fo=2, routed)           0.223     1.869    led/Q[0]
    SLICE_X1Y106         LUT4 (Prop_lut4_I3_O)        0.097     1.966 r  led/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.327    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.303     3.631 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.631    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/R_E_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_E
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.382ns (61.167%)  route 0.878ns (38.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.559     1.478    fsm/clk_IBUF_BUFG
    SLICE_X12Y122        FDRE                                         r  fsm/R_E_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  fsm/R_E_reg/Q
                         net (fo=1, routed)           0.878     2.520    R_E_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.218     3.739 r  R_E_OBUF_inst/O
                         net (fo=0)                   0.000     3.739    R_E
    N15                                                               r  R_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBER_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.553ns (67.006%)  route 0.765ns (32.994%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  NUMBER_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  NUMBER_reg[27]/Q
                         net (fo=2, routed)           0.133     1.789    led/SEG_OBUF[6]_inst_i_4_0[27]
    SLICE_X4Y108         LUT6 (Prop_lut6_I1_O)        0.045     1.834 r  led/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.834    led/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X4Y108         MUXF7 (Prop_muxf7_I1_O)      0.065     1.899 r  led/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.226     2.126    led/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.108     2.234 r  led/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.639    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.834 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.834    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBER_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.482ns (62.183%)  route 0.901ns (37.817%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  NUMBER_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  NUMBER_reg[16]/Q
                         net (fo=2, routed)           0.135     1.791    led/SEG_OBUF[6]_inst_i_4_0[16]
    SLICE_X4Y107         LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  led/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.305     2.141    led/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I4_O)        0.045     2.186 r  led/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.462     2.648    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.899 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.899    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.437ns (59.281%)  route 0.987ns (40.719%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X1Y109         FDSE                                         r  AN_MASK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDSE (Prop_fdse_C_Q)         0.141     1.657 r  AN_MASK_reg[7]/Q
                         net (fo=6, routed)           0.245     1.903    led/Q[1]
    SLICE_X0Y109         LUT4 (Prop_lut4_I1_O)        0.045     1.948 r  led/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.742     2.689    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.940 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.940    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           287 Endpoints
Min Delay           287 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWITCHES[9]
                            (input port)
  Destination:            array_size_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.576ns  (logic 1.882ns (19.653%)  route 7.694ns (80.347%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  SWITCHES[9] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  SWITCHES_IBUF[9]_inst/O
                         net (fo=11, routed)          6.208     7.690    SWITCHES_IBUF[9]
    SLICE_X2Y110         LUT4 (Prop_lut4_I3_O)        0.124     7.814 f  array_size[4]_i_5__0/O
                         net (fo=1, routed)           0.670     8.484    array_size[4]_i_5__0_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I1_O)        0.124     8.608 f  array_size[4]_i_3__0/O
                         net (fo=5, routed)           0.817     9.424    array_size[4]_i_3__0_n_0
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.152     9.576 r  array_size[1]_i_1/O
                         net (fo=1, routed)           0.000     9.576    array_size[1]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  array_size_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.585     5.007    clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  array_size_reg[1]/C

Slack:                    inf
  Source:                 SWITCHES[9]
                            (input port)
  Destination:            array_size_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.558ns  (logic 1.854ns (19.397%)  route 7.704ns (80.603%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SWITCHES[9] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SWITCHES_IBUF[9]_inst/O
                         net (fo=11, routed)          6.208     7.690    SWITCHES_IBUF[9]
    SLICE_X2Y110         LUT4 (Prop_lut4_I3_O)        0.124     7.814 r  array_size[4]_i_5__0/O
                         net (fo=1, routed)           0.670     8.484    array_size[4]_i_5__0_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I1_O)        0.124     8.608 r  array_size[4]_i_3__0/O
                         net (fo=5, routed)           0.827     9.434    array_size[4]_i_3__0_n_0
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.124     9.558 r  array_size[4]_i_2/O
                         net (fo=1, routed)           0.000     9.558    array_size[4]_i_2_n_0
    SLICE_X3Y112         FDRE                                         r  array_size_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.585     5.007    clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  array_size_reg[4]/C

Slack:                    inf
  Source:                 SWITCHES[9]
                            (input port)
  Destination:            array_size_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.548ns  (logic 1.854ns (19.417%)  route 7.694ns (80.583%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  SWITCHES[9] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  SWITCHES_IBUF[9]_inst/O
                         net (fo=11, routed)          6.208     7.690    SWITCHES_IBUF[9]
    SLICE_X2Y110         LUT4 (Prop_lut4_I3_O)        0.124     7.814 f  array_size[4]_i_5__0/O
                         net (fo=1, routed)           0.670     8.484    array_size[4]_i_5__0_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I1_O)        0.124     8.608 f  array_size[4]_i_3__0/O
                         net (fo=5, routed)           0.817     9.424    array_size[4]_i_3__0_n_0
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.124     9.548 r  array_size[0]_i_1/O
                         net (fo=1, routed)           0.000     9.548    array_size[0]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  array_size_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.585     5.007    clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  array_size_reg[0]/C

Slack:                    inf
  Source:                 SWITCHES[9]
                            (input port)
  Destination:            fsm/array_size_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.441ns  (logic 1.730ns (18.325%)  route 7.711ns (81.675%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  SWITCHES[9] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  SWITCHES_IBUF[9]_inst/O
                         net (fo=11, routed)          6.036     7.518    fsm/SWITCHES_IBUF[9]
    SLICE_X7Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.642 f  fsm/array_size[4]_i_5/O
                         net (fo=6, routed)           1.675     9.317    fsm/SWITCHES[13]
    SLICE_X12Y120        LUT6 (Prop_lut6_I4_O)        0.124     9.441 r  fsm/array_size[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.441    fsm/array_size[1]_i_1__0_n_0
    SLICE_X12Y120        FDRE                                         r  fsm/array_size_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.497     4.919    fsm/clk_IBUF_BUFG
    SLICE_X12Y120        FDRE                                         r  fsm/array_size_reg[1]/C

Slack:                    inf
  Source:                 SWITCHES[9]
                            (input port)
  Destination:            fsm/array_size_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.433ns  (logic 1.730ns (18.341%)  route 7.703ns (81.659%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  SWITCHES[9] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  SWITCHES_IBUF[9]_inst/O
                         net (fo=11, routed)          6.036     7.518    fsm/SWITCHES_IBUF[9]
    SLICE_X7Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.642 f  fsm/array_size[4]_i_5/O
                         net (fo=6, routed)           1.667     9.309    fsm/SWITCHES[13]
    SLICE_X12Y120        LUT6 (Prop_lut6_I4_O)        0.124     9.433 r  fsm/array_size[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.433    fsm/array_size[2]_i_1__0_n_0
    SLICE_X12Y120        FDRE                                         r  fsm/array_size_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.497     4.919    fsm/clk_IBUF_BUFG
    SLICE_X12Y120        FDRE                                         r  fsm/array_size_reg[2]/C

Slack:                    inf
  Source:                 SWITCHES[9]
                            (input port)
  Destination:            fsm/R_E_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.393ns  (logic 1.730ns (18.417%)  route 7.663ns (81.583%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SWITCHES[9] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SWITCHES_IBUF[9]_inst/O
                         net (fo=11, routed)          6.036     7.518    fsm/SWITCHES_IBUF[9]
    SLICE_X7Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.642 r  fsm/array_size[4]_i_5/O
                         net (fo=6, routed)           1.627     9.269    dbncBtnIn/R_E_reg_1
    SLICE_X12Y122        LUT6 (Prop_lut6_I4_O)        0.124     9.393 r  dbncBtnIn/R_E_i_2/O
                         net (fo=1, routed)           0.000     9.393    fsm/R_E_reg_0
    SLICE_X12Y122        FDRE                                         r  fsm/R_E_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.494     4.916    fsm/clk_IBUF_BUFG
    SLICE_X12Y122        FDRE                                         r  fsm/R_E_reg/C

Slack:                    inf
  Source:                 SWITCHES[8]
                            (input port)
  Destination:            fsm/array_size_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.232ns  (logic 1.981ns (21.459%)  route 7.251ns (78.541%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SWITCHES[8] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[8]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  SWITCHES_IBUF[8]_inst/O
                         net (fo=10, routed)          5.531     7.028    fsm/SWITCHES_IBUF[8]
    SLICE_X7Y108         LUT4 (Prop_lut4_I1_O)        0.152     7.180 r  fsm/array_size[4]_i_4/O
                         net (fo=6, routed)           1.719     8.900    fsm/SWITCHES[11]
    SLICE_X12Y121        LUT6 (Prop_lut6_I3_O)        0.332     9.232 r  fsm/array_size[4]_i_2__0/O
                         net (fo=1, routed)           0.000     9.232    fsm/array_size[4]_i_2__0_n_0
    SLICE_X12Y121        FDRE                                         r  fsm/array_size_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.496     4.918    fsm/clk_IBUF_BUFG
    SLICE_X12Y121        FDRE                                         r  fsm/array_size_reg[4]/C

Slack:                    inf
  Source:                 SWITCHES[9]
                            (input port)
  Destination:            array_size_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.157ns  (logic 1.854ns (20.246%)  route 7.303ns (79.754%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  SWITCHES[9] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  SWITCHES_IBUF[9]_inst/O
                         net (fo=11, routed)          6.208     7.690    SWITCHES_IBUF[9]
    SLICE_X2Y110         LUT4 (Prop_lut4_I3_O)        0.124     7.814 f  array_size[4]_i_5__0/O
                         net (fo=1, routed)           0.670     8.484    array_size[4]_i_5__0_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I1_O)        0.124     8.608 f  array_size[4]_i_3__0/O
                         net (fo=5, routed)           0.426     9.033    array_size[4]_i_3__0_n_0
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.124     9.157 r  array_size[2]_i_1/O
                         net (fo=1, routed)           0.000     9.157    array_size[2]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  array_size_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.585     5.007    clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  array_size_reg[2]/C

Slack:                    inf
  Source:                 SWITCHES[9]
                            (input port)
  Destination:            array_size_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.152ns  (logic 1.849ns (20.202%)  route 7.303ns (79.798%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  SWITCHES[9] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  SWITCHES_IBUF[9]_inst/O
                         net (fo=11, routed)          6.208     7.690    SWITCHES_IBUF[9]
    SLICE_X2Y110         LUT4 (Prop_lut4_I3_O)        0.124     7.814 f  array_size[4]_i_5__0/O
                         net (fo=1, routed)           0.670     8.484    array_size[4]_i_5__0_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I1_O)        0.124     8.608 f  array_size[4]_i_3__0/O
                         net (fo=5, routed)           0.426     9.033    array_size[4]_i_3__0_n_0
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.119     9.152 r  array_size[3]_i_1/O
                         net (fo=1, routed)           0.000     9.152    array_size[3]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  array_size_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.585     5.007    clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  array_size_reg[3]/C

Slack:                    inf
  Source:                 SWITCHES[9]
                            (input port)
  Destination:            fsm/array_size_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.096ns  (logic 1.730ns (19.020%)  route 7.366ns (80.980%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  SWITCHES[9] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  SWITCHES_IBUF[9]_inst/O
                         net (fo=11, routed)          6.036     7.518    fsm/SWITCHES_IBUF[9]
    SLICE_X7Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.642 f  fsm/array_size[4]_i_5/O
                         net (fo=6, routed)           1.330     8.972    fsm/SWITCHES[13]
    SLICE_X12Y120        LUT6 (Prop_lut6_I4_O)        0.124     9.096 r  fsm/array_size[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.096    fsm/array_size[3]_i_1__0_n_0
    SLICE_X12Y120        FDRE                                         r  fsm/array_size_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.497     4.919    fsm/clk_IBUF_BUFG
    SLICE_X12Y120        FDRE                                         r  fsm/array_size_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            dbncReset/sync_/t1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.254ns (43.312%)  route 0.332ns (56.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           0.332     0.585    dbncReset/sync_/RESET_IBUF
    SLICE_X0Y90          FDRE                                         r  dbncReset/sync_/t1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.876     2.041    dbncReset/sync_/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  dbncReset/sync_/t1_reg/C

Slack:                    inf
  Source:                 SWITCHES[0]
                            (input port)
  Destination:            array_size_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.290ns (36.874%)  route 0.497ns (63.126%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWITCHES[0] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SWITCHES_IBUF[0]_inst/O
                         net (fo=12, routed)          0.497     0.743    SWITCHES_IBUF[0]
    SLICE_X3Y112         LUT2 (Prop_lut2_I0_O)        0.045     0.788 r  array_size[0]_i_1/O
                         net (fo=1, routed)           0.000     0.788    array_size[0]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  array_size_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.867     2.032    clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  array_size_reg[0]/C

Slack:                    inf
  Source:                 SWITCHES[0]
                            (input port)
  Destination:            NUMBER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.290ns (30.899%)  route 0.650ns (69.101%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWITCHES[0] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SWITCHES_IBUF[0]_inst/O
                         net (fo=12, routed)          0.650     0.895    fsm/SWITCHES_IBUF[0]
    SLICE_X6Y107         LUT5 (Prop_lut5_I4_O)        0.045     0.940 r  fsm/NUMBER[0]_i_1/O
                         net (fo=1, routed)           0.000     0.940    NUMBER[0]
    SLICE_X6Y107         FDRE                                         r  NUMBER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.866     2.032    clk_IBUF_BUFG
    SLICE_X6Y107         FDRE                                         r  NUMBER_reg[0]/C

Slack:                    inf
  Source:                 SWITCHES[1]
                            (input port)
  Destination:            fsm/array_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.292ns (28.666%)  route 0.728ns (71.334%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SWITCHES[1] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SWITCHES_IBUF[1]_inst/O
                         net (fo=12, routed)          0.728     0.975    fsm/SWITCHES_IBUF[1]
    SLICE_X10Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.020 r  fsm/array[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.020    fsm/array[0][1]_i_1_n_0
    SLICE_X10Y99         FDRE                                         r  fsm/array_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.847     2.012    fsm/clk_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  fsm/array_reg[0][1]/C

Slack:                    inf
  Source:                 btn_r
                            (input port)
  Destination:            dbncBtnR/sync_/t1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.091ns  (logic 0.235ns (21.579%)  route 0.855ns (78.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btn_r (IN)
                         net (fo=0)                   0.000     0.000    btn_r
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btn_r_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.091    dbncBtnR/sync_/btn_r_IBUF
    SLICE_X4Y127         FDRE                                         r  dbncBtnR/sync_/t1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.854     2.020    dbncBtnR/sync_/clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  dbncBtnR/sync_/t1_reg/C

Slack:                    inf
  Source:                 SWITCHES[7]
                            (input port)
  Destination:            fsm/array_reg[8][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.320ns (28.617%)  route 0.799ns (71.383%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SWITCHES[7] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SWITCHES_IBUF[7]_inst/O
                         net (fo=10, routed)          0.799     1.075    fsm/SWITCHES_IBUF[7]
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.045     1.120 r  fsm/array[8][7]_i_1/O
                         net (fo=1, routed)           0.000     1.120    fsm/array[8][7]_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  fsm/array_reg[8][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.874     2.039    fsm/clk_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  fsm/array_reg[8][7]/C

Slack:                    inf
  Source:                 SWITCHES[1]
                            (input port)
  Destination:            NUMBER_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.292ns (25.670%)  route 0.847ns (74.330%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SWITCHES[1] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SWITCHES_IBUF[1]_inst/O
                         net (fo=12, routed)          0.847     1.094    fsm/SWITCHES_IBUF[1]
    SLICE_X6Y106         LUT5 (Prop_lut5_I4_O)        0.045     1.139 r  fsm/NUMBER[1]_i_1/O
                         net (fo=1, routed)           0.000     1.139    NUMBER[1]
    SLICE_X6Y106         FDRE                                         r  NUMBER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.867     2.033    clk_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  NUMBER_reg[1]/C

Slack:                    inf
  Source:                 SWITCHES[5]
                            (input port)
  Destination:            fsm/array_reg[15][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.355ns (30.666%)  route 0.803ns (69.334%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SWITCHES[5] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SWITCHES_IBUF[5]_inst/O
                         net (fo=10, routed)          0.747     1.012    fsm/SWITCHES_IBUF[5]
    SLICE_X6Y98          LUT6 (Prop_lut6_I4_O)        0.045     1.057 r  fsm/array[15][5]_i_2/O
                         net (fo=1, routed)           0.056     1.113    fsm/array[15][5]_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.045     1.158 r  fsm/array[15][5]_i_1/O
                         net (fo=1, routed)           0.000     1.158    fsm/array[15][5]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  fsm/array_reg[15][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.875     2.040    fsm/clk_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  fsm/array_reg[15][5]/C

Slack:                    inf
  Source:                 SWITCHES[5]
                            (input port)
  Destination:            fsm/array_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.355ns (30.162%)  route 0.822ns (69.838%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SWITCHES[5] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SWITCHES_IBUF[5]_inst/O
                         net (fo=10, routed)          0.590     0.855    fsm/SWITCHES_IBUF[5]
    SLICE_X4Y95          LUT2 (Prop_lut2_I0_O)        0.045     0.900 r  fsm/array[6][5]_i_3/O
                         net (fo=4, routed)           0.232     1.132    fsm/array[6][5]_i_3_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I4_O)        0.045     1.177 r  fsm/array[6][5]_i_1/O
                         net (fo=1, routed)           0.000     1.177    fsm/array[6][5]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  fsm/array_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.874     2.039    fsm/clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  fsm/array_reg[6][5]/C

Slack:                    inf
  Source:                 SWITCHES[11]
                            (input port)
  Destination:            NUMBER_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.315ns (26.402%)  route 0.877ns (73.598%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SWITCHES[11] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  SWITCHES_IBUF[11]_inst/O
                         net (fo=9, routed)           0.877     1.147    fsm/SWITCHES_IBUF[11]
    SLICE_X0Y106         LUT5 (Prop_lut5_I4_O)        0.045     1.192 r  fsm/NUMBER[11]_i_1/O
                         net (fo=1, routed)           0.000     1.192    NUMBER[11]
    SLICE_X0Y106         FDRE                                         r  NUMBER_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  NUMBER_reg[11]/C





