#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001d515f37ca0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001d515f37e30 .scope module, "Processor_tb" "Processor_tb" 3 1;
 .timescale 0 0;
L_000001d515efbde0 .functor BUFZ 32, v000001d515fb7e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d515efbec0 .functor BUFZ 32, v000001d515fb3a40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d515efc4e0 .functor BUFZ 32, L_000001d515fb8dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d515fd2af8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d515fb92c0_0 .net *"_ivl_13", 26 0, L_000001d515fd2af8;  1 drivers
L_000001d515fd2ab0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d515fb7ba0_0 .net *"_ivl_9", 26 0, L_000001d515fd2ab0;  1 drivers
v000001d515fb7a60_0 .var "clk", 0 0;
v000001d515fb8960_0 .net "instruction", 31 0, L_000001d515efc4e0;  1 drivers
v000001d515fb7ec0_0 .net "pc_input", 31 0, L_000001d515efbde0;  1 drivers
v000001d515fb9220_0 .net "pc_output", 31 0, L_000001d515efbec0;  1 drivers
v000001d515fb7f60_0 .net "rs1", 31 0, L_000001d515fb8be0;  1 drivers
v000001d515fb8000_0 .net "rs2", 31 0, L_000001d515fb83c0;  1 drivers
L_000001d515fb8be0 .concat [ 5 27 0 0], L_000001d515fb8aa0, L_000001d515fd2ab0;
L_000001d515fb83c0 .concat [ 5 27 0 0], L_000001d515fb8640, L_000001d515fd2af8;
S_000001d515f37fc0 .scope module, "dut" "Processor" 3 7, 4 12 0, S_000001d515f37e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v000001d515fb41c0_0 .var "A", 31 0;
v000001d515fb3ae0_0 .net "ALUASrc", 0 0, v000001d515f5f280_0;  1 drivers
v000001d515fb52a0_0 .net "ALUBSrc", 0 0, v000001d515f5e2e0_0;  1 drivers
v000001d515fb3ea0_0 .net "ALUOp", 3 0, v000001d515f5fd20_0;  1 drivers
v000001d515fb4da0_0 .var "B", 31 0;
v000001d515fb5520_0 .net "BrOp", 4 0, v000001d515f5ef60_0;  1 drivers
v000001d515fb3d60_0 .net "DMCtrl", 2 0, v000001d515f5f0a0_0;  1 drivers
v000001d515fb5340_0 .net "DMWr", 0 0, v000001d515f5eb00_0;  1 drivers
v000001d515fb5700_0 .net "DataRd", 31 0, v000001d515f5fdc0_0;  1 drivers
v000001d515fb4e40_0 .net "Funct3", 2 0, L_000001d515fb8500;  1 drivers
v000001d515fb3900_0 .net "Funct7", 6 0, L_000001d515fb8f00;  1 drivers
v000001d515fb4440_0 .net "ImmExt", 31 0, v000001d515f5f8c0_0;  1 drivers
v000001d515fb3b80_0 .net "ImmSrc", 2 0, v000001d515f5ece0_0;  1 drivers
v000001d515fb44e0_0 .net "Inst", 24 0, L_000001d515fb9720;  1 drivers
v000001d515fb3f40_0 .net "NextPCSrc", 0 0, v000001d515f5fe60_0;  1 drivers
v000001d515fb4800_0 .net "RUDataWrSrc", 1 0, v000001d515f5e380_0;  1 drivers
v000001d515fb53e0_0 .net "RURs1", 31 0, L_000001d515efc5c0;  1 drivers
v000001d515fb4620_0 .net "RURs2", 31 0, L_000001d515efc470;  1 drivers
v000001d515fb4ee0_0 .net "RUWr", 0 0, v000001d515f5ed80_0;  1 drivers
v000001d515fb5020_0 .net "S", 31 0, v000001d515f5fc80_0;  1 drivers
L_000001d515fd2990 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d515fb48a0_0 .net/2u *"_ivl_12", 1 0, L_000001d515fd2990;  1 drivers
v000001d515fb3fe0_0 .net *"_ivl_14", 0 0, L_000001d515fb9680;  1 drivers
L_000001d515fd29d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001d515fb4080_0 .net/2u *"_ivl_16", 1 0, L_000001d515fd29d8;  1 drivers
v000001d515fb46c0_0 .net *"_ivl_18", 0 0, L_000001d515fb9540;  1 drivers
L_000001d515fd2a20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d515fb4120_0 .net/2u *"_ivl_20", 1 0, L_000001d515fd2a20;  1 drivers
v000001d515fb4940_0 .net *"_ivl_22", 0 0, L_000001d515fb8820;  1 drivers
L_000001d515fd2a68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d515fb4300_0 .net/2u *"_ivl_24", 31 0, L_000001d515fd2a68;  1 drivers
v000001d515fb43a0_0 .net *"_ivl_26", 31 0, L_000001d515fb8b40;  1 drivers
v000001d515fb85a0_0 .net *"_ivl_28", 31 0, L_000001d515fb95e0;  1 drivers
v000001d515fb8e60_0 .net "clk", 0 0, v000001d515fb7a60_0;  1 drivers
v000001d515fb8c80_0 .net "instruction", 31 0, L_000001d515fb8dc0;  1 drivers
v000001d515fb9400_0 .net "opcode", 6 0, L_000001d515fb90e0;  1 drivers
v000001d515fb7e20_0 .var "pc_input", 31 0;
v000001d515fb88c0_0 .net "pc_out", 31 0, v000001d515fb3a40_0;  1 drivers
v000001d515fb8d20_0 .var "pc_out_plus_4", 31 0;
v000001d515fb8280_0 .net "rd", 4 0, L_000001d515fb94a0;  1 drivers
v000001d515fb79c0_0 .net "rs1", 4 0, L_000001d515fb8aa0;  1 drivers
v000001d515fb86e0_0 .net "rs2", 4 0, L_000001d515fb8640;  1 drivers
E_000001d515f58ba0/0 .event edge, v000001d515efcf70_0, v000001d515f5f280_0, v000001d515f5e560_0, v000001d515f5e2e0_0;
E_000001d515f58ba0/1 .event edge, v000001d515f5f8c0_0, v000001d515f5e600_0, v000001d515f5fe60_0, v000001d515f5fc80_0;
E_000001d515f58ba0/2 .event edge, v000001d515fb8d20_0;
E_000001d515f58ba0 .event/or E_000001d515f58ba0/0, E_000001d515f58ba0/1, E_000001d515f58ba0/2;
L_000001d515fb90e0 .part L_000001d515fb8dc0, 0, 7;
L_000001d515fb8500 .part L_000001d515fb8dc0, 12, 3;
L_000001d515fb8f00 .part L_000001d515fb8dc0, 25, 7;
L_000001d515fb8aa0 .part L_000001d515fb8dc0, 15, 5;
L_000001d515fb8640 .part L_000001d515fb8dc0, 20, 5;
L_000001d515fb94a0 .part L_000001d515fb8dc0, 7, 5;
L_000001d515fb9680 .cmp/eq 2, v000001d515f5e380_0, L_000001d515fd2990;
L_000001d515fb9540 .cmp/eq 2, v000001d515f5e380_0, L_000001d515fd29d8;
L_000001d515fb8820 .cmp/eq 2, v000001d515f5e380_0, L_000001d515fd2a20;
L_000001d515fb8b40 .functor MUXZ 32, L_000001d515fd2a68, v000001d515f5fc80_0, L_000001d515fb8820, C4<>;
L_000001d515fb95e0 .functor MUXZ 32, L_000001d515fb8b40, v000001d515f5fdc0_0, L_000001d515fb9540, C4<>;
L_000001d515fb8320 .functor MUXZ 32, L_000001d515fb95e0, v000001d515fb8d20_0, L_000001d515fb9680, C4<>;
L_000001d515fb9720 .part L_000001d515fb8dc0, 7, 25;
S_000001d515f07790 .scope module, "ALU" "ALU" 4 165, 5 2 0, S_000001d515f37fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "AluOp";
    .port_info 3 /OUTPUT 32 "S";
v000001d515f5fb40_0 .net "A", 31 0, v000001d515fb41c0_0;  1 drivers
v000001d515f5eec0_0 .net "AluOp", 3 0, v000001d515f5fd20_0;  alias, 1 drivers
v000001d515f5f000_0 .net "B", 31 0, v000001d515fb4da0_0;  1 drivers
v000001d515f5fc80_0 .var "S", 31 0;
E_000001d515f584e0 .event edge, v000001d515f5eec0_0, v000001d515f5fb40_0, v000001d515f5f000_0;
S_000001d515f07920 .scope module, "BU" "BranchUnit" 4 123, 6 1 0, S_000001d515f37fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "RURs1";
    .port_info 1 /INPUT 32 "RURs2";
    .port_info 2 /INPUT 5 "BrOp";
    .port_info 3 /OUTPUT 1 "NextPCSrc";
v000001d515f5e060_0 .net "BrOp", 4 0, v000001d515f5ef60_0;  alias, 1 drivers
v000001d515f5fe60_0 .var "NextPCSrc", 0 0;
v000001d515f5e560_0 .net "RURs1", 31 0, L_000001d515efc5c0;  alias, 1 drivers
v000001d515f5e600_0 .net "RURs2", 31 0, L_000001d515efc470;  alias, 1 drivers
E_000001d515f58120 .event edge, v000001d515f5e060_0, v000001d515f5e560_0, v000001d515f5e600_0;
S_000001d515f07ab0 .scope module, "CO" "ControlUnit" 4 82, 7 1 0, S_000001d515f37fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "Funct3";
    .port_info 2 /INPUT 7 "Funct7";
    .port_info 3 /OUTPUT 1 "RUWr";
    .port_info 4 /OUTPUT 4 "ALUOp";
    .port_info 5 /OUTPUT 3 "ImmSrc";
    .port_info 6 /OUTPUT 1 "ALUASrc";
    .port_info 7 /OUTPUT 1 "ALUBSrc";
    .port_info 8 /OUTPUT 1 "DMWr";
    .port_info 9 /OUTPUT 3 "DMCtrl";
    .port_info 10 /OUTPUT 5 "BrOp";
    .port_info 11 /OUTPUT 2 "RUDataWrSrc";
v000001d515f5f280_0 .var "ALUASrc", 0 0;
v000001d515f5e2e0_0 .var "ALUBSrc", 0 0;
v000001d515f5fd20_0 .var "ALUOp", 3 0;
v000001d515f5ef60_0 .var "BrOp", 4 0;
v000001d515f5f0a0_0 .var "DMCtrl", 2 0;
v000001d515f5eb00_0 .var "DMWr", 0 0;
v000001d515f5faa0_0 .net "Funct3", 2 0, L_000001d515fb8500;  alias, 1 drivers
v000001d515f5f500_0 .net "Funct7", 6 0, L_000001d515fb8f00;  alias, 1 drivers
v000001d515f5ece0_0 .var "ImmSrc", 2 0;
v000001d515f5e380_0 .var "RUDataWrSrc", 1 0;
v000001d515f5ed80_0 .var "RUWr", 0 0;
v000001d515f5e100_0 .net "opcode", 6 0, L_000001d515fb90e0;  alias, 1 drivers
E_000001d515f587e0 .event edge, v000001d515f5e100_0, v000001d515f5f500_0, v000001d515f5faa0_0;
S_000001d515ebdfb0 .scope module, "DM" "DataMemory" 4 172, 8 1 0, S_000001d515f37fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address";
    .port_info 1 /INPUT 32 "DataWr";
    .port_info 2 /INPUT 1 "DMWr";
    .port_info 3 /INPUT 3 "DMCtrl";
    .port_info 4 /OUTPUT 32 "DataRd";
v000001d515f5f5a0_0 .net "Address", 31 0, v000001d515f5fc80_0;  alias, 1 drivers
v000001d515f5f820_0 .net "DMCtrl", 2 0, v000001d515f5f0a0_0;  alias, 1 drivers
v000001d515f5e1a0_0 .net "DMWr", 0 0, v000001d515f5eb00_0;  alias, 1 drivers
v000001d515f5fdc0_0 .var "DataRd", 31 0;
v000001d515f5ee20_0 .net "DataWr", 31 0, L_000001d515efc470;  alias, 1 drivers
v000001d515f5f6e0 .array "Memory", 2048 0, 7 0;
E_000001d515f585a0 .event edge, v000001d515f5eb00_0, v000001d515f5f0a0_0, v000001d515f5e600_0, v000001d515f5fc80_0;
S_000001d515ebe140 .scope module, "IG" "ImmediateGenerator" 4 117, 9 1 0, S_000001d515f37fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Inst";
    .port_info 1 /INPUT 3 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v000001d515f5f8c0_0 .var "ImmExt", 31 0;
v000001d515f5f460_0 .net "ImmSrc", 2 0, v000001d515f5ece0_0;  alias, 1 drivers
v000001d515f5f140_0 .net "Inst", 24 0, L_000001d515fb9720;  alias, 1 drivers
E_000001d515f58160 .event edge, v000001d515f5ece0_0, v000001d515f5f140_0;
S_000001d515ebe2d0 .scope module, "IM" "InstructionMemory" 4 71, 10 1 0, S_000001d515f37fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v000001d515f5e240_0 .net *"_ivl_0", 7 0, L_000001d515fb9180;  1 drivers
L_000001d515fd2870 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001d515f5e6a0_0 .net/2u *"_ivl_10", 31 0, L_000001d515fd2870;  1 drivers
v000001d515f5f1e0_0 .net *"_ivl_12", 31 0, L_000001d515fb7c40;  1 drivers
v000001d515f5e740_0 .net *"_ivl_14", 7 0, L_000001d515fb80a0;  1 drivers
L_000001d515fd28b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001d515f5e420_0 .net/2u *"_ivl_16", 31 0, L_000001d515fd28b8;  1 drivers
v000001d515f5e4c0_0 .net *"_ivl_18", 31 0, L_000001d515fb81e0;  1 drivers
v000001d515f5f320_0 .net *"_ivl_2", 7 0, L_000001d515fb7b00;  1 drivers
L_000001d515fd2828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d515f5e7e0_0 .net/2u *"_ivl_4", 31 0, L_000001d515fd2828;  1 drivers
v000001d515f5f780_0 .net *"_ivl_6", 31 0, L_000001d515fb9360;  1 drivers
v000001d515f5e880_0 .net *"_ivl_8", 7 0, L_000001d515fb8a00;  1 drivers
v000001d515efcf70_0 .net "address", 31 0, v000001d515fb3a40_0;  alias, 1 drivers
v000001d515fb4760_0 .net "instruction", 31 0, L_000001d515fb8dc0;  alias, 1 drivers
v000001d515fb4d00 .array "memory", 256 0, 7 0;
L_000001d515fb9180 .array/port v000001d515fb4d00, v000001d515fb3a40_0;
L_000001d515fb7b00 .array/port v000001d515fb4d00, L_000001d515fb9360;
L_000001d515fb9360 .arith/sum 32, v000001d515fb3a40_0, L_000001d515fd2828;
L_000001d515fb8a00 .array/port v000001d515fb4d00, L_000001d515fb7c40;
L_000001d515fb7c40 .arith/sum 32, v000001d515fb3a40_0, L_000001d515fd2870;
L_000001d515fb80a0 .array/port v000001d515fb4d00, L_000001d515fb81e0;
L_000001d515fb81e0 .arith/sum 32, v000001d515fb3a40_0, L_000001d515fd28b8;
L_000001d515fb8dc0 .concat [ 8 8 8 8], L_000001d515fb80a0, L_000001d515fb8a00, L_000001d515fb7b00, L_000001d515fb9180;
S_000001d515f34f30 .scope module, "PC" "ProgramCounter" 4 64, 11 1 0, S_000001d515f37fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_input";
    .port_info 2 /OUTPUT 32 "pc_out";
v000001d515fb3e00_0 .net "clk", 0 0, v000001d515fb7a60_0;  alias, 1 drivers
v000001d515fb57a0_0 .var "first_time", 0 0;
v000001d515fb49e0_0 .net "pc_input", 31 0, v000001d515fb7e20_0;  1 drivers
v000001d515fb3a40_0 .var "pc_out", 31 0;
E_000001d515f58ea0 .event posedge, v000001d515fb3e00_0;
S_000001d515f350c0 .scope module, "RUnit" "RegisterUnit" 4 104, 12 1 0, S_000001d515f37fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "DataWr";
    .port_info 5 /INPUT 1 "RUWr";
    .port_info 6 /OUTPUT 32 "RURs1";
    .port_info 7 /OUTPUT 32 "RURs2";
L_000001d515efc5c0 .functor BUFZ 32, L_000001d515fb7ce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d515efc470 .functor BUFZ 32, L_000001d515fb8780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d515fb4f80_0 .net "DataWr", 31 0, L_000001d515fb8320;  1 drivers
v000001d515fb55c0 .array "RU", 31 0, 31 0;
v000001d515fb50c0_0 .net "RURs1", 31 0, L_000001d515efc5c0;  alias, 1 drivers
v000001d515fb4a80_0 .net "RURs2", 31 0, L_000001d515efc470;  alias, 1 drivers
v000001d515fb4c60_0 .net "RUWr", 0 0, v000001d515f5ed80_0;  alias, 1 drivers
v000001d515fb4b20_0 .net *"_ivl_0", 31 0, L_000001d515fb7ce0;  1 drivers
v000001d515fb4580_0 .net *"_ivl_10", 6 0, L_000001d515fb8140;  1 drivers
L_000001d515fd2948 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d515fb5480_0 .net *"_ivl_13", 1 0, L_000001d515fd2948;  1 drivers
v000001d515fb39a0_0 .net *"_ivl_2", 6 0, L_000001d515fb7d80;  1 drivers
L_000001d515fd2900 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d515fb3c20_0 .net *"_ivl_5", 1 0, L_000001d515fd2900;  1 drivers
v000001d515fb4bc0_0 .net *"_ivl_8", 31 0, L_000001d515fb8780;  1 drivers
v000001d515fb5160_0 .net "clk", 0 0, v000001d515fb7a60_0;  alias, 1 drivers
v000001d515fb5200_0 .net "rd", 4 0, L_000001d515fb94a0;  alias, 1 drivers
v000001d515fb4260_0 .net "rs1", 4 0, L_000001d515fb8aa0;  alias, 1 drivers
v000001d515fb3cc0_0 .net "rs2", 4 0, L_000001d515fb8640;  alias, 1 drivers
L_000001d515fb7ce0 .array/port v000001d515fb55c0, L_000001d515fb7d80;
L_000001d515fb7d80 .concat [ 5 2 0 0], L_000001d515fb8aa0, L_000001d515fd2900;
L_000001d515fb8780 .array/port v000001d515fb55c0, L_000001d515fb8140;
L_000001d515fb8140 .concat [ 5 2 0 0], L_000001d515fb8640, L_000001d515fd2948;
S_000001d515f35250 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 12 15, 12 15 0, S_000001d515f350c0;
 .timescale 0 0;
v000001d515fb5660_0 .var/2s "i", 31 0;
    .scope S_000001d515f34f30;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d515fb57a0_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_000001d515f34f30;
T_1 ;
    %wait E_000001d515f58ea0;
    %load/vec4 v000001d515fb57a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d515fb3a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d515fb57a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d515fb49e0_0;
    %assign/vec4 v000001d515fb3a40_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d515ebe2d0;
T_2 ;
    %vpi_call/w 10 7 "$readmemh", "test.mem", v000001d515fb4d00 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001d515f07ab0;
T_3 ;
    %wait E_000001d515f587e0;
    %load/vec4 v000001d515f5e100_0;
    %cmpi/e 51, 0, 7;
    %flag_mov 8, 4;
    %load/vec4 v000001d515f5e100_0;
    %cmpi/e 19, 0, 7;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000001d515f5e100_0;
    %cmpi/e 3, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d515f5ed80_0, 0, 1;
    %load/vec4 v000001d515f5e100_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000001d515f5f500_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000001d515f5faa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d515f5fd20_0, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001d515f5e100_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v000001d515f5faa0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v000001d515f5faa0_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v000001d515f5f500_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000001d515f5faa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d515f5fd20_0, 0, 4;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001d515f5faa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d515f5fd20_0, 0, 4;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d515f5fd20_0, 0, 4;
T_3.5 ;
T_3.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d515f5ece0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d515f5f280_0, 0, 1;
    %load/vec4 v000001d515f5e100_0;
    %parti/s 1, 5, 4;
    %inv;
    %store/vec4 v000001d515f5e2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d515f5eb00_0, 0, 1;
    %load/vec4 v000001d515f5faa0_0;
    %store/vec4 v000001d515f5f0a0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d515f5ef60_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001d515f5e100_0;
    %parti/s 1, 4, 4;
    %inv;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d515f5e380_0, 0, 2;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d515f5e100_0;
    %cmpi/e 99, 0, 7;
    %flag_mov 8, 4;
    %load/vec4 v000001d515f5e100_0;
    %cmpi/e 111, 0, 7;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000001d515f5e100_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v000001d515f5e100_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000001d515f5ed80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d515f5fd20_0, 0, 4;
    %load/vec4 v000001d515f5e100_0;
    %parti/s 1, 6, 4;
    %store/vec4 v000001d515f5f280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d515f5e2e0_0, 0, 1;
    %load/vec4 v000001d515f5e100_0;
    %parti/s 1, 6, 4;
    %inv;
    %store/vec4 v000001d515f5eb00_0, 0, 1;
    %load/vec4 v000001d515f5faa0_0;
    %store/vec4 v000001d515f5f0a0_0, 0, 3;
    %load/vec4 v000001d515f5e100_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001d515f5ece0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v000001d515f5faa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d515f5ef60_0, 0, 5;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v000001d515f5e100_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001d515f5ece0_0, 0, 3;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001d515f5ef60_0, 0, 5;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d515f5ece0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d515f5ef60_0, 0, 5;
T_3.13 ;
T_3.11 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d515f5e380_0, 0, 2;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v000001d515f5e100_0;
    %cmpi/e 103, 0, 7;
    %flag_mov 8, 4;
    %load/vec4 v000001d515f5e100_0;
    %cmpi/e 55, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_3.14, 4;
    %load/vec4 v000001d515f5e100_0;
    %parti/s 1, 6, 4;
    %store/vec4 v000001d515f5ed80_0, 0, 1;
    %load/vec4 v000001d515f5e100_0;
    %cmpi/e 103, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %store/vec4 v000001d515f5fd20_0, 0, 4;
    %load/vec4 v000001d515f5e100_0;
    %cmpi/e 103, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %store/vec4 v000001d515f5ece0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d515f5f280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d515f5e2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d515f5eb00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d515f5f0a0_0, 0, 3;
    %load/vec4 v000001d515f5e100_0;
    %cmpi/e 103, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_3.20, 8;
    %pushi/vec4 16, 0, 5;
    %jmp/1 T_3.21, 8;
T_3.20 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_3.21, 8;
 ; End of false expr.
    %blend;
T_3.21;
    %store/vec4 v000001d515f5ef60_0, 0, 5;
    %load/vec4 v000001d515f5e100_0;
    %cmpi/e 103, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_3.22, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_3.23, 8;
T_3.22 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.23, 8;
 ; End of false expr.
    %blend;
T_3.23;
    %store/vec4 v000001d515f5e380_0, 0, 2;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d515f5ed80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d515f5fd20_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d515f5ece0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d515f5f280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d515f5e2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d515f5eb00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d515f5f0a0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d515f5ef60_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d515f5e380_0, 0, 2;
T_3.15 ;
T_3.9 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d515f350c0;
T_4 ;
    %fork t_1, S_000001d515f35250;
    %jmp t_0;
    .scope S_000001d515f35250;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d515fb5660_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001d515fb5660_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001d515fb5660_0;
    %store/vec4a v000001d515fb55c0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d515fb5660_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001d515fb5660_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_000001d515f350c0;
t_0 %join;
    %pushi/vec4 1000, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d515fb55c0, 4, 0;
    %end;
    .thread T_4;
    .scope S_000001d515f350c0;
T_5 ;
    %wait E_000001d515f58ea0;
    %load/vec4 v000001d515fb4c60_0;
    %load/vec4 v000001d515fb5200_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001d515fb4f80_0;
    %load/vec4 v000001d515fb5200_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d515fb55c0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d515ebe140;
T_6 ;
    %wait E_000001d515f58160;
    %load/vec4 v000001d515f5f460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d515f5f8c0_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v000001d515f5f140_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001d515f5f140_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d515f5f8c0_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v000001d515f5f140_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001d515f5f140_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d515f5f140_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d515f5f8c0_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v000001d515f5f140_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v000001d515f5f140_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d515f5f140_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d515f5f140_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d515f5f140_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001d515f5f8c0_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v000001d515f5f140_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v000001d515f5f140_0;
    %parti/s 20, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d515f5f8c0_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v000001d515f5f140_0;
    %parti/s 1, 24, 6;
    %replicate 11;
    %load/vec4 v000001d515f5f140_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d515f5f140_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d515f5f140_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d515f5f140_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001d515f5f8c0_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d515f07920;
T_7 ;
    %wait E_000001d515f58120;
    %load/vec4 v000001d515f5e060_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d515f5fe60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d515f5e060_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d515f5e060_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d515f5fe60_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001d515f5e060_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d515f5e060_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v000001d515f5e060_0;
    %parti/s 3, 0, 2;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v000001d515f5e560_0;
    %load/vec4 v000001d515f5e600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001d515f5fe60_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v000001d515f5e060_0;
    %parti/s 3, 0, 2;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v000001d515f5e560_0;
    %load/vec4 v000001d515f5e600_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v000001d515f5fe60_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v000001d515f5e060_0;
    %parti/s 3, 0, 2;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v000001d515f5e560_0;
    %load/vec4 v000001d515f5e600_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v000001d515f5fe60_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v000001d515f5e060_0;
    %parti/s 3, 0, 2;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v000001d515f5e600_0;
    %load/vec4 v000001d515f5e560_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v000001d515f5fe60_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v000001d515f5e060_0;
    %parti/s 3, 0, 2;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v000001d515f5e560_0;
    %load/vec4 v000001d515f5e600_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v000001d515f5fe60_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v000001d515f5e060_0;
    %parti/s 3, 0, 2;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_7.16, 4;
    %load/vec4 v000001d515f5e600_0;
    %load/vec4 v000001d515f5e560_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v000001d515f5fe60_0, 0;
T_7.16 ;
T_7.15 ;
T_7.13 ;
T_7.11 ;
T_7.9 ;
T_7.7 ;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d515f07790;
T_8 ;
    %wait E_000001d515f584e0;
    %load/vec4 v000001d515f5eec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d515f5fc80_0, 0, 32;
    %jmp T_8.11;
T_8.0 ;
    %load/vec4 v000001d515f5fb40_0;
    %load/vec4 v000001d515f5f000_0;
    %add;
    %store/vec4 v000001d515f5fc80_0, 0, 32;
    %jmp T_8.11;
T_8.1 ;
    %load/vec4 v000001d515f5fb40_0;
    %load/vec4 v000001d515f5f000_0;
    %sub;
    %store/vec4 v000001d515f5fc80_0, 0, 32;
    %jmp T_8.11;
T_8.2 ;
    %load/vec4 v000001d515f5fb40_0;
    %load/vec4 v000001d515f5f000_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001d515f5fc80_0, 0, 32;
    %jmp T_8.11;
T_8.3 ;
    %load/vec4 v000001d515f5fb40_0;
    %load/vec4 v000001d515f5f000_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_8.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.13, 8;
T_8.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.13, 8;
 ; End of false expr.
    %blend;
T_8.13;
    %store/vec4 v000001d515f5fc80_0, 0, 32;
    %jmp T_8.11;
T_8.4 ;
    %load/vec4 v000001d515f5fb40_0;
    %load/vec4 v000001d515f5f000_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.15, 8;
T_8.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.15, 8;
 ; End of false expr.
    %blend;
T_8.15;
    %store/vec4 v000001d515f5fc80_0, 0, 32;
    %jmp T_8.11;
T_8.5 ;
    %load/vec4 v000001d515f5fb40_0;
    %load/vec4 v000001d515f5f000_0;
    %xor;
    %store/vec4 v000001d515f5fc80_0, 0, 32;
    %jmp T_8.11;
T_8.6 ;
    %load/vec4 v000001d515f5fb40_0;
    %load/vec4 v000001d515f5f000_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001d515f5fc80_0, 0, 32;
    %jmp T_8.11;
T_8.7 ;
    %load/vec4 v000001d515f5fb40_0;
    %load/vec4 v000001d515f5f000_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001d515f5fc80_0, 0, 32;
    %jmp T_8.11;
T_8.8 ;
    %load/vec4 v000001d515f5fb40_0;
    %load/vec4 v000001d515f5f000_0;
    %or;
    %store/vec4 v000001d515f5fc80_0, 0, 32;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v000001d515f5fb40_0;
    %load/vec4 v000001d515f5f000_0;
    %and;
    %store/vec4 v000001d515f5fc80_0, 0, 32;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001d515ebdfb0;
T_9 ;
    %wait E_000001d515f585a0;
    %load/vec4 v000001d515f5f820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %ix/getv 4, v000001d515f5f5a0_0;
    %load/vec4a v000001d515f5f6e0, 4;
    %pad/u 32;
    %store/vec4 v000001d515f5fdc0_0, 0, 32;
    %jmp T_9.6;
T_9.0 ;
    %ix/getv 4, v000001d515f5f5a0_0;
    %load/vec4a v000001d515f5f6e0, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %ix/getv 4, v000001d515f5f5a0_0;
    %load/vec4a v000001d515f5f6e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d515f5fdc0_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v000001d515f5f5a0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d515f5f6e0, 4;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v000001d515f5f5a0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d515f5f6e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001d515f5f5a0_0;
    %load/vec4a v000001d515f5f6e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d515f5fdc0_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v000001d515f5f5a0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d515f5f6e0, 4;
    %load/vec4 v000001d515f5f5a0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d515f5f6e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d515f5f5a0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d515f5f6e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001d515f5f5a0_0;
    %load/vec4a v000001d515f5f6e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d515f5fdc0_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v000001d515f5f5a0_0;
    %load/vec4a v000001d515f5f6e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d515f5fdc0_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001d515f5f5a0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d515f5f6e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001d515f5f5a0_0;
    %load/vec4a v000001d515f5f6e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d515f5fdc0_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %load/vec4 v000001d515f5e1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %delay 1, 0;
    %load/vec4 v000001d515f5f820_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.9, 4;
    %load/vec4 v000001d515f5ee20_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001d515f5f5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d515f5f6e0, 0, 4;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v000001d515f5f820_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_9.11, 4;
    %load/vec4 v000001d515f5ee20_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001d515f5f5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d515f5f6e0, 0, 4;
    %load/vec4 v000001d515f5ee20_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001d515f5f5a0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d515f5f6e0, 0, 4;
    %jmp T_9.12;
T_9.11 ;
    %load/vec4 v000001d515f5f820_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_9.13, 4;
    %load/vec4 v000001d515f5ee20_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001d515f5f5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d515f5f6e0, 0, 4;
    %load/vec4 v000001d515f5ee20_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001d515f5f5a0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d515f5f6e0, 0, 4;
    %load/vec4 v000001d515f5ee20_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001d515f5f5a0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d515f5f6e0, 0, 4;
    %load/vec4 v000001d515f5ee20_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001d515f5f5a0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d515f5f6e0, 0, 4;
    %jmp T_9.14;
T_9.13 ;
    %load/vec4 v000001d515f5f820_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_9.15, 4;
    %load/vec4 v000001d515f5ee20_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001d515f5f5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d515f5f6e0, 0, 4;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v000001d515f5f820_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_9.17, 4;
    %load/vec4 v000001d515f5ee20_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001d515f5f5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d515f5f6e0, 0, 4;
    %load/vec4 v000001d515f5ee20_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001d515f5f5a0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d515f5f6e0, 0, 4;
T_9.17 ;
T_9.16 ;
T_9.14 ;
T_9.12 ;
T_9.10 ;
T_9.7 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001d515f37fc0;
T_10 ;
    %wait E_000001d515f58ba0;
    %load/vec4 v000001d515fb88c0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d515fb8d20_0, 0, 32;
    %load/vec4 v000001d515fb3ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001d515fb88c0_0;
    %assign/vec4 v000001d515fb41c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d515fb53e0_0;
    %assign/vec4 v000001d515fb41c0_0, 0;
T_10.1 ;
    %load/vec4 v000001d515fb52a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001d515fb4440_0;
    %assign/vec4 v000001d515fb4da0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001d515fb4620_0;
    %assign/vec4 v000001d515fb4da0_0, 0;
T_10.3 ;
    %load/vec4 v000001d515fb3f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v000001d515fb5020_0;
    %assign/vec4 v000001d515fb7e20_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v000001d515fb8d20_0;
    %assign/vec4 v000001d515fb7e20_0, 0;
T_10.5 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001d515f37e30;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d515fb7a60_0, 0, 1;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v000001d515fb7a60_0;
    %inv;
    %store/vec4 v000001d515fb7a60_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_000001d515f37e30;
T_12 ;
    %wait E_000001d515f58ea0;
    %vpi_call/w 3 27 "$display", "rs1 %h rs2 %h", v000001d515fb7f60_0, v000001d515fb8000_0 {0 0 0};
    %jmp T_12;
    .thread T_12;
    .scope S_000001d515f37e30;
T_13 ;
    %vpi_call/w 3 32 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d515f37e30 {0 0 0};
    %delay 4000, 0;
    %vpi_call/w 3 35 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "Processor_tb.sv";
    "Processor.sv";
    "./../ALUOP/ALU.sv";
    "./../BranchUnit/BranchUnit.sv";
    "./../ControlUnit/ControlUnit.sv";
    "./../DataMemory/DataMemory.sv";
    "./../ImmediateGenerator/ImmediateGenerator.sv";
    "./../InstructionMemory/InstructionMemory.sv";
    "./../ProgramCounter/ProgramCounter.sv";
    "./../Registers/RegisterUnit.sv";
