Analysis & Synthesis report for scorefour
Sat Jun 20 20:16:12 2015
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |scorefour|interrupt_controller:int|state
 10. State Machine - |scorefour|cpu:cp|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ram_infer_instr:instr|altsyncram:ram_block_rtl_0|altsyncram_4k41:auto_generated
 17. Source assignments for ram_infer:ram|altsyncram:ram_block_rtl_0|altsyncram_mrg1:auto_generated
 18. Parameter Settings for Inferred Entity Instance: ram_infer_instr:instr|altsyncram:ram_block_rtl_0
 19. Parameter Settings for Inferred Entity Instance: ram_infer:ram|altsyncram:ram_block_rtl_0
 20. altsyncram Parameter Settings by Entity Instance
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun 20 20:16:11 2015    ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; scorefour                                ;
; Top-level Entity Name              ; scorefour                                ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 1,055                                    ;
;     Total combinational functions  ; 833                                      ;
;     Dedicated logic registers      ; 433                                      ;
; Total registers                    ; 433                                      ;
; Total pins                         ; 24                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 8,192                                    ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; scorefour          ; scorefour          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------+---------+
; PanelDisplay.vhd                 ; yes             ; User VHDL File                   ; /home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/PanelDisplay.vhd         ;         ;
; ram_infer_instr.vhd              ; yes             ; User VHDL File                   ; /home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/ram_infer_instr.vhd      ;         ;
; cpu.vhd                          ; yes             ; User VHDL File                   ; /home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/cpu.vhd                  ;         ;
; FrameBuffer.vhd                  ; yes             ; User VHDL File                   ; /home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/FrameBuffer.vhd          ;         ;
; interrupt_controller.vhd         ; yes             ; User VHDL File                   ; /home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/interrupt_controller.vhd ;         ;
; scorefour.vhd                    ; yes             ; User VHDL File                   ; /home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/scorefour.vhd            ;         ;
; Faces.vhd                        ; yes             ; User VHDL File                   ; /home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/Faces.vhd                ;         ;
; ram_infer.vhd                    ; yes             ; User VHDL File                   ; /home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/ram_infer.vhd            ;         ;
; scorefour.mif                    ; yes             ; User Memory Initialization File  ; /home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/scorefour.mif            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; /home/rebelor/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; /home/rebelor/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; /home/rebelor/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; /home/rebelor/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                     ; /home/rebelor/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; /home/rebelor/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; /home/rebelor/altera/12.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; /home/rebelor/altera/12.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; /home/rebelor/altera/12.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4k41.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/db/altsyncram_4k41.tdf   ;         ;
; db/altsyncram_mrg1.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/rebelor/git/vlsi-bonus-project-2014-2015/quartus/db/altsyncram_mrg1.tdf   ;         ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,055 ;
;                                             ;       ;
; Total combinational functions               ; 833   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 451   ;
;     -- 3 input functions                    ; 221   ;
;     -- <=2 input functions                  ; 161   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 686   ;
;     -- arithmetic mode                      ; 147   ;
;                                             ;       ;
; Total registers                             ; 433   ;
;     -- Dedicated logic registers            ; 433   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 24    ;
; Total memory bits                           ; 8192  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out                             ; 465   ;
; Total fan-out                               ; 4822  ;
; Average fan-out                             ; 3.65  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                               ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                        ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+--------------+
; |scorefour                                ; 833 (0)           ; 433 (0)      ; 8192        ; 0            ; 0       ; 0         ; 24   ; 0            ; |scorefour                                                                                 ;              ;
;    |PanelDisplay:disp|                    ; 273 (58)          ; 140 (21)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |scorefour|PanelDisplay:disp                                                               ;              ;
;       |FrameBuffer:F|                     ; 215 (215)         ; 119 (119)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |scorefour|PanelDisplay:disp|FrameBuffer:F                                                 ;              ;
;    |cpu:cp|                               ; 459 (459)         ; 245 (245)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |scorefour|cpu:cp                                                                          ;              ;
;    |interrupt_controller:int|             ; 101 (101)         ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |scorefour|interrupt_controller:int                                                        ;              ;
;    |ram_infer:ram|                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |scorefour|ram_infer:ram                                                                   ;              ;
;       |altsyncram:ram_block_rtl_0|        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |scorefour|ram_infer:ram|altsyncram:ram_block_rtl_0                                        ;              ;
;          |altsyncram_mrg1:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |scorefour|ram_infer:ram|altsyncram:ram_block_rtl_0|altsyncram_mrg1:auto_generated         ;              ;
;    |ram_infer_instr:instr|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |scorefour|ram_infer_instr:instr                                                           ;              ;
;       |altsyncram:ram_block_rtl_0|        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |scorefour|ram_infer_instr:instr|altsyncram:ram_block_rtl_0                                ;              ;
;          |altsyncram_4k41:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |scorefour|ram_infer_instr:instr|altsyncram:ram_block_rtl_0|altsyncram_4k41:auto_generated ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------+
; ram_infer:ram|altsyncram:ram_block_rtl_0|altsyncram_mrg1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None          ;
; ram_infer_instr:instr|altsyncram:ram_block_rtl_0|altsyncram_4k41:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; scorefour.mif ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |scorefour|interrupt_controller:int|state    ;
+----------------+----------------+---------------+------------+
; Name           ; state.WAIT_ACK ; state.EXECUTE ; state.IDLE ;
+----------------+----------------+---------------+------------+
; state.IDLE     ; 0              ; 0             ; 0          ;
; state.EXECUTE  ; 0              ; 1             ; 1          ;
; state.WAIT_ACK ; 1              ; 0             ; 1          ;
+----------------+----------------+---------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |scorefour|cpu:cp|state                                                                                                 ;
+----------------+-------------+--------------+--------------+----------------+--------------+---------------+--------------+-------------+
; Name           ; state.INTER ; state.DELAY2 ; state.DELAY1 ; state.REGWRITE ; state.MEMORY ; state.EXECUTE ; state.DECODE ; state.FETCH ;
+----------------+-------------+--------------+--------------+----------------+--------------+---------------+--------------+-------------+
; state.FETCH    ; 0           ; 0            ; 0            ; 0              ; 0            ; 0             ; 0            ; 0           ;
; state.DECODE   ; 0           ; 0            ; 0            ; 0              ; 0            ; 0             ; 1            ; 1           ;
; state.EXECUTE  ; 0           ; 0            ; 0            ; 0              ; 0            ; 1             ; 0            ; 1           ;
; state.MEMORY   ; 0           ; 0            ; 0            ; 0              ; 1            ; 0             ; 0            ; 1           ;
; state.REGWRITE ; 0           ; 0            ; 0            ; 1              ; 0            ; 0             ; 0            ; 1           ;
; state.DELAY1   ; 0           ; 0            ; 1            ; 0              ; 0            ; 0             ; 0            ; 1           ;
; state.DELAY2   ; 0           ; 1            ; 0            ; 0              ; 0            ; 0             ; 0            ; 1           ;
; state.INTER    ; 1           ; 0            ; 0            ; 0              ; 0            ; 0             ; 0            ; 1           ;
+----------------+-------------+--------------+--------------+----------------+--------------+---------------+--------------+-------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; PanelDisplay:disp|FrameBuffer:F|temp    ; Merged with PanelDisplay:disp|temp     ;
; interrupt_controller:int|pointer[3]     ; Stuck at GND due to stuck port data_in ;
; interrupt_controller:int|counter[1..31] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 33  ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 433   ;
; Number of registers using Synchronous Clear  ; 63    ;
; Number of registers using Synchronous Load   ; 38    ;
; Number of registers using Asynchronous Clear ; 181   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 412   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; PanelDisplay:disp|FrameBuffer:F|pixel_now[0] ; 4       ;
; PanelDisplay:disp|FrameBuffer:F|pixel_now[1] ; 3       ;
; PanelDisplay:disp|FrameBuffer:F|pixel_now[5] ; 4       ;
; PanelDisplay:disp|FrameBuffer:F|pixel_now[3] ; 3       ;
; PanelDisplay:disp|FrameBuffer:F|pixel_now[4] ; 3       ;
; interrupt_controller:int|pointer[0]          ; 10      ;
; Total number of inverted registers = 6       ;         ;
+----------------------------------------------+---------+


+----------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                     ;
+-----------------------------------+---------------------------------------+------+
; Register Name                     ; Megafunction                          ; Type ;
+-----------------------------------+---------------------------------------+------+
; ram_infer_instr:instr|data[0..15] ; ram_infer_instr:instr|ram_block_rtl_0 ; RAM  ;
; ram_infer:ram|data[0..15]         ; ram_infer:ram|ram_block_rtl_0         ; RAM  ;
+-----------------------------------+---------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |scorefour|PanelDisplay:disp|vertical_count[5]             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |scorefour|cpu:cp|temp[2]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |scorefour|cpu:cp|temp[7]                                  ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |scorefour|cpu:cp|regB[15]                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |scorefour|interrupt_controller:int|counter[18]            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |scorefour|cpu:cp|reg[4][3]                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |scorefour|cpu:cp|reg[3][5]                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |scorefour|cpu:cp|reg[2][6]                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |scorefour|cpu:cp|reg[1][6]                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |scorefour|cpu:cp|reg[0][7]                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |scorefour|cpu:cp|regB[0]                                  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |scorefour|PanelDisplay:disp|FrameBuffer:F|read_address[6] ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |scorefour|PanelDisplay:disp|FrameBuffer:F|v_count[7]      ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |scorefour|PanelDisplay:disp|FrameBuffer:F|h_count[5]      ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |scorefour|cpu:cp|read_address_instr[7]                    ;
; 17:1               ; 6 bits    ; 66 LEs        ; 48 LEs               ; 18 LEs                 ; Yes        ; |scorefour|cpu:cp|regA[0]                                  ;
; 9:1                ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |scorefour|cpu:cp|reg[7][13]                               ;
; 9:1                ; 15 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |scorefour|cpu:cp|reg[5][2]                                ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; Yes        ; |scorefour|interrupt_controller:int|pointer[1]             ;
; 10:1               ; 16 bits   ; 96 LEs        ; 80 LEs               ; 16 LEs                 ; Yes        ; |scorefour|cpu:cp|regC[7]                                  ;
; 17:1               ; 8 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |scorefour|cpu:cp|regA[12]                                 ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; Yes        ; |scorefour|cpu:cp|regA[7]                                  ;
; 16:1               ; 16 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; Yes        ; |scorefour|cpu:cp|reg[6][5]                                ;
; 50:1               ; 2 bits    ; 66 LEs        ; 56 LEs               ; 10 LEs                 ; Yes        ; |scorefour|PanelDisplay:disp|FrameBuffer:F|color[0]        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |scorefour|cpu:cp|state                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |scorefour|cpu:cp|Mux57                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |scorefour|interrupt_controller:int|Selector38             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for ram_infer_instr:instr|altsyncram:ram_block_rtl_0|altsyncram_4k41:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for ram_infer:ram|altsyncram:ram_block_rtl_0|altsyncram_mrg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_infer_instr:instr|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 16                   ; Untyped                               ;
; WIDTHAD_A                          ; 8                    ; Untyped                               ;
; NUMWORDS_A                         ; 256                  ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; scorefour.mif        ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_4k41      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_infer:ram|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Untyped                       ;
; WIDTHAD_A                          ; 8                    ; Untyped                       ;
; NUMWORDS_A                         ; 256                  ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 16                   ; Untyped                       ;
; WIDTHAD_B                          ; 8                    ; Untyped                       ;
; NUMWORDS_B                         ; 256                  ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_mrg1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 2                                                ;
; Entity Instance                           ; ram_infer_instr:instr|altsyncram:ram_block_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                              ;
;     -- WIDTH_A                            ; 16                                               ;
;     -- NUMWORDS_A                         ; 256                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
; Entity Instance                           ; ram_infer:ram|altsyncram:ram_block_rtl_0         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 16                                               ;
;     -- NUMWORDS_A                         ; 256                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 16                                               ;
;     -- NUMWORDS_B                         ; 256                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ;
+-------------------------------------------+--------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Sat Jun 20 20:16:04 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off scorefour -c scorefour
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file PanelDisplay.vhd
    Info (12022): Found design unit 1: PanelDisplay-potato
    Info (12023): Found entity 1: PanelDisplay
Info (12021): Found 2 design units, including 1 entities, in source file ram_infer_instr.vhd
    Info (12022): Found design unit 1: ram_infer_instr-rtl
    Info (12023): Found entity 1: ram_infer_instr
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: cpu-cpuArch
    Info (12023): Found entity 1: cpu
Info (12021): Found 2 design units, including 1 entities, in source file FrameBuffer.vhd
    Info (12022): Found design unit 1: FrameBuffer-rtl
    Info (12023): Found entity 1: FrameBuffer
Info (12021): Found 2 design units, including 1 entities, in source file interrupt_controller.vhd
    Info (12022): Found design unit 1: interrupt_controller-interrupt_arch
    Info (12023): Found entity 1: interrupt_controller
Info (12021): Found 2 design units, including 1 entities, in source file inter_contr_test.vhd
    Info (12022): Found design unit 1: inter_contr_test-test
    Info (12023): Found entity 1: inter_contr_test
Info (12021): Found 2 design units, including 1 entities, in source file scorefour.vhd
    Info (12022): Found design unit 1: scorefour-bhv
    Info (12023): Found entity 1: scorefour
Info (12021): Found 2 design units, including 1 entities, in source file Faces.vhd
    Info (12022): Found design unit 1: Faces-rtl
    Info (12023): Found entity 1: Faces
Info (12021): Found 2 design units, including 1 entities, in source file ram_infer.vhd
    Info (12022): Found design unit 1: ram_infer-rtl
    Info (12023): Found entity 1: ram_infer
Info (12127): Elaborating entity "scorefour" for the top level hierarchy
Info (12128): Elaborating entity "ram_infer" for hierarchy "ram_infer:ram"
Info (12128): Elaborating entity "ram_infer_instr" for hierarchy "ram_infer_instr:instr"
Warning (10541): VHDL Signal Declaration warning at ram_infer_instr.vhd(51): used implicit default value for signal "ram_block" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:cp"
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "interrupt_controller:int"
Info (12128): Elaborating entity "PanelDisplay" for hierarchy "PanelDisplay:disp"
Info (12128): Elaborating entity "FrameBuffer" for hierarchy "PanelDisplay:disp|FrameBuffer:F"
Info (12128): Elaborating entity "Faces" for hierarchy "PanelDisplay:disp|FrameBuffer:F|Faces:F"
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram_infer_instr:instr|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to scorefour.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram_infer:ram|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "ram_infer_instr:instr|altsyncram:ram_block_rtl_0"
Info (12133): Instantiated megafunction "ram_infer_instr:instr|altsyncram:ram_block_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "scorefour.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4k41.tdf
    Info (12023): Found entity 1: altsyncram_4k41
Warning (113028): 144 out of 256 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113027): Addresses ranging from 112 to 255 are not initialized
Info (12130): Elaborated megafunction instantiation "ram_infer:ram|altsyncram:ram_block_rtl_0"
Info (12133): Instantiated megafunction "ram_infer:ram|altsyncram:ram_block_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mrg1.tdf
    Info (12023): Found entity 1: altsyncram_mrg1
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1127 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 1071 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 362 megabytes
    Info: Processing ended: Sat Jun 20 20:16:12 2015
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


