Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  4 19:25:28 2022
| Host         : LAPTOP-E4H82UHR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file safe_manager_control_sets_placed.rpt
| Design       : safe_manager
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |   113 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      4 |            8 |
|      8 |            1 |
|     10 |            1 |
|     12 |           10 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            6 |
| No           | No                    | Yes                    |              58 |           18 |
| No           | Yes                   | No                     |              13 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             136 |           36 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+--------------------------------+------------------+------------------+----------------+
|              Clock Signal             |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------------+--------------------------------+------------------+------------------+----------------+
|  main_state_counter/prev_state_reg[0] |                                | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG                        | debounce_add_button/temp__0    | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG                        | debounce_down/temp__0          | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG                        | debounce_start/temp__0         | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG                        | debounce_up/temp__0            | reset_IBUF       |                1 |              1 |
|  main_state_counter/E[0]              |                                |                  |                1 |              4 |
|  addr_enable                          |                                |                  |                1 |              4 |
|  clk_IBUF_BUFG                        | debounce_down/FF2/E[0]         | DFF1/AR[0]       |                1 |              4 |
|  clk_IBUF_BUFG                        | debounce_up/FF1/E[0]           | DFF1/q_reg_0     |                1 |              4 |
|  clk_IBUF_BUFG                        | reg_cond_reg_n_0_[0]           | reset_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG                        | reg_cond_reg_n_0_[3]           | reset_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG                        | enable                         | reset_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG                        | reg_cond_reg_n_0_[2]           | reset_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG                        |                                |                  |                4 |              8 |
|  write_enable                         |                                | reset_IBUF       |                5 |             10 |
|  clk_IBUF_BUFG                        |                                | ram_cond         |                2 |             12 |
|  clk_IBUF_BUFG                        | addr_reg/write_enable_reg[0]   | reset_IBUF       |                3 |             12 |
|  clk_IBUF_BUFG                        | addr_reg/write_enable_reg_0[0] | reset_IBUF       |                2 |             12 |
|  clk_IBUF_BUFG                        | addr_reg/write_enable_reg_1[0] | reset_IBUF       |                3 |             12 |
|  clk_IBUF_BUFG                        | addr_reg/write_enable_reg_5[0] | reset_IBUF       |                4 |             12 |
|  clk_IBUF_BUFG                        | addr_reg/write_enable_reg_4[0] | reset_IBUF       |                3 |             12 |
|  clk_IBUF_BUFG                        | addr_reg/write_enable_reg_3[0] | reset_IBUF       |                2 |             12 |
|  clk_IBUF_BUFG                        | addr_reg/E[0]                  | reset_IBUF       |                2 |             12 |
|  clk_IBUF_BUFG                        | addr_reg/write_enable_reg_2[0] | reset_IBUF       |                2 |             12 |
|  clk_IBUF_BUFG                        | addr_reg/write_enable_reg_6[0] | reset_IBUF       |                5 |             12 |
|  clk_IBUF_BUFG                        |                                | reset_IBUF       |               13 |             48 |
+---------------------------------------+--------------------------------+------------------+------------------+----------------+


