<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/X86RegisterBankInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">X86RegisterBankInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="X86RegisterBankInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- X86RegisterBankInfo.cpp -----------------------------------*- C++ -*-==//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// This file implements the targeting of the RegisterBankInfo class for X86.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \todo This should be generated by TableGen.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86RegisterBankInfo_8h.html">X86RegisterBankInfo.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86InstrInfo_8h.html">X86InstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterBank_8h.html">llvm/CodeGen/GlobalISel/RegisterBank.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterBankInfo_8h.html">llvm/CodeGen/GlobalISel/RegisterBankInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="X86RegisterBankInfo_8cpp.html#a3184bd75cc7f72f64f0ed5364ba90b08">   20</a></span>&#160;<span class="preprocessor">#define GET_TARGET_REGBANK_IMPL</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;X86GenRegisterBank.inc&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// This file will be TableGen&#39;ed at some point.</span></div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="X86RegisterBankInfo_8cpp.html#a92646f1eb39ab50a3dd809238df1af93">   25</a></span>&#160;<span class="preprocessor">#define GET_TARGET_REGBANK_INFO_IMPL</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;X86GenRegisterBankInfo.def&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterBankInfo.html#a09e6becd5a0cf0c041d79f2b42ccb12a">   28</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterBankInfo.html#a09e6becd5a0cf0c041d79f2b42ccb12a">X86RegisterBankInfo::X86RegisterBankInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    : <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html">X86GenRegisterBankInfo</a>() {</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="comment">// validate RegBank initialization.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RBGPR = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(X86::GPRRegBankID);</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  (void)RBGPR;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(&amp;X86::GPRRegBank == &amp;RBGPR &amp;&amp; <span class="stringliteral">&quot;Incorrect RegBanks inizalization.&quot;</span>);</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="comment">// The GPR register bank is fully defined by all the registers in</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="comment">// GR64 + its subclasses.</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a class="code" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(*TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(X86::GR64RegClassID)) &amp;&amp;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;         <span class="stringliteral">&quot;Subclass not added?&quot;</span>);</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a class="code" href="classllvm_1_1RegisterBank.html#a92cdfea40c9dcc4eacc9bf32ea03d50e">getSize</a>() == 64 &amp;&amp; <span class="stringliteral">&quot;GPRs should hold up to 64-bit&quot;</span>);</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;}</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterBankInfo.html#ab806dd367ec2eea0a8203c5e6d13598f">   44</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterBankInfo.html#ab806dd367ec2eea0a8203c5e6d13598f">X86RegisterBankInfo::getRegBankFromRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC,</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                                            <a class="code" href="classllvm_1_1LLT.html">LLT</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keywordflow">if</span> (X86::GR8RegClass.hasSubClassEq(&amp;RC) ||</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;      X86::GR16RegClass.hasSubClassEq(&amp;RC) ||</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;      X86::GR32RegClass.hasSubClassEq(&amp;RC) ||</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;      X86::GR64RegClass.hasSubClassEq(&amp;RC) ||</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;      X86::LOW32_ADDR_ACCESSRegClass.hasSubClassEq(&amp;RC) ||</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;      X86::LOW32_ADDR_ACCESS_RBPRegClass.hasSubClassEq(&amp;RC))</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(X86::GPRRegBankID);</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keywordflow">if</span> (X86::FR32XRegClass.hasSubClassEq(&amp;RC) ||</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;      X86::FR64XRegClass.hasSubClassEq(&amp;RC) ||</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;      X86::VR128XRegClass.hasSubClassEq(&amp;RC) ||</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;      X86::VR256XRegClass.hasSubClassEq(&amp;RC) ||</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;      X86::VR512RegClass.hasSubClassEq(&amp;RC))</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(X86::VECRRegBankID);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported register kind yet.&quot;</span>);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;}</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835e">X86GenRegisterBankInfo::PartialMappingIdx</a></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classllvm_1_1X86GenRegisterBankInfo.html#aaadb7604e022e2f941fb64bb66231ff6">   66</a></span>&#160;<a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#aaadb7604e022e2f941fb64bb66231ff6">X86GenRegisterBankInfo::getPartialMappingIdx</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;Ty, <span class="keywordtype">bool</span> isFP) {</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordflow">if</span> ((Ty.<a class="code" href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">isScalar</a>() &amp;&amp; !isFP) || Ty.<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>()) {</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keywordflow">switch</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()) {</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eaafaaf3387e1a93b5199c45d14d5bca6b">PMI_GPR8</a>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eac4b7f35fc0e8e350f0450f038873620b">PMI_GPR16</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835ea1c4eb0d6cdcfc0d1a850089869deb2c5">PMI_GPR32</a>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835ea2eb2cc4a2054db95163a4314d8f76e77">PMI_GPR64</a>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eaa069edbdff0a5fab6c76a6d6ddc509c5">PMI_VEC128</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported register size.&quot;</span>);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    }</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">isScalar</a>()) {</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">switch</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()) {</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835ea5e43befd806a6206c7a8a1eb7dd74028">PMI_FP32</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835ea8295b519e55e50f7565da4b34180f902">PMI_FP64</a>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eaa069edbdff0a5fab6c76a6d6ddc509c5">PMI_VEC128</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported register size.&quot;</span>);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    }</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keywordflow">switch</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()) {</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eaa069edbdff0a5fab6c76a6d6ddc509c5">PMI_VEC128</a>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keywordflow">case</span> 256:</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eabdd3a87fb544ccea6a4fb1426442bb88">PMI_VEC256</a>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">case</span> 512:</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eaac2ead4ec2d624805c94759d0846afb6">PMI_VEC512</a>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported register size.&quot;</span>);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    }</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  }</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eada5478dcf2437406157c8b817ca0c9d4">PMI_None</a>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;}</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keywordtype">void</span> X86RegisterBankInfo::getInstrPartialMappingIdxs(</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">const</span> <span class="keywordtype">bool</span> isFP,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;PartialMappingIdx&gt;</a> &amp;OpRegBankIdx) {</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordtype">unsigned</span> NumOperands = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 0; Idx &lt; NumOperands; ++Idx) {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keyword">auto</span> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordflow">if</span> (!MO.isReg())</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;      OpRegBankIdx[Idx] = <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eada5478dcf2437406157c8b817ca0c9d4">PMI_None</a>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      OpRegBankIdx[Idx] = <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#aaadb7604e022e2f941fb64bb66231ff6">getPartialMappingIdx</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MO.getReg()), isFP);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  }</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;}</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="keywordtype">bool</span> X86RegisterBankInfo::getInstrValueMapping(</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;PartialMappingIdx&gt;</a> &amp;OpRegBankIdx,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const ValueMapping *&gt;</a> &amp;OpdsMapping) {</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keywordtype">unsigned</span> NumOperands = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 0; Idx &lt; NumOperands; ++Idx) {</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keyword">auto</span> Mapping = <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a15cd6ddf4411806df48b6b70a137571c">getValueMapping</a>(OpRegBankIdx[Idx], 1);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">if</span> (!Mapping-&gt;isValid())</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    OpdsMapping[Idx] = Mapping;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  }</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;}</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;X86RegisterBankInfo::getSameOperandsMapping(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                            <span class="keywordtype">bool</span> isFP)<span class="keyword"> const </span>{</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordtype">unsigned</span> NumOperands = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordflow">if</span> (NumOperands != 3 || (Ty != MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) ||</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;      (Ty != MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())))</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported operand mapping yet.&quot;</span>);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keyword">auto</span> Mapping = <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a15cd6ddf4411806df48b6b70a137571c">getValueMapping</a>(<a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#aaadb7604e022e2f941fb64bb66231ff6">getPartialMappingIdx</a>(Ty, isFP), 3);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(<a class="code" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a>, 1, Mapping, NumOperands);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;}</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterBankInfo.html#ab84d39303f3dab27a9cf03cd488b23c6">  162</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterBankInfo.html#ab84d39303f3dab27a9cf03cd488b23c6">X86RegisterBankInfo::getInstrMapping</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// Try the default logic for non-generic instructions that are either copies</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="comment">// or already have some operands assigned to banks.</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a2cdb63ce3baf9ea9a1f86aed27f40fe8">isPreISelGenericOpcode</a>(Opc) || Opc == TargetOpcode::G_PHI) {</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;Mapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">getInstrMappingImpl</a>(MI);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="keywordflow">if</span> (Mapping.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#af484a43d5e4fa2ff1f1790d06f2ca94d">isValid</a>())</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      <span class="keywordflow">return</span> Mapping;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  }</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ADD:</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SUB:</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_MUL:</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keywordflow">return</span> getSameOperandsMapping(MI, <span class="keyword">false</span>);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FADD:</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FSUB:</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FMUL:</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FDIV:</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordflow">return</span> getSameOperandsMapping(MI, <span class="keyword">true</span>);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SHL:</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_LSHR:</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ASHR: {</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordtype">unsigned</span> NumOperands = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keyword">auto</span> Mapping = <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a15cd6ddf4411806df48b6b70a137571c">getValueMapping</a>(<a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#aaadb7604e022e2f941fb64bb66231ff6">getPartialMappingIdx</a>(Ty, <span class="keyword">false</span>), 3);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(<a class="code" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a>, 1, Mapping, NumOperands);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  }</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  }</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordtype">unsigned</span> NumOperands = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;PartialMappingIdx, 4&gt;</a> OpRegBankIdx(NumOperands);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FPEXT:</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FPTRUNC:</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FCONSTANT:</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="comment">// Instruction having only floating-point operands (all scalars in VECRReg)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    getInstrPartialMappingIdxs(MI, MRI, <span class="comment">/* isFP */</span> <span class="keyword">true</span>, OpRegBankIdx);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SITOFP:</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FPTOSI: {</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="comment">// Some of the floating-point instructions have mixed GPR and FP operands:</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="comment">// fine-tune the computed mapping.</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keyword">auto</span> &amp;Op0 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="keyword">auto</span> &amp;Op1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty0 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Op0.getReg());</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty1 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Op1.getReg());</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keywordtype">bool</span> FirstArgIsFP = Opc == TargetOpcode::G_SITOFP;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordtype">bool</span> SecondArgIsFP = Opc == TargetOpcode::G_FPTOSI;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    OpRegBankIdx[0] = <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#aaadb7604e022e2f941fb64bb66231ff6">getPartialMappingIdx</a>(Ty0, <span class="comment">/* isFP */</span> FirstArgIsFP);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    OpRegBankIdx[1] = <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#aaadb7604e022e2f941fb64bb66231ff6">getPartialMappingIdx</a>(Ty1, <span class="comment">/* isFP */</span> SecondArgIsFP);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  }</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FCMP: {</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty1 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty2 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    (void)Ty2;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty1.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == Ty2.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &amp;&amp;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;           <span class="stringliteral">&quot;Mismatched operand sizes for G_FCMP&quot;</span>);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = Ty1.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    (void)Size;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Size == 32 || Size == 64) &amp;&amp; <span class="stringliteral">&quot;Unsupported size for G_FCMP&quot;</span>);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keyword">auto</span> FpRegBank = <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#aaadb7604e022e2f941fb64bb66231ff6">getPartialMappingIdx</a>(Ty1, <span class="comment">/* isFP */</span> <span class="keyword">true</span>);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    OpRegBankIdx = {<a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eaafaaf3387e1a93b5199c45d14d5bca6b">PMI_GPR8</a>,</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                    <span class="comment">/* Predicate */</span> <a class="code" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eada5478dcf2437406157c8b817ca0c9d4">PMI_None</a>, FpRegBank, FpRegBank};</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  }</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_TRUNC:</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ANYEXT: {</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keyword">auto</span> &amp;Op0 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keyword">auto</span> &amp;Op1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty0 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Op0.getReg());</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty1 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Op1.getReg());</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordtype">bool</span> isFPTrunc = (Ty0.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32 || Ty0.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64) &amp;&amp;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                     Ty1.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 128 &amp;&amp; Opc == TargetOpcode::G_TRUNC;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keywordtype">bool</span> isFPAnyExt =</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        Ty0.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 128 &amp;&amp;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        (Ty1.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32 || Ty1.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64) &amp;&amp;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        Opc == TargetOpcode::G_ANYEXT;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    getInstrPartialMappingIdxs(MI, MRI, <span class="comment">/* isFP */</span> isFPTrunc || isFPAnyExt,</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                               OpRegBankIdx);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  } <span class="keywordflow">break</span>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="comment">// Track the bank of each register, use NotFP mapping (all scalars in GPRs)</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    getInstrPartialMappingIdxs(MI, MRI, <span class="comment">/* isFP */</span> <span class="keyword">false</span>, OpRegBankIdx);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  }</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="comment">// Finally construct the computed mapping.</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping *, 8&gt;</a> OpdsMapping(NumOperands);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordflow">if</span> (!getInstrValueMapping(MI, OpRegBankIdx, OpdsMapping))</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">getInvalidInstructionMapping</a>();</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(<a class="code" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a>, <span class="comment">/* Cost */</span> 1,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                               <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping), NumOperands);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;}</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterBankInfo.html#a553f71b652dd1463c9d211ce07ef1e19">  272</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86RegisterBankInfo.html#a553f71b652dd1463c9d211ce07ef1e19">X86RegisterBankInfo::applyMappingImpl</a>(</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper)<span class="keyword"> const </span>{</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;}</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<a class="code" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterBankInfo.html#a513e6961f1f77e1fb018daaad0b43157">  278</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterBankInfo.html#a513e6961f1f77e1fb018daaad0b43157">X86RegisterBankInfo::getInstrAlternativeMappings</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>();</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *STI.<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_LOAD:</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_STORE:</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_IMPLICIT_DEF: {</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="comment">// we going to try to map 32/64 bit to PMI_FP32/PMI_FP64</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="keywordflow">if</span> (Size != 32 &amp;&amp; Size != 64)</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keywordtype">unsigned</span> NumOperands = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="comment">// Track the bank of each register, use FP mapping (all scalars in VEC)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;PartialMappingIdx, 4&gt;</a> OpRegBankIdx(NumOperands);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    getInstrPartialMappingIdxs(MI, MRI, <span class="comment">/* isFP */</span> <span class="keyword">true</span>, OpRegBankIdx);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="comment">// Finally construct the computed mapping.</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping *, 8&gt;</a> OpdsMapping(NumOperands);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordflow">if</span> (!getInstrValueMapping(MI, OpRegBankIdx, OpdsMapping))</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;Mapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        <span class="comment">/*ID*/</span> 1, <span class="comment">/*Cost*/</span> 1, <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping), NumOperands);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">InstructionMappings</a> AltMappings;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;Mapping);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="keywordflow">return</span> AltMappings;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  }</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  }</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">RegisterBankInfo::getInstrAlternativeMappings</a>(MI);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;}</div><div class="ttc" id="classllvm_1_1X86RegisterBankInfo_html_a513e6961f1f77e1fb018daaad0b43157"><div class="ttname"><a href="classllvm_1_1X86RegisterBankInfo.html#a513e6961f1f77e1fb018daaad0b43157">llvm::X86RegisterBankInfo::getInstrAlternativeMappings</a></div><div class="ttdeci">InstructionMappings getInstrAlternativeMappings(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Get the alternative mappings for MI. </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8cpp_source.html#l00278">X86RegisterBankInfo.cpp:278</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_ab899ee374f95aa9e56c35eae354f8188"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">llvm::RegisterBankInfo::getOperandsMapping</a></div><div class="ttdeci">const ValueMapping * getOperandsMapping(Iterator Begin, Iterator End) const</div><div class="ttdoc">Get the uniquely generated array of ValueMapping for the elements of between Begin and End...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00332">RegisterBankInfo.cpp:332</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a770de310123ae0228cf4e6a64e77f8f2"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">llvm::RegisterBankInfo::getInstructionMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstructionMapping(unsigned ID, unsigned Cost, const ValueMapping *OperandsMapping, unsigned NumOperands) const</div><div class="ttdoc">Method to get a uniquely generated InstructionMapping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00525">RegisterBankInfo.h:525</a></div></div>
<div class="ttc" id="RegisterBank_8h_html"><div class="ttname"><a href="RegisterBank_8h.html">RegisterBank.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a87849514193302b75f50a8092f94b98a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00123">TargetSubtargetInfo.h:123</a></div></div>
<div class="ttc" id="namespacellvm_html_a0f142a83956d874a948cff47f05906c5"><div class="ttname"><a href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">llvm::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Get the size in bits of Reg. </div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1InstructionMapping_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">llvm::RegisterBankInfo::InstructionMapping</a></div><div class="ttdoc">Helper class that represents how the value of an instruction may be mapped and what is the related co...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00188">RegisterBankInfo.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a06556397154ef3800c57f0e8dc4b602a"><div class="ttname"><a href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">llvm::LLT::isScalar</a></div><div class="ttdeci">bool isScalar() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00091">LowLevelTypeImpl.h:91</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterBankInfo_html_a09e6becd5a0cf0c041d79f2b42ccb12a"><div class="ttname"><a href="classllvm_1_1X86RegisterBankInfo.html#a09e6becd5a0cf0c041d79f2b42ccb12a">llvm::X86RegisterBankInfo::X86RegisterBankInfo</a></div><div class="ttdeci">X86RegisterBankInfo(const TargetRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8cpp_source.html#l00028">X86RegisterBankInfo.cpp:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2d82b368180ebfc984ea84c15d7cba51"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(unsigned Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00729">MachineRegisterInfo.h:729</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1OperandsMapper_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">llvm::RegisterBankInfo::OperandsMapper</a></div><div class="ttdoc">Helper class used to get/create the virtual registers that will be used to replace the MachineOperand...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00279">RegisterBankInfo.h:279</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterBankInfo_html_ab806dd367ec2eea0a8203c5e6d13598f"><div class="ttname"><a href="classllvm_1_1X86RegisterBankInfo.html#ab806dd367ec2eea0a8203c5e6d13598f">llvm::X86RegisterBankInfo::getRegBankFromRegClass</a></div><div class="ttdeci">const RegisterBank &amp; getRegBankFromRegClass(const TargetRegisterClass &amp;RC, LLT) const override</div><div class="ttdoc">Get a register bank that covers RC. </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8cpp_source.html#l00044">X86RegisterBankInfo.cpp:44</a></div></div>
<div class="ttc" id="classllvm_1_1X86GenRegisterBankInfo_html_a1acd0493dc24f9b57548b0a87420835eada5478dcf2437406157c8b817ca0c9d4"><div class="ttname"><a href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eada5478dcf2437406157c8b817ca0c9d4">llvm::X86GenRegisterBankInfo::PMI_None</a></div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8h_source.html#l00034">X86RegisterBankInfo.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a55ad07e4cbe29bea4cb69b78472b690e"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">llvm::TargetRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned i) const</div><div class="ttdoc">Returns the register class associated with the enumeration value. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00671">TargetRegisterInfo.h:671</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_aa0393eeb48bb9235b4fc40b19ebb52f1"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">llvm::RegisterBank::covers</a></div><div class="ttdeci">bool covers(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Check whether this register bank covers RC. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8cpp_source.html#l00060">RegisterBank.cpp:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1X86GenRegisterBankInfo_html_a1acd0493dc24f9b57548b0a87420835eaac2ead4ec2d624805c94759d0846afb6"><div class="ttname"><a href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eaac2ead4ec2d624805c94759d0846afb6">llvm::X86GenRegisterBankInfo::PMI_VEC512</a></div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8h_source.html#l00043">X86RegisterBankInfo.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1X86GenRegisterBankInfo_html_aaadb7604e022e2f941fb64bb66231ff6"><div class="ttname"><a href="classllvm_1_1X86GenRegisterBankInfo.html#aaadb7604e022e2f941fb64bb66231ff6">llvm::X86GenRegisterBankInfo::getPartialMappingIdx</a></div><div class="ttdeci">static PartialMappingIdx getPartialMappingIdx(const LLT &amp;Ty, bool isFP)</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8cpp_source.html#l00066">X86RegisterBankInfo.cpp:66</a></div></div>
<div class="ttc" id="classllvm_1_1X86GenRegisterBankInfo_html_a1acd0493dc24f9b57548b0a87420835ea2eb2cc4a2054db95163a4314d8f76e77"><div class="ttname"><a href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835ea2eb2cc4a2054db95163a4314d8f76e77">llvm::X86GenRegisterBankInfo::PMI_GPR64</a></div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8h_source.html#l00038">X86RegisterBankInfo.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1X86GenRegisterBankInfo_html_a1acd0493dc24f9b57548b0a87420835ea1c4eb0d6cdcfc0d1a850089869deb2c5"><div class="ttname"><a href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835ea1c4eb0d6cdcfc0d1a850089869deb2c5">llvm::X86GenRegisterBankInfo::PMI_GPR32</a></div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8h_source.html#l00037">X86RegisterBankInfo.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1X86GenRegisterBankInfo_html_a15cd6ddf4411806df48b6b70a137571c"><div class="ttname"><a href="classllvm_1_1X86GenRegisterBankInfo.html#a15cd6ddf4411806df48b6b70a137571c">llvm::X86GenRegisterBankInfo::getValueMapping</a></div><div class="ttdeci">static const RegisterBankInfo::ValueMapping * getValueMapping(PartialMappingIdx Idx, unsigned NumOperands)</div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_aa605d55f5ab40b52656485b845704cda"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">llvm::RegisterBankInfo::getInvalidInstructionMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInvalidInstructionMapping() const</div><div class="ttdoc">Method to get a uniquely generated invalid InstructionMapping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00533">RegisterBankInfo.h:533</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="X86InstrInfo_8h_html"><div class="ttname"><a href="X86InstrInfo_8h.html">X86InstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1X86GenRegisterBankInfo_html_a1acd0493dc24f9b57548b0a87420835eac4b7f35fc0e8e350f0450f038873620b"><div class="ttname"><a href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eac4b7f35fc0e8e350f0450f038873620b">llvm::X86GenRegisterBankInfo::PMI_GPR16</a></div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8h_source.html#l00036">X86RegisterBankInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_abe7d332de484fcc6cdc4c2a5e7bdd31b"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">llvm::RegisterBankInfo::DefaultMappingID</a></div><div class="ttdeci">static const unsigned DefaultMappingID</div><div class="ttdoc">Identifier used when the related instruction mapping instance is generated by target independent code...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00651">RegisterBankInfo.h:651</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterBankInfo_html_a553f71b652dd1463c9d211ce07ef1e19"><div class="ttname"><a href="classllvm_1_1X86RegisterBankInfo.html#a553f71b652dd1463c9d211ce07ef1e19">llvm::X86RegisterBankInfo::applyMappingImpl</a></div><div class="ttdeci">void applyMappingImpl(const OperandsMapper &amp;OpdMapper) const override</div><div class="ttdoc">See RegisterBankInfo::applyMapping. </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8cpp_source.html#l00272">X86RegisterBankInfo.cpp:272</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1X86GenRegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8h_source.html#l00025">X86RegisterBankInfo.h:25</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="X86RegisterBankInfo_8h_html"><div class="ttname"><a href="X86RegisterBankInfo_8h.html">X86RegisterBankInfo.h</a></div><div class="ttdoc">This file declares the targeting of the RegisterBankInfo class for X86. </div></div>
<div class="ttc" id="classllvm_1_1X86GenRegisterBankInfo_html_a1acd0493dc24f9b57548b0a87420835ea8295b519e55e50f7565da4b34180f902"><div class="ttname"><a href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835ea8295b519e55e50f7565da4b34180f902">llvm::X86GenRegisterBankInfo::PMI_FP64</a></div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8h_source.html#l00040">X86RegisterBankInfo.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1InstructionMapping_html_af484a43d5e4fa2ff1f1790d06f2ca94d"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#af484a43d5e4fa2ff1f1790d06f2ca94d">llvm::RegisterBankInfo::InstructionMapping::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Check whether this object is valid. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00253">RegisterBankInfo.h:253</a></div></div>
<div class="ttc" id="classllvm_1_1X86GenRegisterBankInfo_html_a1acd0493dc24f9b57548b0a87420835ea5e43befd806a6206c7a8a1eb7dd74028"><div class="ttname"><a href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835ea5e43befd806a6206c7a8a1eb7dd74028">llvm::X86GenRegisterBankInfo::PMI_FP32</a></div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8h_source.html#l00039">X86RegisterBankInfo.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1X86GenRegisterBankInfo_html_a1acd0493dc24f9b57548b0a87420835e"><div class="ttname"><a href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835e">llvm::X86GenRegisterBankInfo::PartialMappingIdx</a></div><div class="ttdeci">PartialMappingIdx</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8h_source.html#l00033">X86RegisterBankInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a53a37d4bce0298f3ec4099611c75d7ac"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">llvm::RegisterBankInfo::getRegBank</a></div><div class="ttdeci">RegisterBank &amp; getRegBank(unsigned ID)</div><div class="ttdoc">Get the register bank identified by ID. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00431">RegisterBankInfo.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a5c8b942e0a2e8ebef5a138c8d3c4462c"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">llvm::RegisterBankInfo::applyDefaultMapping</a></div><div class="ttdeci">static void applyDefaultMapping(const OperandsMapper &amp;OpdMapper)</div><div class="ttdoc">Helper method to apply something that is like the default mapping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00439">RegisterBankInfo.cpp:439</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_aed5a9e2fb06e721479c6334077116c33"><div class="ttname"><a href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00108">LowLevelTypeImpl.h:108</a></div></div>
<div class="ttc" id="RegisterBankInfo_8h_html"><div class="ttname"><a href="RegisterBankInfo_8h.html">RegisterBankInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterBankInfo_html_ab84d39303f3dab27a9cf03cd488b23c6"><div class="ttname"><a href="classllvm_1_1X86RegisterBankInfo.html#ab84d39303f3dab27a9cf03cd488b23c6">llvm::X86RegisterBankInfo::getInstrMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMapping(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Get the mapping of the different operands of MI on the register bank. </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8cpp_source.html#l00162">X86RegisterBankInfo.cpp:162</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_af3b308e1bfe401f83513bb51e24a1911"><div class="ttname"><a href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">llvm::LLT::isPointer</a></div><div class="ttdeci">bool isPointer() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00093">LowLevelTypeImpl.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a104c33de0485a9518a9cae99b7023c84"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">llvm::RegisterBankInfo::getInstrAlternativeMappings</a></div><div class="ttdeci">virtual InstructionMappings getInstrAlternativeMappings(const MachineInstr &amp;MI) const</div><div class="ttdoc">Get the alternative mappings for MI. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00434">RegisterBankInfo.cpp:434</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_af5535a05921d5db8486cc4ce527b066f"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">llvm::RegisterBankInfo::getInstrMappingImpl</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMappingImpl(const MachineInstr &amp;MI) const</div><div class="ttdoc">Try to get the mapping of MI. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00162">RegisterBankInfo.cpp:162</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_a92cdfea40c9dcc4eacc9bf32ea03d50e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#a92cdfea40c9dcc4eacc9bf32ea03d50e">llvm::RegisterBank::getSize</a></div><div class="ttdeci">unsigned getSize() const</div><div class="ttdoc">Get the maximal size in bits that fits in this register bank. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00054">RegisterBank.h:54</a></div></div>
<div class="ttc" id="namespacellvm_html_a2cdb63ce3baf9ea9a1f86aed27f40fe8"><div class="ttname"><a href="namespacellvm.html#a2cdb63ce3baf9ea9a1f86aed27f40fe8">llvm::isPreISelGenericOpcode</a></div><div class="ttdeci">bool isPreISelGenericOpcode(unsigned Opcode)</div><div class="ttdoc">Check whether the given Opcode is a generic opcode that is not supposed to appear after ISel...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00030">TargetOpcodes.h:30</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1X86GenRegisterBankInfo_html_a1acd0493dc24f9b57548b0a87420835eabdd3a87fb544ccea6a4fb1426442bb88"><div class="ttname"><a href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eabdd3a87fb544ccea6a4fb1426442bb88">llvm::X86GenRegisterBankInfo::PMI_VEC256</a></div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8h_source.html#l00042">X86RegisterBankInfo.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1X86GenRegisterBankInfo_html_a1acd0493dc24f9b57548b0a87420835eaafaaf3387e1a93b5199c45d14d5bca6b"><div class="ttname"><a href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eaafaaf3387e1a93b5199c45d14d5bca6b">llvm::X86GenRegisterBankInfo::PMI_GPR8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8h_source.html#l00035">X86RegisterBankInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1X86GenRegisterBankInfo_html_a1acd0493dc24f9b57548b0a87420835eaa069edbdff0a5fab6c76a6d6ddc509c5"><div class="ttname"><a href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eaa069edbdff0a5fab6c76a6d6ddc509c5">llvm::X86GenRegisterBankInfo::PMI_VEC128</a></div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterBankInfo_8h_source.html#l00041">X86RegisterBankInfo.h:41</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:13:16 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
