
dc motor2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000045b8  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800474c  0800474c  0000574c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800477c  0800477c  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800477c  0800477c  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800477c  0800477c  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800477c  0800477c  0000577c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004780  08004780  00005780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004784  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000600c  2**0
                  CONTENTS
 10 .bss          000000c0  2000000c  2000000c  0000600c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000cc  200000cc  0000600c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b180  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000019c8  00000000  00000000  000111bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b20  00000000  00000000  00012b88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008a6  00000000  00000000  000136a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020159  00000000  00000000  00013f4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e9b8  00000000  00000000  000340a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ca8b6  00000000  00000000  00042a5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010d315  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002e88  00000000  00000000  0010d358  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  001101e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08004734 	.word	0x08004734

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08004734 	.word	0x08004734

080001d4 <main>:
  */

uint32_t adc_val = 0;

int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b082      	sub	sp, #8
 80001d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001da:	f000 faed 	bl	80007b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001de:	f000 f83b 	bl	8000258 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e2:	f000 f99b 	bl	800051c <MX_GPIO_Init>
  MX_ADC1_Init();
 80001e6:	f000 f899 	bl	800031c <MX_ADC1_Init>
  MX_TIM1_Init();
 80001ea:	f000 f907 	bl	80003fc <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 80001ee:	4816      	ldr	r0, [pc, #88]	@ (8000248 <main+0x74>)
 80001f0:	f003 faa4 	bl	800373c <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80001f4:	2108      	movs	r1, #8
 80001f6:	4814      	ldr	r0, [pc, #80]	@ (8000248 <main+0x74>)
 80001f8:	f003 fb68 	bl	80038cc <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_Start(&hadc1);
 80001fc:	4813      	ldr	r0, [pc, #76]	@ (800024c <main+0x78>)
 80001fe:	f000 fd5f 	bl	8000cc0 <HAL_ADC_Start>
	    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000202:	f04f 31ff 	mov.w	r1, #4294967295
 8000206:	4811      	ldr	r0, [pc, #68]	@ (800024c <main+0x78>)
 8000208:	f000 fe70 	bl	8000eec <HAL_ADC_PollForConversion>
	    adc_val = HAL_ADC_GetValue(&hadc1);  // 0-4095
 800020c:	480f      	ldr	r0, [pc, #60]	@ (800024c <main+0x78>)
 800020e:	f000 ff6f 	bl	80010f0 <HAL_ADC_GetValue>
 8000212:	4603      	mov	r3, r0
 8000214:	4a0e      	ldr	r2, [pc, #56]	@ (8000250 <main+0x7c>)
 8000216:	6013      	str	r3, [r2, #0]

	    uint32_t pwm_val = (adc_val * __HAL_TIM_GET_AUTORELOAD(&htim1)) / 4095;
 8000218:	4b0b      	ldr	r3, [pc, #44]	@ (8000248 <main+0x74>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800021e:	4a0c      	ldr	r2, [pc, #48]	@ (8000250 <main+0x7c>)
 8000220:	6812      	ldr	r2, [r2, #0]
 8000222:	fb03 f202 	mul.w	r2, r3, r2
 8000226:	4b0b      	ldr	r3, [pc, #44]	@ (8000254 <main+0x80>)
 8000228:	fba3 1302 	umull	r1, r3, r3, r2
 800022c:	1ad2      	subs	r2, r2, r3
 800022e:	0852      	lsrs	r2, r2, #1
 8000230:	4413      	add	r3, r2
 8000232:	0adb      	lsrs	r3, r3, #11
 8000234:	607b      	str	r3, [r7, #4]

	    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pwm_val);
 8000236:	4b04      	ldr	r3, [pc, #16]	@ (8000248 <main+0x74>)
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	687a      	ldr	r2, [r7, #4]
 800023c:	63da      	str	r2, [r3, #60]	@ 0x3c

	    HAL_Delay(10);  // optional debounce
 800023e:	200a      	movs	r0, #10
 8000240:	f000 fb20 	bl	8000884 <HAL_Delay>
  {
 8000244:	bf00      	nop
 8000246:	e7d9      	b.n	80001fc <main+0x28>
 8000248:	20000078 	.word	0x20000078
 800024c:	20000028 	.word	0x20000028
 8000250:	200000c4 	.word	0x200000c4
 8000254:	00100101 	.word	0x00100101

08000258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b0a6      	sub	sp, #152	@ 0x98
 800025c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800025e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000262:	2228      	movs	r2, #40	@ 0x28
 8000264:	2100      	movs	r1, #0
 8000266:	4618      	mov	r0, r3
 8000268:	f004 fa38 	bl	80046dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800026c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000270:	2200      	movs	r2, #0
 8000272:	601a      	str	r2, [r3, #0]
 8000274:	605a      	str	r2, [r3, #4]
 8000276:	609a      	str	r2, [r3, #8]
 8000278:	60da      	str	r2, [r3, #12]
 800027a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800027c:	1d3b      	adds	r3, r7, #4
 800027e:	2258      	movs	r2, #88	@ 0x58
 8000280:	2100      	movs	r1, #0
 8000282:	4618      	mov	r0, r3
 8000284:	f004 fa2a 	bl	80046dc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000288:	2302      	movs	r3, #2
 800028a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800028c:	2301      	movs	r3, #1
 800028e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000290:	2310      	movs	r3, #16
 8000292:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000296:	2302      	movs	r3, #2
 8000298:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800029c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80002a0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002a4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80002a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002ac:	2300      	movs	r3, #0
 80002ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80002b6:	4618      	mov	r0, r3
 80002b8:	f001 fe3e 	bl	8001f38 <HAL_RCC_OscConfig>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d001      	beq.n	80002c6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002c2:	f000 f94f 	bl	8000564 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c6:	230f      	movs	r3, #15
 80002c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ca:	2302      	movs	r3, #2
 80002cc:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ce:	2300      	movs	r3, #0
 80002d0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002d6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d8:	2300      	movs	r3, #0
 80002da:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002dc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80002e0:	2102      	movs	r1, #2
 80002e2:	4618      	mov	r0, r3
 80002e4:	f002 fe4c 	bl	8002f80 <HAL_RCC_ClockConfig>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d001      	beq.n	80002f2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80002ee:	f000 f939 	bl	8000564 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_ADC12;
 80002f2:	f44f 5384 	mov.w	r3, #4224	@ 0x1080
 80002f6:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80002f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80002fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80002fe:	2300      	movs	r3, #0
 8000300:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000302:	1d3b      	adds	r3, r7, #4
 8000304:	4618      	mov	r0, r3
 8000306:	f002 fffd 	bl	8003304 <HAL_RCCEx_PeriphCLKConfig>
 800030a:	4603      	mov	r3, r0
 800030c:	2b00      	cmp	r3, #0
 800030e:	d001      	beq.n	8000314 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000310:	f000 f928 	bl	8000564 <Error_Handler>
  }
}
 8000314:	bf00      	nop
 8000316:	3798      	adds	r7, #152	@ 0x98
 8000318:	46bd      	mov	sp, r7
 800031a:	bd80      	pop	{r7, pc}

0800031c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	b08a      	sub	sp, #40	@ 0x28
 8000320:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000322:	f107 031c 	add.w	r3, r7, #28
 8000326:	2200      	movs	r2, #0
 8000328:	601a      	str	r2, [r3, #0]
 800032a:	605a      	str	r2, [r3, #4]
 800032c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800032e:	1d3b      	adds	r3, r7, #4
 8000330:	2200      	movs	r2, #0
 8000332:	601a      	str	r2, [r3, #0]
 8000334:	605a      	str	r2, [r3, #4]
 8000336:	609a      	str	r2, [r3, #8]
 8000338:	60da      	str	r2, [r3, #12]
 800033a:	611a      	str	r2, [r3, #16]
 800033c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800033e:	4b2e      	ldr	r3, [pc, #184]	@ (80003f8 <MX_ADC1_Init+0xdc>)
 8000340:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000344:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000346:	4b2c      	ldr	r3, [pc, #176]	@ (80003f8 <MX_ADC1_Init+0xdc>)
 8000348:	2200      	movs	r2, #0
 800034a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800034c:	4b2a      	ldr	r3, [pc, #168]	@ (80003f8 <MX_ADC1_Init+0xdc>)
 800034e:	2200      	movs	r2, #0
 8000350:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000352:	4b29      	ldr	r3, [pc, #164]	@ (80003f8 <MX_ADC1_Init+0xdc>)
 8000354:	2200      	movs	r2, #0
 8000356:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000358:	4b27      	ldr	r3, [pc, #156]	@ (80003f8 <MX_ADC1_Init+0xdc>)
 800035a:	2200      	movs	r2, #0
 800035c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800035e:	4b26      	ldr	r3, [pc, #152]	@ (80003f8 <MX_ADC1_Init+0xdc>)
 8000360:	2200      	movs	r2, #0
 8000362:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000366:	4b24      	ldr	r3, [pc, #144]	@ (80003f8 <MX_ADC1_Init+0xdc>)
 8000368:	2200      	movs	r2, #0
 800036a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800036c:	4b22      	ldr	r3, [pc, #136]	@ (80003f8 <MX_ADC1_Init+0xdc>)
 800036e:	2201      	movs	r2, #1
 8000370:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000372:	4b21      	ldr	r3, [pc, #132]	@ (80003f8 <MX_ADC1_Init+0xdc>)
 8000374:	2200      	movs	r2, #0
 8000376:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000378:	4b1f      	ldr	r3, [pc, #124]	@ (80003f8 <MX_ADC1_Init+0xdc>)
 800037a:	2201      	movs	r2, #1
 800037c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800037e:	4b1e      	ldr	r3, [pc, #120]	@ (80003f8 <MX_ADC1_Init+0xdc>)
 8000380:	2200      	movs	r2, #0
 8000382:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000386:	4b1c      	ldr	r3, [pc, #112]	@ (80003f8 <MX_ADC1_Init+0xdc>)
 8000388:	2204      	movs	r2, #4
 800038a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800038c:	4b1a      	ldr	r3, [pc, #104]	@ (80003f8 <MX_ADC1_Init+0xdc>)
 800038e:	2200      	movs	r2, #0
 8000390:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000392:	4b19      	ldr	r3, [pc, #100]	@ (80003f8 <MX_ADC1_Init+0xdc>)
 8000394:	2200      	movs	r2, #0
 8000396:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000398:	4817      	ldr	r0, [pc, #92]	@ (80003f8 <MX_ADC1_Init+0xdc>)
 800039a:	f000 fa97 	bl	80008cc <HAL_ADC_Init>
 800039e:	4603      	mov	r3, r0
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d001      	beq.n	80003a8 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80003a4:	f000 f8de 	bl	8000564 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80003a8:	2300      	movs	r3, #0
 80003aa:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80003ac:	f107 031c 	add.w	r3, r7, #28
 80003b0:	4619      	mov	r1, r3
 80003b2:	4811      	ldr	r0, [pc, #68]	@ (80003f8 <MX_ADC1_Init+0xdc>)
 80003b4:	f001 f994 	bl	80016e0 <HAL_ADCEx_MultiModeConfigChannel>
 80003b8:	4603      	mov	r3, r0
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d001      	beq.n	80003c2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80003be:	f000 f8d1 	bl	8000564 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80003c2:	2301      	movs	r3, #1
 80003c4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003c6:	2301      	movs	r3, #1
 80003c8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80003ca:	2300      	movs	r3, #0
 80003cc:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80003ce:	2300      	movs	r3, #0
 80003d0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80003d2:	2300      	movs	r3, #0
 80003d4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80003d6:	2300      	movs	r3, #0
 80003d8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003da:	1d3b      	adds	r3, r7, #4
 80003dc:	4619      	mov	r1, r3
 80003de:	4806      	ldr	r0, [pc, #24]	@ (80003f8 <MX_ADC1_Init+0xdc>)
 80003e0:	f000 fe94 	bl	800110c <HAL_ADC_ConfigChannel>
 80003e4:	4603      	mov	r3, r0
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d001      	beq.n	80003ee <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80003ea:	f000 f8bb 	bl	8000564 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003ee:	bf00      	nop
 80003f0:	3728      	adds	r7, #40	@ 0x28
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bd80      	pop	{r7, pc}
 80003f6:	bf00      	nop
 80003f8:	20000028 	.word	0x20000028

080003fc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b096      	sub	sp, #88	@ 0x58
 8000400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000402:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000406:	2200      	movs	r2, #0
 8000408:	601a      	str	r2, [r3, #0]
 800040a:	605a      	str	r2, [r3, #4]
 800040c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800040e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000412:	2200      	movs	r2, #0
 8000414:	601a      	str	r2, [r3, #0]
 8000416:	605a      	str	r2, [r3, #4]
 8000418:	609a      	str	r2, [r3, #8]
 800041a:	60da      	str	r2, [r3, #12]
 800041c:	611a      	str	r2, [r3, #16]
 800041e:	615a      	str	r2, [r3, #20]
 8000420:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000422:	1d3b      	adds	r3, r7, #4
 8000424:	222c      	movs	r2, #44	@ 0x2c
 8000426:	2100      	movs	r1, #0
 8000428:	4618      	mov	r0, r3
 800042a:	f004 f957 	bl	80046dc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800042e:	4b39      	ldr	r3, [pc, #228]	@ (8000514 <MX_TIM1_Init+0x118>)
 8000430:	4a39      	ldr	r2, [pc, #228]	@ (8000518 <MX_TIM1_Init+0x11c>)
 8000432:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8000434:	4b37      	ldr	r3, [pc, #220]	@ (8000514 <MX_TIM1_Init+0x118>)
 8000436:	2247      	movs	r2, #71	@ 0x47
 8000438:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800043a:	4b36      	ldr	r3, [pc, #216]	@ (8000514 <MX_TIM1_Init+0x118>)
 800043c:	2200      	movs	r2, #0
 800043e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000440:	4b34      	ldr	r3, [pc, #208]	@ (8000514 <MX_TIM1_Init+0x118>)
 8000442:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000446:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000448:	4b32      	ldr	r3, [pc, #200]	@ (8000514 <MX_TIM1_Init+0x118>)
 800044a:	2200      	movs	r2, #0
 800044c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800044e:	4b31      	ldr	r3, [pc, #196]	@ (8000514 <MX_TIM1_Init+0x118>)
 8000450:	2200      	movs	r2, #0
 8000452:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000454:	4b2f      	ldr	r3, [pc, #188]	@ (8000514 <MX_TIM1_Init+0x118>)
 8000456:	2200      	movs	r2, #0
 8000458:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800045a:	482e      	ldr	r0, [pc, #184]	@ (8000514 <MX_TIM1_Init+0x118>)
 800045c:	f003 f9de 	bl	800381c <HAL_TIM_PWM_Init>
 8000460:	4603      	mov	r3, r0
 8000462:	2b00      	cmp	r3, #0
 8000464:	d001      	beq.n	800046a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000466:	f000 f87d 	bl	8000564 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800046a:	2300      	movs	r3, #0
 800046c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800046e:	2300      	movs	r3, #0
 8000470:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000472:	2300      	movs	r3, #0
 8000474:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000476:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800047a:	4619      	mov	r1, r3
 800047c:	4825      	ldr	r0, [pc, #148]	@ (8000514 <MX_TIM1_Init+0x118>)
 800047e:	f004 f81b 	bl	80044b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000482:	4603      	mov	r3, r0
 8000484:	2b00      	cmp	r3, #0
 8000486:	d001      	beq.n	800048c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000488:	f000 f86c 	bl	8000564 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800048c:	2360      	movs	r3, #96	@ 0x60
 800048e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000490:	2300      	movs	r3, #0
 8000492:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000494:	2300      	movs	r3, #0
 8000496:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000498:	2300      	movs	r3, #0
 800049a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800049c:	2300      	movs	r3, #0
 800049e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80004a0:	2300      	movs	r3, #0
 80004a2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80004a4:	2300      	movs	r3, #0
 80004a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80004a8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80004ac:	2208      	movs	r2, #8
 80004ae:	4619      	mov	r1, r3
 80004b0:	4818      	ldr	r0, [pc, #96]	@ (8000514 <MX_TIM1_Init+0x118>)
 80004b2:	f003 fb17 	bl	8003ae4 <HAL_TIM_PWM_ConfigChannel>
 80004b6:	4603      	mov	r3, r0
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d001      	beq.n	80004c0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80004bc:	f000 f852 	bl	8000564 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80004c0:	2300      	movs	r3, #0
 80004c2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80004c4:	2300      	movs	r3, #0
 80004c6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80004c8:	2300      	movs	r3, #0
 80004ca:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80004cc:	2300      	movs	r3, #0
 80004ce:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80004d0:	2300      	movs	r3, #0
 80004d2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80004d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80004d8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80004da:	2300      	movs	r3, #0
 80004dc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80004de:	2300      	movs	r3, #0
 80004e0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80004e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80004e6:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80004e8:	2300      	movs	r3, #0
 80004ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80004ec:	2300      	movs	r3, #0
 80004ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80004f0:	1d3b      	adds	r3, r7, #4
 80004f2:	4619      	mov	r1, r3
 80004f4:	4807      	ldr	r0, [pc, #28]	@ (8000514 <MX_TIM1_Init+0x118>)
 80004f6:	f004 f86b 	bl	80045d0 <HAL_TIMEx_ConfigBreakDeadTime>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d001      	beq.n	8000504 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8000500:	f000 f830 	bl	8000564 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000504:	4803      	ldr	r0, [pc, #12]	@ (8000514 <MX_TIM1_Init+0x118>)
 8000506:	f000 f8b3 	bl	8000670 <HAL_TIM_MspPostInit>

}
 800050a:	bf00      	nop
 800050c:	3758      	adds	r7, #88	@ 0x58
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	20000078 	.word	0x20000078
 8000518:	40012c00 	.word	0x40012c00

0800051c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800051c:	b480      	push	{r7}
 800051e:	b083      	sub	sp, #12
 8000520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000522:	4b0f      	ldr	r3, [pc, #60]	@ (8000560 <MX_GPIO_Init+0x44>)
 8000524:	695b      	ldr	r3, [r3, #20]
 8000526:	4a0e      	ldr	r2, [pc, #56]	@ (8000560 <MX_GPIO_Init+0x44>)
 8000528:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800052c:	6153      	str	r3, [r2, #20]
 800052e:	4b0c      	ldr	r3, [pc, #48]	@ (8000560 <MX_GPIO_Init+0x44>)
 8000530:	695b      	ldr	r3, [r3, #20]
 8000532:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000536:	607b      	str	r3, [r7, #4]
 8000538:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800053a:	4b09      	ldr	r3, [pc, #36]	@ (8000560 <MX_GPIO_Init+0x44>)
 800053c:	695b      	ldr	r3, [r3, #20]
 800053e:	4a08      	ldr	r2, [pc, #32]	@ (8000560 <MX_GPIO_Init+0x44>)
 8000540:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000544:	6153      	str	r3, [r2, #20]
 8000546:	4b06      	ldr	r3, [pc, #24]	@ (8000560 <MX_GPIO_Init+0x44>)
 8000548:	695b      	ldr	r3, [r3, #20]
 800054a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800054e:	603b      	str	r3, [r7, #0]
 8000550:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000552:	bf00      	nop
 8000554:	370c      	adds	r7, #12
 8000556:	46bd      	mov	sp, r7
 8000558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop
 8000560:	40021000 	.word	0x40021000

08000564 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000568:	b672      	cpsid	i
}
 800056a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800056c:	bf00      	nop
 800056e:	e7fd      	b.n	800056c <Error_Handler+0x8>

08000570 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000576:	4b0f      	ldr	r3, [pc, #60]	@ (80005b4 <HAL_MspInit+0x44>)
 8000578:	699b      	ldr	r3, [r3, #24]
 800057a:	4a0e      	ldr	r2, [pc, #56]	@ (80005b4 <HAL_MspInit+0x44>)
 800057c:	f043 0301 	orr.w	r3, r3, #1
 8000580:	6193      	str	r3, [r2, #24]
 8000582:	4b0c      	ldr	r3, [pc, #48]	@ (80005b4 <HAL_MspInit+0x44>)
 8000584:	699b      	ldr	r3, [r3, #24]
 8000586:	f003 0301 	and.w	r3, r3, #1
 800058a:	607b      	str	r3, [r7, #4]
 800058c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800058e:	4b09      	ldr	r3, [pc, #36]	@ (80005b4 <HAL_MspInit+0x44>)
 8000590:	69db      	ldr	r3, [r3, #28]
 8000592:	4a08      	ldr	r2, [pc, #32]	@ (80005b4 <HAL_MspInit+0x44>)
 8000594:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000598:	61d3      	str	r3, [r2, #28]
 800059a:	4b06      	ldr	r3, [pc, #24]	@ (80005b4 <HAL_MspInit+0x44>)
 800059c:	69db      	ldr	r3, [r3, #28]
 800059e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005a2:	603b      	str	r3, [r7, #0]
 80005a4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80005a6:	2007      	movs	r0, #7
 80005a8:	f001 fb08 	bl	8001bbc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005ac:	bf00      	nop
 80005ae:	3708      	adds	r7, #8
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	40021000 	.word	0x40021000

080005b8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b08a      	sub	sp, #40	@ 0x28
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c0:	f107 0314 	add.w	r3, r7, #20
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	605a      	str	r2, [r3, #4]
 80005ca:	609a      	str	r2, [r3, #8]
 80005cc:	60da      	str	r2, [r3, #12]
 80005ce:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80005d8:	d124      	bne.n	8000624 <HAL_ADC_MspInit+0x6c>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80005da:	4b14      	ldr	r3, [pc, #80]	@ (800062c <HAL_ADC_MspInit+0x74>)
 80005dc:	695b      	ldr	r3, [r3, #20]
 80005de:	4a13      	ldr	r2, [pc, #76]	@ (800062c <HAL_ADC_MspInit+0x74>)
 80005e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005e4:	6153      	str	r3, [r2, #20]
 80005e6:	4b11      	ldr	r3, [pc, #68]	@ (800062c <HAL_ADC_MspInit+0x74>)
 80005e8:	695b      	ldr	r3, [r3, #20]
 80005ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005ee:	613b      	str	r3, [r7, #16]
 80005f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f2:	4b0e      	ldr	r3, [pc, #56]	@ (800062c <HAL_ADC_MspInit+0x74>)
 80005f4:	695b      	ldr	r3, [r3, #20]
 80005f6:	4a0d      	ldr	r2, [pc, #52]	@ (800062c <HAL_ADC_MspInit+0x74>)
 80005f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005fc:	6153      	str	r3, [r2, #20]
 80005fe:	4b0b      	ldr	r3, [pc, #44]	@ (800062c <HAL_ADC_MspInit+0x74>)
 8000600:	695b      	ldr	r3, [r3, #20]
 8000602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000606:	60fb      	str	r3, [r7, #12]
 8000608:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800060a:	2301      	movs	r3, #1
 800060c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800060e:	2303      	movs	r3, #3
 8000610:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000612:	2300      	movs	r3, #0
 8000614:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000616:	f107 0314 	add.w	r3, r7, #20
 800061a:	4619      	mov	r1, r3
 800061c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000620:	f001 fb00 	bl	8001c24 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000624:	bf00      	nop
 8000626:	3728      	adds	r7, #40	@ 0x28
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	40021000 	.word	0x40021000

08000630 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000630:	b480      	push	{r7}
 8000632:	b085      	sub	sp, #20
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	4a0a      	ldr	r2, [pc, #40]	@ (8000668 <HAL_TIM_PWM_MspInit+0x38>)
 800063e:	4293      	cmp	r3, r2
 8000640:	d10b      	bne.n	800065a <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000642:	4b0a      	ldr	r3, [pc, #40]	@ (800066c <HAL_TIM_PWM_MspInit+0x3c>)
 8000644:	699b      	ldr	r3, [r3, #24]
 8000646:	4a09      	ldr	r2, [pc, #36]	@ (800066c <HAL_TIM_PWM_MspInit+0x3c>)
 8000648:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800064c:	6193      	str	r3, [r2, #24]
 800064e:	4b07      	ldr	r3, [pc, #28]	@ (800066c <HAL_TIM_PWM_MspInit+0x3c>)
 8000650:	699b      	ldr	r3, [r3, #24]
 8000652:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000656:	60fb      	str	r3, [r7, #12]
 8000658:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800065a:	bf00      	nop
 800065c:	3714      	adds	r7, #20
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop
 8000668:	40012c00 	.word	0x40012c00
 800066c:	40021000 	.word	0x40021000

08000670 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b088      	sub	sp, #32
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000678:	f107 030c 	add.w	r3, r7, #12
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
 8000680:	605a      	str	r2, [r3, #4]
 8000682:	609a      	str	r2, [r3, #8]
 8000684:	60da      	str	r2, [r3, #12]
 8000686:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a11      	ldr	r2, [pc, #68]	@ (80006d4 <HAL_TIM_MspPostInit+0x64>)
 800068e:	4293      	cmp	r3, r2
 8000690:	d11b      	bne.n	80006ca <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000692:	4b11      	ldr	r3, [pc, #68]	@ (80006d8 <HAL_TIM_MspPostInit+0x68>)
 8000694:	695b      	ldr	r3, [r3, #20]
 8000696:	4a10      	ldr	r2, [pc, #64]	@ (80006d8 <HAL_TIM_MspPostInit+0x68>)
 8000698:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800069c:	6153      	str	r3, [r2, #20]
 800069e:	4b0e      	ldr	r3, [pc, #56]	@ (80006d8 <HAL_TIM_MspPostInit+0x68>)
 80006a0:	695b      	ldr	r3, [r3, #20]
 80006a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80006a6:	60bb      	str	r3, [r7, #8]
 80006a8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PC2     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80006aa:	2304      	movs	r3, #4
 80006ac:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ae:	2302      	movs	r3, #2
 80006b0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b2:	2300      	movs	r3, #0
 80006b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006b6:	2300      	movs	r3, #0
 80006b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80006ba:	2302      	movs	r3, #2
 80006bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006be:	f107 030c 	add.w	r3, r7, #12
 80006c2:	4619      	mov	r1, r3
 80006c4:	4805      	ldr	r0, [pc, #20]	@ (80006dc <HAL_TIM_MspPostInit+0x6c>)
 80006c6:	f001 faad 	bl	8001c24 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80006ca:	bf00      	nop
 80006cc:	3720      	adds	r7, #32
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	40012c00 	.word	0x40012c00
 80006d8:	40021000 	.word	0x40021000
 80006dc:	48000800 	.word	0x48000800

080006e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006e4:	bf00      	nop
 80006e6:	e7fd      	b.n	80006e4 <NMI_Handler+0x4>

080006e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006ec:	bf00      	nop
 80006ee:	e7fd      	b.n	80006ec <HardFault_Handler+0x4>

080006f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006f4:	bf00      	nop
 80006f6:	e7fd      	b.n	80006f4 <MemManage_Handler+0x4>

080006f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006fc:	bf00      	nop
 80006fe:	e7fd      	b.n	80006fc <BusFault_Handler+0x4>

08000700 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000704:	bf00      	nop
 8000706:	e7fd      	b.n	8000704 <UsageFault_Handler+0x4>

08000708 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800070c:	bf00      	nop
 800070e:	46bd      	mov	sp, r7
 8000710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000714:	4770      	bx	lr

08000716 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000716:	b480      	push	{r7}
 8000718:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800071a:	bf00      	nop
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr

08000724 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000728:	bf00      	nop
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr

08000732 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000732:	b580      	push	{r7, lr}
 8000734:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000736:	f000 f885 	bl	8000844 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800073a:	bf00      	nop
 800073c:	bd80      	pop	{r7, pc}
	...

08000740 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000744:	4b06      	ldr	r3, [pc, #24]	@ (8000760 <SystemInit+0x20>)
 8000746:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800074a:	4a05      	ldr	r2, [pc, #20]	@ (8000760 <SystemInit+0x20>)
 800074c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000750:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000754:	bf00      	nop
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	e000ed00 	.word	0xe000ed00

08000764 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000764:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800079c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000768:	f7ff ffea 	bl	8000740 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800076c:	480c      	ldr	r0, [pc, #48]	@ (80007a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800076e:	490d      	ldr	r1, [pc, #52]	@ (80007a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000770:	4a0d      	ldr	r2, [pc, #52]	@ (80007a8 <LoopForever+0xe>)
  movs r3, #0
 8000772:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000774:	e002      	b.n	800077c <LoopCopyDataInit>

08000776 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000776:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000778:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800077a:	3304      	adds	r3, #4

0800077c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800077c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800077e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000780:	d3f9      	bcc.n	8000776 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000782:	4a0a      	ldr	r2, [pc, #40]	@ (80007ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8000784:	4c0a      	ldr	r4, [pc, #40]	@ (80007b0 <LoopForever+0x16>)
  movs r3, #0
 8000786:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000788:	e001      	b.n	800078e <LoopFillZerobss>

0800078a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800078a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800078c:	3204      	adds	r2, #4

0800078e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800078e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000790:	d3fb      	bcc.n	800078a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000792:	f003 ffab 	bl	80046ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000796:	f7ff fd1d 	bl	80001d4 <main>

0800079a <LoopForever>:

LoopForever:
    b LoopForever
 800079a:	e7fe      	b.n	800079a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800079c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80007a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007a4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80007a8:	08004784 	.word	0x08004784
  ldr r2, =_sbss
 80007ac:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80007b0:	200000cc 	.word	0x200000cc

080007b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80007b4:	e7fe      	b.n	80007b4 <ADC1_2_IRQHandler>
	...

080007b8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007bc:	4b08      	ldr	r3, [pc, #32]	@ (80007e0 <HAL_Init+0x28>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a07      	ldr	r2, [pc, #28]	@ (80007e0 <HAL_Init+0x28>)
 80007c2:	f043 0310 	orr.w	r3, r3, #16
 80007c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007c8:	2003      	movs	r0, #3
 80007ca:	f001 f9f7 	bl	8001bbc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007ce:	2000      	movs	r0, #0
 80007d0:	f000 f808 	bl	80007e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007d4:	f7ff fecc 	bl	8000570 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007d8:	2300      	movs	r3, #0
}
 80007da:	4618      	mov	r0, r3
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	40022000 	.word	0x40022000

080007e4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007ec:	4b12      	ldr	r3, [pc, #72]	@ (8000838 <HAL_InitTick+0x54>)
 80007ee:	681a      	ldr	r2, [r3, #0]
 80007f0:	4b12      	ldr	r3, [pc, #72]	@ (800083c <HAL_InitTick+0x58>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	4619      	mov	r1, r3
 80007f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80007fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000802:	4618      	mov	r0, r3
 8000804:	f001 fa01 	bl	8001c0a <HAL_SYSTICK_Config>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800080e:	2301      	movs	r3, #1
 8000810:	e00e      	b.n	8000830 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	2b0f      	cmp	r3, #15
 8000816:	d80a      	bhi.n	800082e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000818:	2200      	movs	r2, #0
 800081a:	6879      	ldr	r1, [r7, #4]
 800081c:	f04f 30ff 	mov.w	r0, #4294967295
 8000820:	f001 f9d7 	bl	8001bd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000824:	4a06      	ldr	r2, [pc, #24]	@ (8000840 <HAL_InitTick+0x5c>)
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800082a:	2300      	movs	r3, #0
 800082c:	e000      	b.n	8000830 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800082e:	2301      	movs	r3, #1
}
 8000830:	4618      	mov	r0, r3
 8000832:	3708      	adds	r7, #8
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}
 8000838:	20000000 	.word	0x20000000
 800083c:	20000008 	.word	0x20000008
 8000840:	20000004 	.word	0x20000004

08000844 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000848:	4b06      	ldr	r3, [pc, #24]	@ (8000864 <HAL_IncTick+0x20>)
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	461a      	mov	r2, r3
 800084e:	4b06      	ldr	r3, [pc, #24]	@ (8000868 <HAL_IncTick+0x24>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	4413      	add	r3, r2
 8000854:	4a04      	ldr	r2, [pc, #16]	@ (8000868 <HAL_IncTick+0x24>)
 8000856:	6013      	str	r3, [r2, #0]
}
 8000858:	bf00      	nop
 800085a:	46bd      	mov	sp, r7
 800085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000860:	4770      	bx	lr
 8000862:	bf00      	nop
 8000864:	20000008 	.word	0x20000008
 8000868:	200000c8 	.word	0x200000c8

0800086c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000870:	4b03      	ldr	r3, [pc, #12]	@ (8000880 <HAL_GetTick+0x14>)
 8000872:	681b      	ldr	r3, [r3, #0]
}
 8000874:	4618      	mov	r0, r3
 8000876:	46bd      	mov	sp, r7
 8000878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087c:	4770      	bx	lr
 800087e:	bf00      	nop
 8000880:	200000c8 	.word	0x200000c8

08000884 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b084      	sub	sp, #16
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800088c:	f7ff ffee 	bl	800086c <HAL_GetTick>
 8000890:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800089c:	d005      	beq.n	80008aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800089e:	4b0a      	ldr	r3, [pc, #40]	@ (80008c8 <HAL_Delay+0x44>)
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	461a      	mov	r2, r3
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	4413      	add	r3, r2
 80008a8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80008aa:	bf00      	nop
 80008ac:	f7ff ffde 	bl	800086c <HAL_GetTick>
 80008b0:	4602      	mov	r2, r0
 80008b2:	68bb      	ldr	r3, [r7, #8]
 80008b4:	1ad3      	subs	r3, r2, r3
 80008b6:	68fa      	ldr	r2, [r7, #12]
 80008b8:	429a      	cmp	r2, r3
 80008ba:	d8f7      	bhi.n	80008ac <HAL_Delay+0x28>
  {
  }
}
 80008bc:	bf00      	nop
 80008be:	bf00      	nop
 80008c0:	3710      	adds	r7, #16
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	20000008 	.word	0x20000008

080008cc <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b09a      	sub	sp, #104	@ 0x68
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80008d4:	2300      	movs	r3, #0
 80008d6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80008da:	2300      	movs	r3, #0
 80008dc:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 80008de:	2300      	movs	r3, #0
 80008e0:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d101      	bne.n	80008ec <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80008e8:	2301      	movs	r3, #1
 80008ea:	e1e3      	b.n	8000cb4 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	691b      	ldr	r3, [r3, #16]
 80008f0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008f6:	f003 0310 	and.w	r3, r3, #16
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d176      	bne.n	80009ec <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000902:	2b00      	cmp	r3, #0
 8000904:	d152      	bne.n	80009ac <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	2200      	movs	r2, #0
 800090a:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	2200      	movs	r2, #0
 8000910:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	2200      	movs	r2, #0
 8000916:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	2200      	movs	r2, #0
 800091c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000920:	6878      	ldr	r0, [r7, #4]
 8000922:	f7ff fe49 	bl	80005b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	689b      	ldr	r3, [r3, #8]
 800092c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000930:	2b00      	cmp	r3, #0
 8000932:	d13b      	bne.n	80009ac <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000934:	6878      	ldr	r0, [r7, #4]
 8000936:	f001 f829 	bl	800198c <ADC_Disable>
 800093a:	4603      	mov	r3, r0
 800093c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000944:	f003 0310 	and.w	r3, r3, #16
 8000948:	2b00      	cmp	r3, #0
 800094a:	d12f      	bne.n	80009ac <HAL_ADC_Init+0xe0>
 800094c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000950:	2b00      	cmp	r3, #0
 8000952:	d12b      	bne.n	80009ac <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000958:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800095c:	f023 0302 	bic.w	r3, r3, #2
 8000960:	f043 0202 	orr.w	r2, r3, #2
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	689a      	ldr	r2, [r3, #8]
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8000976:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	689a      	ldr	r2, [r3, #8]
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000986:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000988:	4b92      	ldr	r3, [pc, #584]	@ (8000bd4 <HAL_ADC_Init+0x308>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a92      	ldr	r2, [pc, #584]	@ (8000bd8 <HAL_ADC_Init+0x30c>)
 800098e:	fba2 2303 	umull	r2, r3, r2, r3
 8000992:	0c9a      	lsrs	r2, r3, #18
 8000994:	4613      	mov	r3, r2
 8000996:	009b      	lsls	r3, r3, #2
 8000998:	4413      	add	r3, r2
 800099a:	005b      	lsls	r3, r3, #1
 800099c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800099e:	e002      	b.n	80009a6 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	3b01      	subs	r3, #1
 80009a4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80009a6:	68bb      	ldr	r3, [r7, #8]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d1f9      	bne.n	80009a0 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	689b      	ldr	r3, [r3, #8]
 80009b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d007      	beq.n	80009ca <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	689b      	ldr	r3, [r3, #8]
 80009c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80009c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80009c8:	d110      	bne.n	80009ec <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ce:	f023 0312 	bic.w	r3, r3, #18
 80009d2:	f043 0210 	orr.w	r2, r3, #16
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009de:	f043 0201 	orr.w	r2, r3, #1
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 80009e6:	2301      	movs	r3, #1
 80009e8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009f0:	f003 0310 	and.w	r3, r3, #16
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	f040 8150 	bne.w	8000c9a <HAL_ADC_Init+0x3ce>
 80009fa:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	f040 814b 	bne.w	8000c9a <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	689b      	ldr	r3, [r3, #8]
 8000a0a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	f040 8143 	bne.w	8000c9a <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a18:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000a1c:	f043 0202 	orr.w	r2, r3, #2
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000a2c:	d004      	beq.n	8000a38 <HAL_ADC_Init+0x16c>
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4a6a      	ldr	r2, [pc, #424]	@ (8000bdc <HAL_ADC_Init+0x310>)
 8000a34:	4293      	cmp	r3, r2
 8000a36:	d101      	bne.n	8000a3c <HAL_ADC_Init+0x170>
 8000a38:	4b69      	ldr	r3, [pc, #420]	@ (8000be0 <HAL_ADC_Init+0x314>)
 8000a3a:	e000      	b.n	8000a3e <HAL_ADC_Init+0x172>
 8000a3c:	4b69      	ldr	r3, [pc, #420]	@ (8000be4 <HAL_ADC_Init+0x318>)
 8000a3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000a48:	d102      	bne.n	8000a50 <HAL_ADC_Init+0x184>
 8000a4a:	4b64      	ldr	r3, [pc, #400]	@ (8000bdc <HAL_ADC_Init+0x310>)
 8000a4c:	60fb      	str	r3, [r7, #12]
 8000a4e:	e01a      	b.n	8000a86 <HAL_ADC_Init+0x1ba>
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a61      	ldr	r2, [pc, #388]	@ (8000bdc <HAL_ADC_Init+0x310>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d103      	bne.n	8000a62 <HAL_ADC_Init+0x196>
 8000a5a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	e011      	b.n	8000a86 <HAL_ADC_Init+0x1ba>
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4a60      	ldr	r2, [pc, #384]	@ (8000be8 <HAL_ADC_Init+0x31c>)
 8000a68:	4293      	cmp	r3, r2
 8000a6a:	d102      	bne.n	8000a72 <HAL_ADC_Init+0x1a6>
 8000a6c:	4b5f      	ldr	r3, [pc, #380]	@ (8000bec <HAL_ADC_Init+0x320>)
 8000a6e:	60fb      	str	r3, [r7, #12]
 8000a70:	e009      	b.n	8000a86 <HAL_ADC_Init+0x1ba>
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	4a5d      	ldr	r2, [pc, #372]	@ (8000bec <HAL_ADC_Init+0x320>)
 8000a78:	4293      	cmp	r3, r2
 8000a7a:	d102      	bne.n	8000a82 <HAL_ADC_Init+0x1b6>
 8000a7c:	4b5a      	ldr	r3, [pc, #360]	@ (8000be8 <HAL_ADC_Init+0x31c>)
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	e001      	b.n	8000a86 <HAL_ADC_Init+0x1ba>
 8000a82:	2300      	movs	r3, #0
 8000a84:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	689b      	ldr	r3, [r3, #8]
 8000a8c:	f003 0303 	and.w	r3, r3, #3
 8000a90:	2b01      	cmp	r3, #1
 8000a92:	d108      	bne.n	8000aa6 <HAL_ADC_Init+0x1da>
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	f003 0301 	and.w	r3, r3, #1
 8000a9e:	2b01      	cmp	r3, #1
 8000aa0:	d101      	bne.n	8000aa6 <HAL_ADC_Init+0x1da>
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	e000      	b.n	8000aa8 <HAL_ADC_Init+0x1dc>
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d11c      	bne.n	8000ae6 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000aac:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d010      	beq.n	8000ad4 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	689b      	ldr	r3, [r3, #8]
 8000ab6:	f003 0303 	and.w	r3, r3, #3
 8000aba:	2b01      	cmp	r3, #1
 8000abc:	d107      	bne.n	8000ace <HAL_ADC_Init+0x202>
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	f003 0301 	and.w	r3, r3, #1
 8000ac6:	2b01      	cmp	r3, #1
 8000ac8:	d101      	bne.n	8000ace <HAL_ADC_Init+0x202>
 8000aca:	2301      	movs	r3, #1
 8000acc:	e000      	b.n	8000ad0 <HAL_ADC_Init+0x204>
 8000ace:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d108      	bne.n	8000ae6 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000ad4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ad6:	689b      	ldr	r3, [r3, #8]
 8000ad8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	685b      	ldr	r3, [r3, #4]
 8000ae0:	431a      	orrs	r2, r3
 8000ae2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ae4:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	7e5b      	ldrb	r3, [r3, #25]
 8000aea:	035b      	lsls	r3, r3, #13
 8000aec:	687a      	ldr	r2, [r7, #4]
 8000aee:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000af0:	2a01      	cmp	r2, #1
 8000af2:	d002      	beq.n	8000afa <HAL_ADC_Init+0x22e>
 8000af4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000af8:	e000      	b.n	8000afc <HAL_ADC_Init+0x230>
 8000afa:	2200      	movs	r2, #0
 8000afc:	431a      	orrs	r2, r3
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	68db      	ldr	r3, [r3, #12]
 8000b02:	431a      	orrs	r2, r3
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	689b      	ldr	r3, [r3, #8]
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b16:	2b01      	cmp	r3, #1
 8000b18:	d11b      	bne.n	8000b52 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	7e5b      	ldrb	r3, [r3, #25]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d109      	bne.n	8000b36 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b26:	3b01      	subs	r3, #1
 8000b28:	045a      	lsls	r2, r3, #17
 8000b2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000b2c:	4313      	orrs	r3, r2
 8000b2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b32:	663b      	str	r3, [r7, #96]	@ 0x60
 8000b34:	e00d      	b.n	8000b52 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b3a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8000b3e:	f043 0220 	orr.w	r2, r3, #32
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b4a:	f043 0201 	orr.w	r2, r3, #1
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b56:	2b01      	cmp	r3, #1
 8000b58:	d054      	beq.n	8000c04 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4a22      	ldr	r2, [pc, #136]	@ (8000be8 <HAL_ADC_Init+0x31c>)
 8000b60:	4293      	cmp	r3, r2
 8000b62:	d004      	beq.n	8000b6e <HAL_ADC_Init+0x2a2>
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a20      	ldr	r2, [pc, #128]	@ (8000bec <HAL_ADC_Init+0x320>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d140      	bne.n	8000bf0 <HAL_ADC_Init+0x324>
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b72:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 8000b76:	d02a      	beq.n	8000bce <HAL_ADC_Init+0x302>
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000b80:	d022      	beq.n	8000bc8 <HAL_ADC_Init+0x2fc>
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b86:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8000b8a:	d01a      	beq.n	8000bc2 <HAL_ADC_Init+0x2f6>
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b90:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 8000b94:	d012      	beq.n	8000bbc <HAL_ADC_Init+0x2f0>
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b9a:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 8000b9e:	d00a      	beq.n	8000bb6 <HAL_ADC_Init+0x2ea>
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ba4:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 8000ba8:	d002      	beq.n	8000bb0 <HAL_ADC_Init+0x2e4>
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bae:	e023      	b.n	8000bf8 <HAL_ADC_Init+0x32c>
 8000bb0:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000bb4:	e020      	b.n	8000bf8 <HAL_ADC_Init+0x32c>
 8000bb6:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000bba:	e01d      	b.n	8000bf8 <HAL_ADC_Init+0x32c>
 8000bbc:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8000bc0:	e01a      	b.n	8000bf8 <HAL_ADC_Init+0x32c>
 8000bc2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bc6:	e017      	b.n	8000bf8 <HAL_ADC_Init+0x32c>
 8000bc8:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 8000bcc:	e014      	b.n	8000bf8 <HAL_ADC_Init+0x32c>
 8000bce:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8000bd2:	e011      	b.n	8000bf8 <HAL_ADC_Init+0x32c>
 8000bd4:	20000000 	.word	0x20000000
 8000bd8:	431bde83 	.word	0x431bde83
 8000bdc:	50000100 	.word	0x50000100
 8000be0:	50000300 	.word	0x50000300
 8000be4:	50000700 	.word	0x50000700
 8000be8:	50000400 	.word	0x50000400
 8000bec:	50000500 	.word	0x50000500
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bf4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000bf8:	687a      	ldr	r2, [r7, #4]
 8000bfa:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000c00:	4313      	orrs	r3, r2
 8000c02:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	689b      	ldr	r3, [r3, #8]
 8000c0a:	f003 030c 	and.w	r3, r3, #12
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d114      	bne.n	8000c3c <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	68db      	ldr	r3, [r3, #12]
 8000c18:	687a      	ldr	r2, [r7, #4]
 8000c1a:	6812      	ldr	r2, [r2, #0]
 8000c1c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000c20:	f023 0302 	bic.w	r3, r3, #2
 8000c24:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	7e1b      	ldrb	r3, [r3, #24]
 8000c2a:	039a      	lsls	r2, r3, #14
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000c32:	005b      	lsls	r3, r3, #1
 8000c34:	4313      	orrs	r3, r2
 8000c36:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000c38:	4313      	orrs	r3, r2
 8000c3a:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	68da      	ldr	r2, [r3, #12]
 8000c42:	4b1e      	ldr	r3, [pc, #120]	@ (8000cbc <HAL_ADC_Init+0x3f0>)
 8000c44:	4013      	ands	r3, r2
 8000c46:	687a      	ldr	r2, [r7, #4]
 8000c48:	6812      	ldr	r2, [r2, #0]
 8000c4a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8000c4c:	430b      	orrs	r3, r1
 8000c4e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	691b      	ldr	r3, [r3, #16]
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d10c      	bne.n	8000c72 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5e:	f023 010f 	bic.w	r1, r3, #15
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	69db      	ldr	r3, [r3, #28]
 8000c66:	1e5a      	subs	r2, r3, #1
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	430a      	orrs	r2, r1
 8000c6e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000c70:	e007      	b.n	8000c82 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f022 020f 	bic.w	r2, r2, #15
 8000c80:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	2200      	movs	r2, #0
 8000c86:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c8c:	f023 0303 	bic.w	r3, r3, #3
 8000c90:	f043 0201 	orr.w	r2, r3, #1
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c98:	e00a      	b.n	8000cb0 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c9e:	f023 0312 	bic.w	r3, r3, #18
 8000ca2:	f043 0210 	orr.w	r2, r3, #16
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000caa:	2301      	movs	r3, #1
 8000cac:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000cb0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3768      	adds	r7, #104	@ 0x68
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	fff0c007 	.word	0xfff0c007

08000cc0 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	689b      	ldr	r3, [r3, #8]
 8000cd2:	f003 0304 	and.w	r3, r3, #4
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	f040 80f9 	bne.w	8000ece <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000ce2:	2b01      	cmp	r3, #1
 8000ce4:	d101      	bne.n	8000cea <HAL_ADC_Start+0x2a>
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	e0f4      	b.n	8000ed4 <HAL_ADC_Start+0x214>
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	2201      	movs	r2, #1
 8000cee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000cf2:	6878      	ldr	r0, [r7, #4]
 8000cf4:	f000 fde6 	bl	80018c4 <ADC_Enable>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000cfc:	7bfb      	ldrb	r3, [r7, #15]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	f040 80e0 	bne.w	8000ec4 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d08:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000d0c:	f023 0301 	bic.w	r3, r3, #1
 8000d10:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000d20:	d004      	beq.n	8000d2c <HAL_ADC_Start+0x6c>
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4a6d      	ldr	r2, [pc, #436]	@ (8000edc <HAL_ADC_Start+0x21c>)
 8000d28:	4293      	cmp	r3, r2
 8000d2a:	d106      	bne.n	8000d3a <HAL_ADC_Start+0x7a>
 8000d2c:	4b6c      	ldr	r3, [pc, #432]	@ (8000ee0 <HAL_ADC_Start+0x220>)
 8000d2e:	689b      	ldr	r3, [r3, #8]
 8000d30:	f003 031f 	and.w	r3, r3, #31
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d010      	beq.n	8000d5a <HAL_ADC_Start+0x9a>
 8000d38:	e005      	b.n	8000d46 <HAL_ADC_Start+0x86>
 8000d3a:	4b6a      	ldr	r3, [pc, #424]	@ (8000ee4 <HAL_ADC_Start+0x224>)
 8000d3c:	689b      	ldr	r3, [r3, #8]
 8000d3e:	f003 031f 	and.w	r3, r3, #31
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d009      	beq.n	8000d5a <HAL_ADC_Start+0x9a>
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000d4e:	d004      	beq.n	8000d5a <HAL_ADC_Start+0x9a>
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a64      	ldr	r2, [pc, #400]	@ (8000ee8 <HAL_ADC_Start+0x228>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d115      	bne.n	8000d86 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d5e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d036      	beq.n	8000de2 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d78:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000d7c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000d84:	e02d      	b.n	8000de2 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d8a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000d9a:	d004      	beq.n	8000da6 <HAL_ADC_Start+0xe6>
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a4e      	ldr	r2, [pc, #312]	@ (8000edc <HAL_ADC_Start+0x21c>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d10a      	bne.n	8000dbc <HAL_ADC_Start+0xfc>
 8000da6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	bf14      	ite	ne
 8000db4:	2301      	movne	r3, #1
 8000db6:	2300      	moveq	r3, #0
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	e008      	b.n	8000dce <HAL_ADC_Start+0x10e>
 8000dbc:	4b4a      	ldr	r3, [pc, #296]	@ (8000ee8 <HAL_ADC_Start+0x228>)
 8000dbe:	68db      	ldr	r3, [r3, #12]
 8000dc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	bf14      	ite	ne
 8000dc8:	2301      	movne	r3, #1
 8000dca:	2300      	moveq	r3, #0
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d007      	beq.n	8000de2 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dd6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000dda:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000de6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000dea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000dee:	d106      	bne.n	8000dfe <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000df4:	f023 0206 	bic.w	r2, r3, #6
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	645a      	str	r2, [r3, #68]	@ 0x44
 8000dfc:	e002      	b.n	8000e04 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2200      	movs	r2, #0
 8000e02:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2200      	movs	r2, #0
 8000e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	221c      	movs	r2, #28
 8000e12:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000e1c:	d004      	beq.n	8000e28 <HAL_ADC_Start+0x168>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a2e      	ldr	r2, [pc, #184]	@ (8000edc <HAL_ADC_Start+0x21c>)
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d106      	bne.n	8000e36 <HAL_ADC_Start+0x176>
 8000e28:	4b2d      	ldr	r3, [pc, #180]	@ (8000ee0 <HAL_ADC_Start+0x220>)
 8000e2a:	689b      	ldr	r3, [r3, #8]
 8000e2c:	f003 031f 	and.w	r3, r3, #31
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d03e      	beq.n	8000eb2 <HAL_ADC_Start+0x1f2>
 8000e34:	e005      	b.n	8000e42 <HAL_ADC_Start+0x182>
 8000e36:	4b2b      	ldr	r3, [pc, #172]	@ (8000ee4 <HAL_ADC_Start+0x224>)
 8000e38:	689b      	ldr	r3, [r3, #8]
 8000e3a:	f003 031f 	and.w	r3, r3, #31
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d037      	beq.n	8000eb2 <HAL_ADC_Start+0x1f2>
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000e4a:	d004      	beq.n	8000e56 <HAL_ADC_Start+0x196>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a22      	ldr	r2, [pc, #136]	@ (8000edc <HAL_ADC_Start+0x21c>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d106      	bne.n	8000e64 <HAL_ADC_Start+0x1a4>
 8000e56:	4b22      	ldr	r3, [pc, #136]	@ (8000ee0 <HAL_ADC_Start+0x220>)
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	f003 031f 	and.w	r3, r3, #31
 8000e5e:	2b05      	cmp	r3, #5
 8000e60:	d027      	beq.n	8000eb2 <HAL_ADC_Start+0x1f2>
 8000e62:	e005      	b.n	8000e70 <HAL_ADC_Start+0x1b0>
 8000e64:	4b1f      	ldr	r3, [pc, #124]	@ (8000ee4 <HAL_ADC_Start+0x224>)
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	f003 031f 	and.w	r3, r3, #31
 8000e6c:	2b05      	cmp	r3, #5
 8000e6e:	d020      	beq.n	8000eb2 <HAL_ADC_Start+0x1f2>
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000e78:	d004      	beq.n	8000e84 <HAL_ADC_Start+0x1c4>
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a17      	ldr	r2, [pc, #92]	@ (8000edc <HAL_ADC_Start+0x21c>)
 8000e80:	4293      	cmp	r3, r2
 8000e82:	d106      	bne.n	8000e92 <HAL_ADC_Start+0x1d2>
 8000e84:	4b16      	ldr	r3, [pc, #88]	@ (8000ee0 <HAL_ADC_Start+0x220>)
 8000e86:	689b      	ldr	r3, [r3, #8]
 8000e88:	f003 031f 	and.w	r3, r3, #31
 8000e8c:	2b09      	cmp	r3, #9
 8000e8e:	d010      	beq.n	8000eb2 <HAL_ADC_Start+0x1f2>
 8000e90:	e005      	b.n	8000e9e <HAL_ADC_Start+0x1de>
 8000e92:	4b14      	ldr	r3, [pc, #80]	@ (8000ee4 <HAL_ADC_Start+0x224>)
 8000e94:	689b      	ldr	r3, [r3, #8]
 8000e96:	f003 031f 	and.w	r3, r3, #31
 8000e9a:	2b09      	cmp	r3, #9
 8000e9c:	d009      	beq.n	8000eb2 <HAL_ADC_Start+0x1f2>
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000ea6:	d004      	beq.n	8000eb2 <HAL_ADC_Start+0x1f2>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a0e      	ldr	r2, [pc, #56]	@ (8000ee8 <HAL_ADC_Start+0x228>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d10f      	bne.n	8000ed2 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	689a      	ldr	r2, [r3, #8]
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	f042 0204 	orr.w	r2, r2, #4
 8000ec0:	609a      	str	r2, [r3, #8]
 8000ec2:	e006      	b.n	8000ed2 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8000ecc:	e001      	b.n	8000ed2 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000ece:	2302      	movs	r3, #2
 8000ed0:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000ed2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	3710      	adds	r7, #16
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	50000100 	.word	0x50000100
 8000ee0:	50000300 	.word	0x50000300
 8000ee4:	50000700 	.word	0x50000700
 8000ee8:	50000400 	.word	0x50000400

08000eec <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b086      	sub	sp, #24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	695b      	ldr	r3, [r3, #20]
 8000efe:	2b08      	cmp	r3, #8
 8000f00:	d102      	bne.n	8000f08 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8000f02:	2308      	movs	r3, #8
 8000f04:	617b      	str	r3, [r7, #20]
 8000f06:	e03a      	b.n	8000f7e <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f10:	d004      	beq.n	8000f1c <HAL_ADC_PollForConversion+0x30>
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4a72      	ldr	r2, [pc, #456]	@ (80010e0 <HAL_ADC_PollForConversion+0x1f4>)
 8000f18:	4293      	cmp	r3, r2
 8000f1a:	d101      	bne.n	8000f20 <HAL_ADC_PollForConversion+0x34>
 8000f1c:	4b71      	ldr	r3, [pc, #452]	@ (80010e4 <HAL_ADC_PollForConversion+0x1f8>)
 8000f1e:	e000      	b.n	8000f22 <HAL_ADC_PollForConversion+0x36>
 8000f20:	4b71      	ldr	r3, [pc, #452]	@ (80010e8 <HAL_ADC_PollForConversion+0x1fc>)
 8000f22:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	689b      	ldr	r3, [r3, #8]
 8000f28:	f003 031f 	and.w	r3, r3, #31
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d112      	bne.n	8000f56 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	68db      	ldr	r3, [r3, #12]
 8000f36:	f003 0301 	and.w	r3, r3, #1
 8000f3a:	2b01      	cmp	r3, #1
 8000f3c:	d11d      	bne.n	8000f7a <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f42:	f043 0220 	orr.w	r2, r3, #32
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8000f52:	2301      	movs	r3, #1
 8000f54:	e0bf      	b.n	80010d6 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	689b      	ldr	r3, [r3, #8]
 8000f5a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d00b      	beq.n	8000f7a <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f66:	f043 0220 	orr.w	r2, r3, #32
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2200      	movs	r2, #0
 8000f72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
 8000f78:	e0ad      	b.n	80010d6 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8000f7a:	230c      	movs	r3, #12
 8000f7c:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f86:	d004      	beq.n	8000f92 <HAL_ADC_PollForConversion+0xa6>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a54      	ldr	r2, [pc, #336]	@ (80010e0 <HAL_ADC_PollForConversion+0x1f4>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d106      	bne.n	8000fa0 <HAL_ADC_PollForConversion+0xb4>
 8000f92:	4b54      	ldr	r3, [pc, #336]	@ (80010e4 <HAL_ADC_PollForConversion+0x1f8>)
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	f003 031f 	and.w	r3, r3, #31
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d010      	beq.n	8000fc0 <HAL_ADC_PollForConversion+0xd4>
 8000f9e:	e005      	b.n	8000fac <HAL_ADC_PollForConversion+0xc0>
 8000fa0:	4b51      	ldr	r3, [pc, #324]	@ (80010e8 <HAL_ADC_PollForConversion+0x1fc>)
 8000fa2:	689b      	ldr	r3, [r3, #8]
 8000fa4:	f003 031f 	and.w	r3, r3, #31
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d009      	beq.n	8000fc0 <HAL_ADC_PollForConversion+0xd4>
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000fb4:	d004      	beq.n	8000fc0 <HAL_ADC_PollForConversion+0xd4>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	4a4c      	ldr	r2, [pc, #304]	@ (80010ec <HAL_ADC_PollForConversion+0x200>)
 8000fbc:	4293      	cmp	r3, r2
 8000fbe:	d104      	bne.n	8000fca <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	68db      	ldr	r3, [r3, #12]
 8000fc6:	613b      	str	r3, [r7, #16]
 8000fc8:	e00f      	b.n	8000fea <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000fd2:	d004      	beq.n	8000fde <HAL_ADC_PollForConversion+0xf2>
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a41      	ldr	r2, [pc, #260]	@ (80010e0 <HAL_ADC_PollForConversion+0x1f4>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d102      	bne.n	8000fe4 <HAL_ADC_PollForConversion+0xf8>
 8000fde:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000fe2:	e000      	b.n	8000fe6 <HAL_ADC_PollForConversion+0xfa>
 8000fe4:	4b41      	ldr	r3, [pc, #260]	@ (80010ec <HAL_ADC_PollForConversion+0x200>)
 8000fe6:	68db      	ldr	r3, [r3, #12]
 8000fe8:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8000fea:	f7ff fc3f 	bl	800086c <HAL_GetTick>
 8000fee:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000ff0:	e021      	b.n	8001036 <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ff8:	d01d      	beq.n	8001036 <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d007      	beq.n	8001010 <HAL_ADC_PollForConversion+0x124>
 8001000:	f7ff fc34 	bl	800086c <HAL_GetTick>
 8001004:	4602      	mov	r2, r0
 8001006:	68bb      	ldr	r3, [r7, #8]
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	683a      	ldr	r2, [r7, #0]
 800100c:	429a      	cmp	r2, r3
 800100e:	d212      	bcs.n	8001036 <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	681a      	ldr	r2, [r3, #0]
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	4013      	ands	r3, r2
 800101a:	2b00      	cmp	r3, #0
 800101c:	d10b      	bne.n	8001036 <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001022:	f043 0204 	orr.w	r2, r3, #4
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2200      	movs	r2, #0
 800102e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001032:	2303      	movs	r3, #3
 8001034:	e04f      	b.n	80010d6 <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	4013      	ands	r3, r2
 8001040:	2b00      	cmp	r3, #0
 8001042:	d0d6      	beq.n	8000ff2 <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001048:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800105a:	2b00      	cmp	r3, #0
 800105c:	d131      	bne.n	80010c2 <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 800105e:	693b      	ldr	r3, [r7, #16]
 8001060:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001064:	2b00      	cmp	r3, #0
 8001066:	d12c      	bne.n	80010c2 <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f003 0308 	and.w	r3, r3, #8
 8001072:	2b08      	cmp	r3, #8
 8001074:	d125      	bne.n	80010c2 <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	f003 0304 	and.w	r3, r3, #4
 8001080:	2b00      	cmp	r3, #0
 8001082:	d112      	bne.n	80010aa <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001088:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	641a      	str	r2, [r3, #64]	@ 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001094:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001098:	2b00      	cmp	r3, #0
 800109a:	d112      	bne.n	80010c2 <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a0:	f043 0201 	orr.w	r2, r3, #1
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	641a      	str	r2, [r3, #64]	@ 0x40
 80010a8:	e00b      	b.n	80010c2 <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ae:	f043 0220 	orr.w	r2, r3, #32
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ba:	f043 0201 	orr.w	r2, r3, #1
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d103      	bne.n	80010d4 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	697a      	ldr	r2, [r7, #20]
 80010d2:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80010d4:	2300      	movs	r3, #0
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	3718      	adds	r7, #24
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	50000100 	.word	0x50000100
 80010e4:	50000300 	.word	0x50000300
 80010e8:	50000700 	.word	0x50000700
 80010ec:	50000400 	.word	0x50000400

080010f0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80010fe:	4618      	mov	r0, r3
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
	...

0800110c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800110c:	b480      	push	{r7}
 800110e:	b09b      	sub	sp, #108	@ 0x6c
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001116:	2300      	movs	r3, #0
 8001118:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 800111c:	2300      	movs	r3, #0
 800111e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001126:	2b01      	cmp	r3, #1
 8001128:	d101      	bne.n	800112e <HAL_ADC_ConfigChannel+0x22>
 800112a:	2302      	movs	r3, #2
 800112c:	e2c8      	b.n	80016c0 <HAL_ADC_ConfigChannel+0x5b4>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2201      	movs	r2, #1
 8001132:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	f003 0304 	and.w	r3, r3, #4
 8001140:	2b00      	cmp	r3, #0
 8001142:	f040 82ac 	bne.w	800169e <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	2b04      	cmp	r3, #4
 800114c:	d81c      	bhi.n	8001188 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	685a      	ldr	r2, [r3, #4]
 8001158:	4613      	mov	r3, r2
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	4413      	add	r3, r2
 800115e:	005b      	lsls	r3, r3, #1
 8001160:	461a      	mov	r2, r3
 8001162:	231f      	movs	r3, #31
 8001164:	4093      	lsls	r3, r2
 8001166:	43db      	mvns	r3, r3
 8001168:	4019      	ands	r1, r3
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	6818      	ldr	r0, [r3, #0]
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685a      	ldr	r2, [r3, #4]
 8001172:	4613      	mov	r3, r2
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	4413      	add	r3, r2
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	fa00 f203 	lsl.w	r2, r0, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	430a      	orrs	r2, r1
 8001184:	631a      	str	r2, [r3, #48]	@ 0x30
 8001186:	e063      	b.n	8001250 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	2b09      	cmp	r3, #9
 800118e:	d81e      	bhi.n	80011ce <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685a      	ldr	r2, [r3, #4]
 800119a:	4613      	mov	r3, r2
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	4413      	add	r3, r2
 80011a0:	005b      	lsls	r3, r3, #1
 80011a2:	3b1e      	subs	r3, #30
 80011a4:	221f      	movs	r2, #31
 80011a6:	fa02 f303 	lsl.w	r3, r2, r3
 80011aa:	43db      	mvns	r3, r3
 80011ac:	4019      	ands	r1, r3
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	6818      	ldr	r0, [r3, #0]
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	685a      	ldr	r2, [r3, #4]
 80011b6:	4613      	mov	r3, r2
 80011b8:	005b      	lsls	r3, r3, #1
 80011ba:	4413      	add	r3, r2
 80011bc:	005b      	lsls	r3, r3, #1
 80011be:	3b1e      	subs	r3, #30
 80011c0:	fa00 f203 	lsl.w	r2, r0, r3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	430a      	orrs	r2, r1
 80011ca:	635a      	str	r2, [r3, #52]	@ 0x34
 80011cc:	e040      	b.n	8001250 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	2b0e      	cmp	r3, #14
 80011d4:	d81e      	bhi.n	8001214 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	685a      	ldr	r2, [r3, #4]
 80011e0:	4613      	mov	r3, r2
 80011e2:	005b      	lsls	r3, r3, #1
 80011e4:	4413      	add	r3, r2
 80011e6:	005b      	lsls	r3, r3, #1
 80011e8:	3b3c      	subs	r3, #60	@ 0x3c
 80011ea:	221f      	movs	r2, #31
 80011ec:	fa02 f303 	lsl.w	r3, r2, r3
 80011f0:	43db      	mvns	r3, r3
 80011f2:	4019      	ands	r1, r3
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	6818      	ldr	r0, [r3, #0]
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	685a      	ldr	r2, [r3, #4]
 80011fc:	4613      	mov	r3, r2
 80011fe:	005b      	lsls	r3, r3, #1
 8001200:	4413      	add	r3, r2
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	3b3c      	subs	r3, #60	@ 0x3c
 8001206:	fa00 f203 	lsl.w	r2, r0, r3
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	430a      	orrs	r2, r1
 8001210:	639a      	str	r2, [r3, #56]	@ 0x38
 8001212:	e01d      	b.n	8001250 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685a      	ldr	r2, [r3, #4]
 800121e:	4613      	mov	r3, r2
 8001220:	005b      	lsls	r3, r3, #1
 8001222:	4413      	add	r3, r2
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	3b5a      	subs	r3, #90	@ 0x5a
 8001228:	221f      	movs	r2, #31
 800122a:	fa02 f303 	lsl.w	r3, r2, r3
 800122e:	43db      	mvns	r3, r3
 8001230:	4019      	ands	r1, r3
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	6818      	ldr	r0, [r3, #0]
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	685a      	ldr	r2, [r3, #4]
 800123a:	4613      	mov	r3, r2
 800123c:	005b      	lsls	r3, r3, #1
 800123e:	4413      	add	r3, r2
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	3b5a      	subs	r3, #90	@ 0x5a
 8001244:	fa00 f203 	lsl.w	r2, r0, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	430a      	orrs	r2, r1
 800124e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	f003 030c 	and.w	r3, r3, #12
 800125a:	2b00      	cmp	r3, #0
 800125c:	f040 80e5 	bne.w	800142a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	2b09      	cmp	r3, #9
 8001266:	d91c      	bls.n	80012a2 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	6999      	ldr	r1, [r3, #24]
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	4613      	mov	r3, r2
 8001274:	005b      	lsls	r3, r3, #1
 8001276:	4413      	add	r3, r2
 8001278:	3b1e      	subs	r3, #30
 800127a:	2207      	movs	r2, #7
 800127c:	fa02 f303 	lsl.w	r3, r2, r3
 8001280:	43db      	mvns	r3, r3
 8001282:	4019      	ands	r1, r3
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	6898      	ldr	r0, [r3, #8]
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	4613      	mov	r3, r2
 800128e:	005b      	lsls	r3, r3, #1
 8001290:	4413      	add	r3, r2
 8001292:	3b1e      	subs	r3, #30
 8001294:	fa00 f203 	lsl.w	r2, r0, r3
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	430a      	orrs	r2, r1
 800129e:	619a      	str	r2, [r3, #24]
 80012a0:	e019      	b.n	80012d6 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	6959      	ldr	r1, [r3, #20]
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	681a      	ldr	r2, [r3, #0]
 80012ac:	4613      	mov	r3, r2
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	4413      	add	r3, r2
 80012b2:	2207      	movs	r2, #7
 80012b4:	fa02 f303 	lsl.w	r3, r2, r3
 80012b8:	43db      	mvns	r3, r3
 80012ba:	4019      	ands	r1, r3
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	6898      	ldr	r0, [r3, #8]
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	4613      	mov	r3, r2
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	4413      	add	r3, r2
 80012ca:	fa00 f203 	lsl.w	r2, r0, r3
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	430a      	orrs	r2, r1
 80012d4:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	695a      	ldr	r2, [r3, #20]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	08db      	lsrs	r3, r3, #3
 80012e2:	f003 0303 	and.w	r3, r3, #3
 80012e6:	005b      	lsls	r3, r3, #1
 80012e8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ec:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	691b      	ldr	r3, [r3, #16]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	2b03      	cmp	r3, #3
 80012f6:	d84f      	bhi.n	8001398 <HAL_ADC_ConfigChannel+0x28c>
 80012f8:	a201      	add	r2, pc, #4	@ (adr r2, 8001300 <HAL_ADC_ConfigChannel+0x1f4>)
 80012fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012fe:	bf00      	nop
 8001300:	08001311 	.word	0x08001311
 8001304:	08001333 	.word	0x08001333
 8001308:	08001355 	.word	0x08001355
 800130c:	08001377 	.word	0x08001377
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001316:	4b99      	ldr	r3, [pc, #612]	@ (800157c <HAL_ADC_ConfigChannel+0x470>)
 8001318:	4013      	ands	r3, r2
 800131a:	683a      	ldr	r2, [r7, #0]
 800131c:	6812      	ldr	r2, [r2, #0]
 800131e:	0691      	lsls	r1, r2, #26
 8001320:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001322:	430a      	orrs	r2, r1
 8001324:	431a      	orrs	r2, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800132e:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001330:	e07b      	b.n	800142a <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001338:	4b90      	ldr	r3, [pc, #576]	@ (800157c <HAL_ADC_ConfigChannel+0x470>)
 800133a:	4013      	ands	r3, r2
 800133c:	683a      	ldr	r2, [r7, #0]
 800133e:	6812      	ldr	r2, [r2, #0]
 8001340:	0691      	lsls	r1, r2, #26
 8001342:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001344:	430a      	orrs	r2, r1
 8001346:	431a      	orrs	r2, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001350:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001352:	e06a      	b.n	800142a <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800135a:	4b88      	ldr	r3, [pc, #544]	@ (800157c <HAL_ADC_ConfigChannel+0x470>)
 800135c:	4013      	ands	r3, r2
 800135e:	683a      	ldr	r2, [r7, #0]
 8001360:	6812      	ldr	r2, [r2, #0]
 8001362:	0691      	lsls	r1, r2, #26
 8001364:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001366:	430a      	orrs	r2, r1
 8001368:	431a      	orrs	r2, r3
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001372:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001374:	e059      	b.n	800142a <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800137c:	4b7f      	ldr	r3, [pc, #508]	@ (800157c <HAL_ADC_ConfigChannel+0x470>)
 800137e:	4013      	ands	r3, r2
 8001380:	683a      	ldr	r2, [r7, #0]
 8001382:	6812      	ldr	r2, [r2, #0]
 8001384:	0691      	lsls	r1, r2, #26
 8001386:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001388:	430a      	orrs	r2, r1
 800138a:	431a      	orrs	r2, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001394:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001396:	e048      	b.n	800142a <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800139e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	069b      	lsls	r3, r3, #26
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d107      	bne.n	80013bc <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80013ba:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80013c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	069b      	lsls	r3, r3, #26
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d107      	bne.n	80013e0 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80013de:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80013e6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	069b      	lsls	r3, r3, #26
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d107      	bne.n	8001404 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001402:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800140a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	069b      	lsls	r3, r3, #26
 8001414:	429a      	cmp	r2, r3
 8001416:	d107      	bne.n	8001428 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001426:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8001428:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	689b      	ldr	r3, [r3, #8]
 8001430:	f003 0303 	and.w	r3, r3, #3
 8001434:	2b01      	cmp	r3, #1
 8001436:	d108      	bne.n	800144a <HAL_ADC_ConfigChannel+0x33e>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f003 0301 	and.w	r3, r3, #1
 8001442:	2b01      	cmp	r3, #1
 8001444:	d101      	bne.n	800144a <HAL_ADC_ConfigChannel+0x33e>
 8001446:	2301      	movs	r3, #1
 8001448:	e000      	b.n	800144c <HAL_ADC_ConfigChannel+0x340>
 800144a:	2300      	movs	r3, #0
 800144c:	2b00      	cmp	r3, #0
 800144e:	f040 8131 	bne.w	80016b4 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	68db      	ldr	r3, [r3, #12]
 8001456:	2b01      	cmp	r3, #1
 8001458:	d00f      	beq.n	800147a <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	2201      	movs	r2, #1
 8001468:	fa02 f303 	lsl.w	r3, r2, r3
 800146c:	43da      	mvns	r2, r3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	400a      	ands	r2, r1
 8001474:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8001478:	e049      	b.n	800150e <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2201      	movs	r2, #1
 8001488:	409a      	lsls	r2, r3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	430a      	orrs	r2, r1
 8001490:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2b09      	cmp	r3, #9
 800149a:	d91c      	bls.n	80014d6 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	6999      	ldr	r1, [r3, #24]
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	4613      	mov	r3, r2
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	4413      	add	r3, r2
 80014ac:	3b1b      	subs	r3, #27
 80014ae:	2207      	movs	r2, #7
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	43db      	mvns	r3, r3
 80014b6:	4019      	ands	r1, r3
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	6898      	ldr	r0, [r3, #8]
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	4613      	mov	r3, r2
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	4413      	add	r3, r2
 80014c6:	3b1b      	subs	r3, #27
 80014c8:	fa00 f203 	lsl.w	r2, r0, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	430a      	orrs	r2, r1
 80014d2:	619a      	str	r2, [r3, #24]
 80014d4:	e01b      	b.n	800150e <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	6959      	ldr	r1, [r3, #20]
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	1c5a      	adds	r2, r3, #1
 80014e2:	4613      	mov	r3, r2
 80014e4:	005b      	lsls	r3, r3, #1
 80014e6:	4413      	add	r3, r2
 80014e8:	2207      	movs	r2, #7
 80014ea:	fa02 f303 	lsl.w	r3, r2, r3
 80014ee:	43db      	mvns	r3, r3
 80014f0:	4019      	ands	r1, r3
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	6898      	ldr	r0, [r3, #8]
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	1c5a      	adds	r2, r3, #1
 80014fc:	4613      	mov	r3, r2
 80014fe:	005b      	lsls	r3, r3, #1
 8001500:	4413      	add	r3, r2
 8001502:	fa00 f203 	lsl.w	r2, r0, r3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	430a      	orrs	r2, r1
 800150c:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001516:	d004      	beq.n	8001522 <HAL_ADC_ConfigChannel+0x416>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a18      	ldr	r2, [pc, #96]	@ (8001580 <HAL_ADC_ConfigChannel+0x474>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d101      	bne.n	8001526 <HAL_ADC_ConfigChannel+0x41a>
 8001522:	4b18      	ldr	r3, [pc, #96]	@ (8001584 <HAL_ADC_ConfigChannel+0x478>)
 8001524:	e000      	b.n	8001528 <HAL_ADC_ConfigChannel+0x41c>
 8001526:	4b18      	ldr	r3, [pc, #96]	@ (8001588 <HAL_ADC_ConfigChannel+0x47c>)
 8001528:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	2b10      	cmp	r3, #16
 8001530:	d105      	bne.n	800153e <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001532:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001534:	689b      	ldr	r3, [r3, #8]
 8001536:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800153a:	2b00      	cmp	r3, #0
 800153c:	d015      	beq.n	800156a <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001542:	2b11      	cmp	r3, #17
 8001544:	d105      	bne.n	8001552 <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001546:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800154e:	2b00      	cmp	r3, #0
 8001550:	d00b      	beq.n	800156a <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001556:	2b12      	cmp	r3, #18
 8001558:	f040 80ac 	bne.w	80016b4 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800155c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001564:	2b00      	cmp	r3, #0
 8001566:	f040 80a5 	bne.w	80016b4 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001572:	d10b      	bne.n	800158c <HAL_ADC_ConfigChannel+0x480>
 8001574:	4b02      	ldr	r3, [pc, #8]	@ (8001580 <HAL_ADC_ConfigChannel+0x474>)
 8001576:	60fb      	str	r3, [r7, #12]
 8001578:	e023      	b.n	80015c2 <HAL_ADC_ConfigChannel+0x4b6>
 800157a:	bf00      	nop
 800157c:	83fff000 	.word	0x83fff000
 8001580:	50000100 	.word	0x50000100
 8001584:	50000300 	.word	0x50000300
 8001588:	50000700 	.word	0x50000700
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a4e      	ldr	r2, [pc, #312]	@ (80016cc <HAL_ADC_ConfigChannel+0x5c0>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d103      	bne.n	800159e <HAL_ADC_ConfigChannel+0x492>
 8001596:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	e011      	b.n	80015c2 <HAL_ADC_ConfigChannel+0x4b6>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a4b      	ldr	r2, [pc, #300]	@ (80016d0 <HAL_ADC_ConfigChannel+0x5c4>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d102      	bne.n	80015ae <HAL_ADC_ConfigChannel+0x4a2>
 80015a8:	4b4a      	ldr	r3, [pc, #296]	@ (80016d4 <HAL_ADC_ConfigChannel+0x5c8>)
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	e009      	b.n	80015c2 <HAL_ADC_ConfigChannel+0x4b6>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4a48      	ldr	r2, [pc, #288]	@ (80016d4 <HAL_ADC_ConfigChannel+0x5c8>)
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d102      	bne.n	80015be <HAL_ADC_ConfigChannel+0x4b2>
 80015b8:	4b45      	ldr	r3, [pc, #276]	@ (80016d0 <HAL_ADC_ConfigChannel+0x5c4>)
 80015ba:	60fb      	str	r3, [r7, #12]
 80015bc:	e001      	b.n	80015c2 <HAL_ADC_ConfigChannel+0x4b6>
 80015be:	2300      	movs	r3, #0
 80015c0:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	f003 0303 	and.w	r3, r3, #3
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d108      	bne.n	80015e2 <HAL_ADC_ConfigChannel+0x4d6>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 0301 	and.w	r3, r3, #1
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d101      	bne.n	80015e2 <HAL_ADC_ConfigChannel+0x4d6>
 80015de:	2301      	movs	r3, #1
 80015e0:	e000      	b.n	80015e4 <HAL_ADC_ConfigChannel+0x4d8>
 80015e2:	2300      	movs	r3, #0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d150      	bne.n	800168a <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80015e8:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d010      	beq.n	8001610 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	689b      	ldr	r3, [r3, #8]
 80015f2:	f003 0303 	and.w	r3, r3, #3
 80015f6:	2b01      	cmp	r3, #1
 80015f8:	d107      	bne.n	800160a <HAL_ADC_ConfigChannel+0x4fe>
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	2b01      	cmp	r3, #1
 8001604:	d101      	bne.n	800160a <HAL_ADC_ConfigChannel+0x4fe>
 8001606:	2301      	movs	r3, #1
 8001608:	e000      	b.n	800160c <HAL_ADC_ConfigChannel+0x500>
 800160a:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800160c:	2b00      	cmp	r3, #0
 800160e:	d13c      	bne.n	800168a <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	2b10      	cmp	r3, #16
 8001616:	d11d      	bne.n	8001654 <HAL_ADC_ConfigChannel+0x548>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001620:	d118      	bne.n	8001654 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001622:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800162a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800162c:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800162e:	4b2a      	ldr	r3, [pc, #168]	@ (80016d8 <HAL_ADC_ConfigChannel+0x5cc>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a2a      	ldr	r2, [pc, #168]	@ (80016dc <HAL_ADC_ConfigChannel+0x5d0>)
 8001634:	fba2 2303 	umull	r2, r3, r2, r3
 8001638:	0c9a      	lsrs	r2, r3, #18
 800163a:	4613      	mov	r3, r2
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	4413      	add	r3, r2
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001644:	e002      	b.n	800164c <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	3b01      	subs	r3, #1
 800164a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d1f9      	bne.n	8001646 <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001652:	e02e      	b.n	80016b2 <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2b11      	cmp	r3, #17
 800165a:	d10b      	bne.n	8001674 <HAL_ADC_ConfigChannel+0x568>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001664:	d106      	bne.n	8001674 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001666:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800166e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001670:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001672:	e01e      	b.n	80016b2 <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2b12      	cmp	r3, #18
 800167a:	d11a      	bne.n	80016b2 <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800167c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001684:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001686:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001688:	e013      	b.n	80016b2 <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800168e:	f043 0220 	orr.w	r2, r3, #32
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800169c:	e00a      	b.n	80016b4 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a2:	f043 0220 	orr.w	r2, r3, #32
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80016b0:	e000      	b.n	80016b4 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80016b2:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2200      	movs	r2, #0
 80016b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80016bc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	376c      	adds	r7, #108	@ 0x6c
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr
 80016cc:	50000100 	.word	0x50000100
 80016d0:	50000400 	.word	0x50000400
 80016d4:	50000500 	.word	0x50000500
 80016d8:	20000000 	.word	0x20000000
 80016dc:	431bde83 	.word	0x431bde83

080016e0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b099      	sub	sp, #100	@ 0x64
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016ea:	2300      	movs	r3, #0
 80016ec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80016f8:	d102      	bne.n	8001700 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80016fa:	4b6d      	ldr	r3, [pc, #436]	@ (80018b0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80016fc:	60bb      	str	r3, [r7, #8]
 80016fe:	e01a      	b.n	8001736 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a6a      	ldr	r2, [pc, #424]	@ (80018b0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d103      	bne.n	8001712 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 800170a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800170e:	60bb      	str	r3, [r7, #8]
 8001710:	e011      	b.n	8001736 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a67      	ldr	r2, [pc, #412]	@ (80018b4 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d102      	bne.n	8001722 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800171c:	4b66      	ldr	r3, [pc, #408]	@ (80018b8 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800171e:	60bb      	str	r3, [r7, #8]
 8001720:	e009      	b.n	8001736 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a64      	ldr	r2, [pc, #400]	@ (80018b8 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d102      	bne.n	8001732 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800172c:	4b61      	ldr	r3, [pc, #388]	@ (80018b4 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800172e:	60bb      	str	r3, [r7, #8]
 8001730:	e001      	b.n	8001736 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001732:	2300      	movs	r3, #0
 8001734:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d101      	bne.n	8001740 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	e0b0      	b.n	80018a2 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001746:	2b01      	cmp	r3, #1
 8001748:	d101      	bne.n	800174e <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 800174a:	2302      	movs	r3, #2
 800174c:	e0a9      	b.n	80018a2 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2201      	movs	r2, #1
 8001752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	689b      	ldr	r3, [r3, #8]
 800175c:	f003 0304 	and.w	r3, r3, #4
 8001760:	2b00      	cmp	r3, #0
 8001762:	f040 808d 	bne.w	8001880 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	f003 0304 	and.w	r3, r3, #4
 800176e:	2b00      	cmp	r3, #0
 8001770:	f040 8086 	bne.w	8001880 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800177c:	d004      	beq.n	8001788 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a4b      	ldr	r2, [pc, #300]	@ (80018b0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d101      	bne.n	800178c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8001788:	4b4c      	ldr	r3, [pc, #304]	@ (80018bc <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 800178a:	e000      	b.n	800178e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800178c:	4b4c      	ldr	r3, [pc, #304]	@ (80018c0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 800178e:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d040      	beq.n	800181a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001798:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	6859      	ldr	r1, [r3, #4]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80017aa:	035b      	lsls	r3, r3, #13
 80017ac:	430b      	orrs	r3, r1
 80017ae:	431a      	orrs	r2, r3
 80017b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80017b2:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	f003 0303 	and.w	r3, r3, #3
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d108      	bne.n	80017d4 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f003 0301 	and.w	r3, r3, #1
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d101      	bne.n	80017d4 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80017d0:	2301      	movs	r3, #1
 80017d2:	e000      	b.n	80017d6 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80017d4:	2300      	movs	r3, #0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d15c      	bne.n	8001894 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	f003 0303 	and.w	r3, r3, #3
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d107      	bne.n	80017f6 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d101      	bne.n	80017f6 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80017f2:	2301      	movs	r3, #1
 80017f4:	e000      	b.n	80017f8 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 80017f6:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d14b      	bne.n	8001894 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80017fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001804:	f023 030f 	bic.w	r3, r3, #15
 8001808:	683a      	ldr	r2, [r7, #0]
 800180a:	6811      	ldr	r1, [r2, #0]
 800180c:	683a      	ldr	r2, [r7, #0]
 800180e:	6892      	ldr	r2, [r2, #8]
 8001810:	430a      	orrs	r2, r1
 8001812:	431a      	orrs	r2, r3
 8001814:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001816:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001818:	e03c      	b.n	8001894 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800181a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001822:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001824:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	f003 0303 	and.w	r3, r3, #3
 8001830:	2b01      	cmp	r3, #1
 8001832:	d108      	bne.n	8001846 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	2b01      	cmp	r3, #1
 8001840:	d101      	bne.n	8001846 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001842:	2301      	movs	r3, #1
 8001844:	e000      	b.n	8001848 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8001846:	2300      	movs	r3, #0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d123      	bne.n	8001894 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	f003 0303 	and.w	r3, r3, #3
 8001854:	2b01      	cmp	r3, #1
 8001856:	d107      	bne.n	8001868 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 0301 	and.w	r3, r3, #1
 8001860:	2b01      	cmp	r3, #1
 8001862:	d101      	bne.n	8001868 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001864:	2301      	movs	r3, #1
 8001866:	e000      	b.n	800186a <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8001868:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800186a:	2b00      	cmp	r3, #0
 800186c:	d112      	bne.n	8001894 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800186e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001876:	f023 030f 	bic.w	r3, r3, #15
 800187a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800187c:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800187e:	e009      	b.n	8001894 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001884:	f043 0220 	orr.w	r2, r3, #32
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8001892:	e000      	b.n	8001896 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001894:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2200      	movs	r2, #0
 800189a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800189e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 80018a2:	4618      	mov	r0, r3
 80018a4:	3764      	adds	r7, #100	@ 0x64
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	50000100 	.word	0x50000100
 80018b4:	50000400 	.word	0x50000400
 80018b8:	50000500 	.word	0x50000500
 80018bc:	50000300 	.word	0x50000300
 80018c0:	50000700 	.word	0x50000700

080018c4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b084      	sub	sp, #16
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80018cc:	2300      	movs	r3, #0
 80018ce:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	f003 0303 	and.w	r3, r3, #3
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d108      	bne.n	80018f0 <ADC_Enable+0x2c>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f003 0301 	and.w	r3, r3, #1
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d101      	bne.n	80018f0 <ADC_Enable+0x2c>
 80018ec:	2301      	movs	r3, #1
 80018ee:	e000      	b.n	80018f2 <ADC_Enable+0x2e>
 80018f0:	2300      	movs	r3, #0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d143      	bne.n	800197e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	689a      	ldr	r2, [r3, #8]
 80018fc:	4b22      	ldr	r3, [pc, #136]	@ (8001988 <ADC_Enable+0xc4>)
 80018fe:	4013      	ands	r3, r2
 8001900:	2b00      	cmp	r3, #0
 8001902:	d00d      	beq.n	8001920 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001908:	f043 0210 	orr.w	r2, r3, #16
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001914:	f043 0201 	orr.w	r2, r3, #1
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	e02f      	b.n	8001980 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	689a      	ldr	r2, [r3, #8]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f042 0201 	orr.w	r2, r2, #1
 800192e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001930:	f7fe ff9c 	bl	800086c <HAL_GetTick>
 8001934:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001936:	e01b      	b.n	8001970 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001938:	f7fe ff98 	bl	800086c <HAL_GetTick>
 800193c:	4602      	mov	r2, r0
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	2b02      	cmp	r3, #2
 8001944:	d914      	bls.n	8001970 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 0301 	and.w	r3, r3, #1
 8001950:	2b01      	cmp	r3, #1
 8001952:	d00d      	beq.n	8001970 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001958:	f043 0210 	orr.w	r2, r3, #16
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001964:	f043 0201 	orr.w	r2, r3, #1
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 800196c:	2301      	movs	r3, #1
 800196e:	e007      	b.n	8001980 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 0301 	and.w	r3, r3, #1
 800197a:	2b01      	cmp	r3, #1
 800197c:	d1dc      	bne.n	8001938 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800197e:	2300      	movs	r3, #0
}
 8001980:	4618      	mov	r0, r3
 8001982:	3710      	adds	r7, #16
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	8000003f 	.word	0x8000003f

0800198c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001994:	2300      	movs	r3, #0
 8001996:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	f003 0303 	and.w	r3, r3, #3
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d108      	bne.n	80019b8 <ADC_Disable+0x2c>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f003 0301 	and.w	r3, r3, #1
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d101      	bne.n	80019b8 <ADC_Disable+0x2c>
 80019b4:	2301      	movs	r3, #1
 80019b6:	e000      	b.n	80019ba <ADC_Disable+0x2e>
 80019b8:	2300      	movs	r3, #0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d047      	beq.n	8001a4e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	f003 030d 	and.w	r3, r3, #13
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d10f      	bne.n	80019ec <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	689a      	ldr	r2, [r3, #8]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f042 0202 	orr.w	r2, r2, #2
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2203      	movs	r2, #3
 80019e2:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80019e4:	f7fe ff42 	bl	800086c <HAL_GetTick>
 80019e8:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80019ea:	e029      	b.n	8001a40 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f0:	f043 0210 	orr.w	r2, r3, #16
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019fc:	f043 0201 	orr.w	r2, r3, #1
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	e023      	b.n	8001a50 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001a08:	f7fe ff30 	bl	800086c <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d914      	bls.n	8001a40 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	f003 0301 	and.w	r3, r3, #1
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d10d      	bne.n	8001a40 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a28:	f043 0210 	orr.w	r2, r3, #16
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a34:	f043 0201 	orr.w	r2, r3, #1
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e007      	b.n	8001a50 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	f003 0301 	and.w	r3, r3, #1
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d0dc      	beq.n	8001a08 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001a4e:	2300      	movs	r3, #0
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3710      	adds	r7, #16
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b085      	sub	sp, #20
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	f003 0307 	and.w	r3, r3, #7
 8001a66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a68:	4b0c      	ldr	r3, [pc, #48]	@ (8001a9c <__NVIC_SetPriorityGrouping+0x44>)
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a6e:	68ba      	ldr	r2, [r7, #8]
 8001a70:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a74:	4013      	ands	r3, r2
 8001a76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a80:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a8a:	4a04      	ldr	r2, [pc, #16]	@ (8001a9c <__NVIC_SetPriorityGrouping+0x44>)
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	60d3      	str	r3, [r2, #12]
}
 8001a90:	bf00      	nop
 8001a92:	3714      	adds	r7, #20
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr
 8001a9c:	e000ed00 	.word	0xe000ed00

08001aa0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001aa4:	4b04      	ldr	r3, [pc, #16]	@ (8001ab8 <__NVIC_GetPriorityGrouping+0x18>)
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	0a1b      	lsrs	r3, r3, #8
 8001aaa:	f003 0307 	and.w	r3, r3, #7
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr
 8001ab8:	e000ed00 	.word	0xe000ed00

08001abc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	6039      	str	r1, [r7, #0]
 8001ac6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ac8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	db0a      	blt.n	8001ae6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	b2da      	uxtb	r2, r3
 8001ad4:	490c      	ldr	r1, [pc, #48]	@ (8001b08 <__NVIC_SetPriority+0x4c>)
 8001ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ada:	0112      	lsls	r2, r2, #4
 8001adc:	b2d2      	uxtb	r2, r2
 8001ade:	440b      	add	r3, r1
 8001ae0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ae4:	e00a      	b.n	8001afc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	b2da      	uxtb	r2, r3
 8001aea:	4908      	ldr	r1, [pc, #32]	@ (8001b0c <__NVIC_SetPriority+0x50>)
 8001aec:	79fb      	ldrb	r3, [r7, #7]
 8001aee:	f003 030f 	and.w	r3, r3, #15
 8001af2:	3b04      	subs	r3, #4
 8001af4:	0112      	lsls	r2, r2, #4
 8001af6:	b2d2      	uxtb	r2, r2
 8001af8:	440b      	add	r3, r1
 8001afa:	761a      	strb	r2, [r3, #24]
}
 8001afc:	bf00      	nop
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr
 8001b08:	e000e100 	.word	0xe000e100
 8001b0c:	e000ed00 	.word	0xe000ed00

08001b10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b089      	sub	sp, #36	@ 0x24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	f003 0307 	and.w	r3, r3, #7
 8001b22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b24:	69fb      	ldr	r3, [r7, #28]
 8001b26:	f1c3 0307 	rsb	r3, r3, #7
 8001b2a:	2b04      	cmp	r3, #4
 8001b2c:	bf28      	it	cs
 8001b2e:	2304      	movcs	r3, #4
 8001b30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	3304      	adds	r3, #4
 8001b36:	2b06      	cmp	r3, #6
 8001b38:	d902      	bls.n	8001b40 <NVIC_EncodePriority+0x30>
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	3b03      	subs	r3, #3
 8001b3e:	e000      	b.n	8001b42 <NVIC_EncodePriority+0x32>
 8001b40:	2300      	movs	r3, #0
 8001b42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b44:	f04f 32ff 	mov.w	r2, #4294967295
 8001b48:	69bb      	ldr	r3, [r7, #24]
 8001b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4e:	43da      	mvns	r2, r3
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	401a      	ands	r2, r3
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b58:	f04f 31ff 	mov.w	r1, #4294967295
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b62:	43d9      	mvns	r1, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b68:	4313      	orrs	r3, r2
         );
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3724      	adds	r7, #36	@ 0x24
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
	...

08001b78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	3b01      	subs	r3, #1
 8001b84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b88:	d301      	bcc.n	8001b8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e00f      	b.n	8001bae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b8e:	4a0a      	ldr	r2, [pc, #40]	@ (8001bb8 <SysTick_Config+0x40>)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	3b01      	subs	r3, #1
 8001b94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b96:	210f      	movs	r1, #15
 8001b98:	f04f 30ff 	mov.w	r0, #4294967295
 8001b9c:	f7ff ff8e 	bl	8001abc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ba0:	4b05      	ldr	r3, [pc, #20]	@ (8001bb8 <SysTick_Config+0x40>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ba6:	4b04      	ldr	r3, [pc, #16]	@ (8001bb8 <SysTick_Config+0x40>)
 8001ba8:	2207      	movs	r2, #7
 8001baa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bac:	2300      	movs	r3, #0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	e000e010 	.word	0xe000e010

08001bbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f7ff ff47 	bl	8001a58 <__NVIC_SetPriorityGrouping>
}
 8001bca:	bf00      	nop
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b086      	sub	sp, #24
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	4603      	mov	r3, r0
 8001bda:	60b9      	str	r1, [r7, #8]
 8001bdc:	607a      	str	r2, [r7, #4]
 8001bde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001be0:	2300      	movs	r3, #0
 8001be2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001be4:	f7ff ff5c 	bl	8001aa0 <__NVIC_GetPriorityGrouping>
 8001be8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	68b9      	ldr	r1, [r7, #8]
 8001bee:	6978      	ldr	r0, [r7, #20]
 8001bf0:	f7ff ff8e 	bl	8001b10 <NVIC_EncodePriority>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bfa:	4611      	mov	r1, r2
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff ff5d 	bl	8001abc <__NVIC_SetPriority>
}
 8001c02:	bf00      	nop
 8001c04:	3718      	adds	r7, #24
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}

08001c0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	b082      	sub	sp, #8
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f7ff ffb0 	bl	8001b78 <SysTick_Config>
 8001c18:	4603      	mov	r3, r0
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
	...

08001c24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b087      	sub	sp, #28
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c32:	e160      	b.n	8001ef6 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	2101      	movs	r1, #1
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c40:	4013      	ands	r3, r2
 8001c42:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	f000 8152 	beq.w	8001ef0 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f003 0303 	and.w	r3, r3, #3
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d005      	beq.n	8001c64 <HAL_GPIO_Init+0x40>
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f003 0303 	and.w	r3, r3, #3
 8001c60:	2b02      	cmp	r3, #2
 8001c62:	d130      	bne.n	8001cc6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	005b      	lsls	r3, r3, #1
 8001c6e:	2203      	movs	r2, #3
 8001c70:	fa02 f303 	lsl.w	r3, r2, r3
 8001c74:	43db      	mvns	r3, r3
 8001c76:	693a      	ldr	r2, [r7, #16]
 8001c78:	4013      	ands	r3, r2
 8001c7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	68da      	ldr	r2, [r3, #12]
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	fa02 f303 	lsl.w	r3, r2, r3
 8001c88:	693a      	ldr	r2, [r7, #16]
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	693a      	ldr	r2, [r7, #16]
 8001c92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca2:	43db      	mvns	r3, r3
 8001ca4:	693a      	ldr	r2, [r7, #16]
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	091b      	lsrs	r3, r3, #4
 8001cb0:	f003 0201 	and.w	r2, r3, #1
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cba:	693a      	ldr	r2, [r7, #16]
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	693a      	ldr	r2, [r7, #16]
 8001cc4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	f003 0303 	and.w	r3, r3, #3
 8001cce:	2b03      	cmp	r3, #3
 8001cd0:	d017      	beq.n	8001d02 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	68db      	ldr	r3, [r3, #12]
 8001cd6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	2203      	movs	r2, #3
 8001cde:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce2:	43db      	mvns	r3, r3
 8001ce4:	693a      	ldr	r2, [r7, #16]
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	689a      	ldr	r2, [r3, #8]
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	005b      	lsls	r3, r3, #1
 8001cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf6:	693a      	ldr	r2, [r7, #16]
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	693a      	ldr	r2, [r7, #16]
 8001d00:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	f003 0303 	and.w	r3, r3, #3
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	d123      	bne.n	8001d56 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	08da      	lsrs	r2, r3, #3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	3208      	adds	r2, #8
 8001d16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d1a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	f003 0307 	and.w	r3, r3, #7
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	220f      	movs	r2, #15
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	693a      	ldr	r2, [r7, #16]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	691a      	ldr	r2, [r3, #16]
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	f003 0307 	and.w	r3, r3, #7
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d42:	693a      	ldr	r2, [r7, #16]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	08da      	lsrs	r2, r3, #3
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	3208      	adds	r2, #8
 8001d50:	6939      	ldr	r1, [r7, #16]
 8001d52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	005b      	lsls	r3, r3, #1
 8001d60:	2203      	movs	r2, #3
 8001d62:	fa02 f303 	lsl.w	r3, r2, r3
 8001d66:	43db      	mvns	r3, r3
 8001d68:	693a      	ldr	r2, [r7, #16]
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f003 0203 	and.w	r2, r3, #3
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	005b      	lsls	r3, r3, #1
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	693a      	ldr	r2, [r7, #16]
 8001d88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	f000 80ac 	beq.w	8001ef0 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d98:	4b5e      	ldr	r3, [pc, #376]	@ (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001d9a:	699b      	ldr	r3, [r3, #24]
 8001d9c:	4a5d      	ldr	r2, [pc, #372]	@ (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001d9e:	f043 0301 	orr.w	r3, r3, #1
 8001da2:	6193      	str	r3, [r2, #24]
 8001da4:	4b5b      	ldr	r3, [pc, #364]	@ (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001da6:	699b      	ldr	r3, [r3, #24]
 8001da8:	f003 0301 	and.w	r3, r3, #1
 8001dac:	60bb      	str	r3, [r7, #8]
 8001dae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001db0:	4a59      	ldr	r2, [pc, #356]	@ (8001f18 <HAL_GPIO_Init+0x2f4>)
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	089b      	lsrs	r3, r3, #2
 8001db6:	3302      	adds	r3, #2
 8001db8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	f003 0303 	and.w	r3, r3, #3
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	220f      	movs	r2, #15
 8001dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dcc:	43db      	mvns	r3, r3
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001dda:	d025      	beq.n	8001e28 <HAL_GPIO_Init+0x204>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	4a4f      	ldr	r2, [pc, #316]	@ (8001f1c <HAL_GPIO_Init+0x2f8>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d01f      	beq.n	8001e24 <HAL_GPIO_Init+0x200>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	4a4e      	ldr	r2, [pc, #312]	@ (8001f20 <HAL_GPIO_Init+0x2fc>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d019      	beq.n	8001e20 <HAL_GPIO_Init+0x1fc>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	4a4d      	ldr	r2, [pc, #308]	@ (8001f24 <HAL_GPIO_Init+0x300>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d013      	beq.n	8001e1c <HAL_GPIO_Init+0x1f8>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	4a4c      	ldr	r2, [pc, #304]	@ (8001f28 <HAL_GPIO_Init+0x304>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d00d      	beq.n	8001e18 <HAL_GPIO_Init+0x1f4>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	4a4b      	ldr	r2, [pc, #300]	@ (8001f2c <HAL_GPIO_Init+0x308>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d007      	beq.n	8001e14 <HAL_GPIO_Init+0x1f0>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4a4a      	ldr	r2, [pc, #296]	@ (8001f30 <HAL_GPIO_Init+0x30c>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d101      	bne.n	8001e10 <HAL_GPIO_Init+0x1ec>
 8001e0c:	2306      	movs	r3, #6
 8001e0e:	e00c      	b.n	8001e2a <HAL_GPIO_Init+0x206>
 8001e10:	2307      	movs	r3, #7
 8001e12:	e00a      	b.n	8001e2a <HAL_GPIO_Init+0x206>
 8001e14:	2305      	movs	r3, #5
 8001e16:	e008      	b.n	8001e2a <HAL_GPIO_Init+0x206>
 8001e18:	2304      	movs	r3, #4
 8001e1a:	e006      	b.n	8001e2a <HAL_GPIO_Init+0x206>
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e004      	b.n	8001e2a <HAL_GPIO_Init+0x206>
 8001e20:	2302      	movs	r3, #2
 8001e22:	e002      	b.n	8001e2a <HAL_GPIO_Init+0x206>
 8001e24:	2301      	movs	r3, #1
 8001e26:	e000      	b.n	8001e2a <HAL_GPIO_Init+0x206>
 8001e28:	2300      	movs	r3, #0
 8001e2a:	697a      	ldr	r2, [r7, #20]
 8001e2c:	f002 0203 	and.w	r2, r2, #3
 8001e30:	0092      	lsls	r2, r2, #2
 8001e32:	4093      	lsls	r3, r2
 8001e34:	693a      	ldr	r2, [r7, #16]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e3a:	4937      	ldr	r1, [pc, #220]	@ (8001f18 <HAL_GPIO_Init+0x2f4>)
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	089b      	lsrs	r3, r3, #2
 8001e40:	3302      	adds	r3, #2
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e48:	4b3a      	ldr	r3, [pc, #232]	@ (8001f34 <HAL_GPIO_Init+0x310>)
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	43db      	mvns	r3, r3
 8001e52:	693a      	ldr	r2, [r7, #16]
 8001e54:	4013      	ands	r3, r2
 8001e56:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d003      	beq.n	8001e6c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001e64:	693a      	ldr	r2, [r7, #16]
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001e6c:	4a31      	ldr	r2, [pc, #196]	@ (8001f34 <HAL_GPIO_Init+0x310>)
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e72:	4b30      	ldr	r3, [pc, #192]	@ (8001f34 <HAL_GPIO_Init+0x310>)
 8001e74:	68db      	ldr	r3, [r3, #12]
 8001e76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	43db      	mvns	r3, r3
 8001e7c:	693a      	ldr	r2, [r7, #16]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d003      	beq.n	8001e96 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001e8e:	693a      	ldr	r2, [r7, #16]
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	4313      	orrs	r3, r2
 8001e94:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001e96:	4a27      	ldr	r2, [pc, #156]	@ (8001f34 <HAL_GPIO_Init+0x310>)
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e9c:	4b25      	ldr	r3, [pc, #148]	@ (8001f34 <HAL_GPIO_Init+0x310>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	43db      	mvns	r3, r3
 8001ea6:	693a      	ldr	r2, [r7, #16]
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d003      	beq.n	8001ec0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001eb8:	693a      	ldr	r2, [r7, #16]
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001ec0:	4a1c      	ldr	r2, [pc, #112]	@ (8001f34 <HAL_GPIO_Init+0x310>)
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ec6:	4b1b      	ldr	r3, [pc, #108]	@ (8001f34 <HAL_GPIO_Init+0x310>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	43db      	mvns	r3, r3
 8001ed0:	693a      	ldr	r2, [r7, #16]
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d003      	beq.n	8001eea <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001ee2:	693a      	ldr	r2, [r7, #16]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001eea:	4a12      	ldr	r2, [pc, #72]	@ (8001f34 <HAL_GPIO_Init+0x310>)
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	fa22 f303 	lsr.w	r3, r2, r3
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	f47f ae97 	bne.w	8001c34 <HAL_GPIO_Init+0x10>
  }
}
 8001f06:	bf00      	nop
 8001f08:	bf00      	nop
 8001f0a:	371c      	adds	r7, #28
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr
 8001f14:	40021000 	.word	0x40021000
 8001f18:	40010000 	.word	0x40010000
 8001f1c:	48000400 	.word	0x48000400
 8001f20:	48000800 	.word	0x48000800
 8001f24:	48000c00 	.word	0x48000c00
 8001f28:	48001000 	.word	0x48001000
 8001f2c:	48001400 	.word	0x48001400
 8001f30:	48001800 	.word	0x48001800
 8001f34:	40010400 	.word	0x40010400

08001f38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f44:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f48:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f4e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d102      	bne.n	8001f5e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	f001 b80a 	b.w	8002f72 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f62:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0301 	and.w	r3, r3, #1
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	f000 8161 	beq.w	8002236 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001f74:	4bae      	ldr	r3, [pc, #696]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f003 030c 	and.w	r3, r3, #12
 8001f7c:	2b04      	cmp	r3, #4
 8001f7e:	d00c      	beq.n	8001f9a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f80:	4bab      	ldr	r3, [pc, #684]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f003 030c 	and.w	r3, r3, #12
 8001f88:	2b08      	cmp	r3, #8
 8001f8a:	d157      	bne.n	800203c <HAL_RCC_OscConfig+0x104>
 8001f8c:	4ba8      	ldr	r3, [pc, #672]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001f94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f98:	d150      	bne.n	800203c <HAL_RCC_OscConfig+0x104>
 8001f9a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f9e:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fa2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001fa6:	fa93 f3a3 	rbit	r3, r3
 8001faa:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001fae:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fb2:	fab3 f383 	clz	r3, r3
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	2b3f      	cmp	r3, #63	@ 0x3f
 8001fba:	d802      	bhi.n	8001fc2 <HAL_RCC_OscConfig+0x8a>
 8001fbc:	4b9c      	ldr	r3, [pc, #624]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	e015      	b.n	8001fee <HAL_RCC_OscConfig+0xb6>
 8001fc2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fc6:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fca:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8001fce:	fa93 f3a3 	rbit	r3, r3
 8001fd2:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8001fd6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fda:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001fde:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8001fe2:	fa93 f3a3 	rbit	r3, r3
 8001fe6:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001fea:	4b91      	ldr	r3, [pc, #580]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 8001fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fee:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ff2:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8001ff6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8001ffa:	fa92 f2a2 	rbit	r2, r2
 8001ffe:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8002002:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002006:	fab2 f282 	clz	r2, r2
 800200a:	b2d2      	uxtb	r2, r2
 800200c:	f042 0220 	orr.w	r2, r2, #32
 8002010:	b2d2      	uxtb	r2, r2
 8002012:	f002 021f 	and.w	r2, r2, #31
 8002016:	2101      	movs	r1, #1
 8002018:	fa01 f202 	lsl.w	r2, r1, r2
 800201c:	4013      	ands	r3, r2
 800201e:	2b00      	cmp	r3, #0
 8002020:	f000 8108 	beq.w	8002234 <HAL_RCC_OscConfig+0x2fc>
 8002024:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002028:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	2b00      	cmp	r3, #0
 8002032:	f040 80ff 	bne.w	8002234 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	f000 bf9b 	b.w	8002f72 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800203c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002040:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800204c:	d106      	bne.n	800205c <HAL_RCC_OscConfig+0x124>
 800204e:	4b78      	ldr	r3, [pc, #480]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a77      	ldr	r2, [pc, #476]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 8002054:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002058:	6013      	str	r3, [r2, #0]
 800205a:	e036      	b.n	80020ca <HAL_RCC_OscConfig+0x192>
 800205c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002060:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d10c      	bne.n	8002086 <HAL_RCC_OscConfig+0x14e>
 800206c:	4b70      	ldr	r3, [pc, #448]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a6f      	ldr	r2, [pc, #444]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 8002072:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002076:	6013      	str	r3, [r2, #0]
 8002078:	4b6d      	ldr	r3, [pc, #436]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a6c      	ldr	r2, [pc, #432]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 800207e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002082:	6013      	str	r3, [r2, #0]
 8002084:	e021      	b.n	80020ca <HAL_RCC_OscConfig+0x192>
 8002086:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800208a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002096:	d10c      	bne.n	80020b2 <HAL_RCC_OscConfig+0x17a>
 8002098:	4b65      	ldr	r3, [pc, #404]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a64      	ldr	r2, [pc, #400]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 800209e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020a2:	6013      	str	r3, [r2, #0]
 80020a4:	4b62      	ldr	r3, [pc, #392]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a61      	ldr	r2, [pc, #388]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 80020aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020ae:	6013      	str	r3, [r2, #0]
 80020b0:	e00b      	b.n	80020ca <HAL_RCC_OscConfig+0x192>
 80020b2:	4b5f      	ldr	r3, [pc, #380]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a5e      	ldr	r2, [pc, #376]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 80020b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020bc:	6013      	str	r3, [r2, #0]
 80020be:	4b5c      	ldr	r3, [pc, #368]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a5b      	ldr	r2, [pc, #364]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 80020c4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020c8:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020ce:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d054      	beq.n	8002184 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020da:	f7fe fbc7 	bl	800086c <HAL_GetTick>
 80020de:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020e2:	e00a      	b.n	80020fa <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020e4:	f7fe fbc2 	bl	800086c <HAL_GetTick>
 80020e8:	4602      	mov	r2, r0
 80020ea:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	2b64      	cmp	r3, #100	@ 0x64
 80020f2:	d902      	bls.n	80020fa <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 80020f4:	2303      	movs	r3, #3
 80020f6:	f000 bf3c 	b.w	8002f72 <HAL_RCC_OscConfig+0x103a>
 80020fa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020fe:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002102:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8002106:	fa93 f3a3 	rbit	r3, r3
 800210a:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 800210e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002112:	fab3 f383 	clz	r3, r3
 8002116:	b2db      	uxtb	r3, r3
 8002118:	2b3f      	cmp	r3, #63	@ 0x3f
 800211a:	d802      	bhi.n	8002122 <HAL_RCC_OscConfig+0x1ea>
 800211c:	4b44      	ldr	r3, [pc, #272]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	e015      	b.n	800214e <HAL_RCC_OscConfig+0x216>
 8002122:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002126:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800212a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800212e:	fa93 f3a3 	rbit	r3, r3
 8002132:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8002136:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800213a:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800213e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8002142:	fa93 f3a3 	rbit	r3, r3
 8002146:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800214a:	4b39      	ldr	r3, [pc, #228]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 800214c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800214e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002152:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8002156:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 800215a:	fa92 f2a2 	rbit	r2, r2
 800215e:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8002162:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002166:	fab2 f282 	clz	r2, r2
 800216a:	b2d2      	uxtb	r2, r2
 800216c:	f042 0220 	orr.w	r2, r2, #32
 8002170:	b2d2      	uxtb	r2, r2
 8002172:	f002 021f 	and.w	r2, r2, #31
 8002176:	2101      	movs	r1, #1
 8002178:	fa01 f202 	lsl.w	r2, r1, r2
 800217c:	4013      	ands	r3, r2
 800217e:	2b00      	cmp	r3, #0
 8002180:	d0b0      	beq.n	80020e4 <HAL_RCC_OscConfig+0x1ac>
 8002182:	e058      	b.n	8002236 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002184:	f7fe fb72 	bl	800086c <HAL_GetTick>
 8002188:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800218c:	e00a      	b.n	80021a4 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800218e:	f7fe fb6d 	bl	800086c <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	2b64      	cmp	r3, #100	@ 0x64
 800219c:	d902      	bls.n	80021a4 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 800219e:	2303      	movs	r3, #3
 80021a0:	f000 bee7 	b.w	8002f72 <HAL_RCC_OscConfig+0x103a>
 80021a4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021a8:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80021b0:	fa93 f3a3 	rbit	r3, r3
 80021b4:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 80021b8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021bc:	fab3 f383 	clz	r3, r3
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	2b3f      	cmp	r3, #63	@ 0x3f
 80021c4:	d802      	bhi.n	80021cc <HAL_RCC_OscConfig+0x294>
 80021c6:	4b1a      	ldr	r3, [pc, #104]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	e015      	b.n	80021f8 <HAL_RCC_OscConfig+0x2c0>
 80021cc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021d0:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80021d8:	fa93 f3a3 	rbit	r3, r3
 80021dc:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 80021e0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021e4:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80021e8:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80021ec:	fa93 f3a3 	rbit	r3, r3
 80021f0:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80021f4:	4b0e      	ldr	r3, [pc, #56]	@ (8002230 <HAL_RCC_OscConfig+0x2f8>)
 80021f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80021fc:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8002200:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8002204:	fa92 f2a2 	rbit	r2, r2
 8002208:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 800220c:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002210:	fab2 f282 	clz	r2, r2
 8002214:	b2d2      	uxtb	r2, r2
 8002216:	f042 0220 	orr.w	r2, r2, #32
 800221a:	b2d2      	uxtb	r2, r2
 800221c:	f002 021f 	and.w	r2, r2, #31
 8002220:	2101      	movs	r1, #1
 8002222:	fa01 f202 	lsl.w	r2, r1, r2
 8002226:	4013      	ands	r3, r2
 8002228:	2b00      	cmp	r3, #0
 800222a:	d1b0      	bne.n	800218e <HAL_RCC_OscConfig+0x256>
 800222c:	e003      	b.n	8002236 <HAL_RCC_OscConfig+0x2fe>
 800222e:	bf00      	nop
 8002230:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002234:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002236:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800223a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0302 	and.w	r3, r3, #2
 8002246:	2b00      	cmp	r3, #0
 8002248:	f000 816d 	beq.w	8002526 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800224c:	4bcd      	ldr	r3, [pc, #820]	@ (8002584 <HAL_RCC_OscConfig+0x64c>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f003 030c 	and.w	r3, r3, #12
 8002254:	2b00      	cmp	r3, #0
 8002256:	d00c      	beq.n	8002272 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002258:	4bca      	ldr	r3, [pc, #808]	@ (8002584 <HAL_RCC_OscConfig+0x64c>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f003 030c 	and.w	r3, r3, #12
 8002260:	2b08      	cmp	r3, #8
 8002262:	d16e      	bne.n	8002342 <HAL_RCC_OscConfig+0x40a>
 8002264:	4bc7      	ldr	r3, [pc, #796]	@ (8002584 <HAL_RCC_OscConfig+0x64c>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 800226c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002270:	d167      	bne.n	8002342 <HAL_RCC_OscConfig+0x40a>
 8002272:	2302      	movs	r3, #2
 8002274:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002278:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800227c:	fa93 f3a3 	rbit	r3, r3
 8002280:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8002284:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002288:	fab3 f383 	clz	r3, r3
 800228c:	b2db      	uxtb	r3, r3
 800228e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002290:	d802      	bhi.n	8002298 <HAL_RCC_OscConfig+0x360>
 8002292:	4bbc      	ldr	r3, [pc, #752]	@ (8002584 <HAL_RCC_OscConfig+0x64c>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	e013      	b.n	80022c0 <HAL_RCC_OscConfig+0x388>
 8002298:	2302      	movs	r3, #2
 800229a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800229e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80022a2:	fa93 f3a3 	rbit	r3, r3
 80022a6:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 80022aa:	2302      	movs	r3, #2
 80022ac:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80022b0:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80022b4:	fa93 f3a3 	rbit	r3, r3
 80022b8:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80022bc:	4bb1      	ldr	r3, [pc, #708]	@ (8002584 <HAL_RCC_OscConfig+0x64c>)
 80022be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c0:	2202      	movs	r2, #2
 80022c2:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80022c6:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80022ca:	fa92 f2a2 	rbit	r2, r2
 80022ce:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 80022d2:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80022d6:	fab2 f282 	clz	r2, r2
 80022da:	b2d2      	uxtb	r2, r2
 80022dc:	f042 0220 	orr.w	r2, r2, #32
 80022e0:	b2d2      	uxtb	r2, r2
 80022e2:	f002 021f 	and.w	r2, r2, #31
 80022e6:	2101      	movs	r1, #1
 80022e8:	fa01 f202 	lsl.w	r2, r1, r2
 80022ec:	4013      	ands	r3, r2
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d00a      	beq.n	8002308 <HAL_RCC_OscConfig+0x3d0>
 80022f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022f6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d002      	beq.n	8002308 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	f000 be35 	b.w	8002f72 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002308:	4b9e      	ldr	r3, [pc, #632]	@ (8002584 <HAL_RCC_OscConfig+0x64c>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002310:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002314:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	691b      	ldr	r3, [r3, #16]
 800231c:	21f8      	movs	r1, #248	@ 0xf8
 800231e:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002322:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8002326:	fa91 f1a1 	rbit	r1, r1
 800232a:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 800232e:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002332:	fab1 f181 	clz	r1, r1
 8002336:	b2c9      	uxtb	r1, r1
 8002338:	408b      	lsls	r3, r1
 800233a:	4992      	ldr	r1, [pc, #584]	@ (8002584 <HAL_RCC_OscConfig+0x64c>)
 800233c:	4313      	orrs	r3, r2
 800233e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002340:	e0f1      	b.n	8002526 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002342:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002346:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	2b00      	cmp	r3, #0
 8002350:	f000 8083 	beq.w	800245a <HAL_RCC_OscConfig+0x522>
 8002354:	2301      	movs	r3, #1
 8002356:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800235a:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800235e:	fa93 f3a3 	rbit	r3, r3
 8002362:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8002366:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800236a:	fab3 f383 	clz	r3, r3
 800236e:	b2db      	uxtb	r3, r3
 8002370:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002374:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	461a      	mov	r2, r3
 800237c:	2301      	movs	r3, #1
 800237e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002380:	f7fe fa74 	bl	800086c <HAL_GetTick>
 8002384:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002388:	e00a      	b.n	80023a0 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800238a:	f7fe fa6f 	bl	800086c <HAL_GetTick>
 800238e:	4602      	mov	r2, r0
 8002390:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	2b02      	cmp	r3, #2
 8002398:	d902      	bls.n	80023a0 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 800239a:	2303      	movs	r3, #3
 800239c:	f000 bde9 	b.w	8002f72 <HAL_RCC_OscConfig+0x103a>
 80023a0:	2302      	movs	r3, #2
 80023a2:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a6:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80023aa:	fa93 f3a3 	rbit	r3, r3
 80023ae:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 80023b2:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023b6:	fab3 f383 	clz	r3, r3
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	2b3f      	cmp	r3, #63	@ 0x3f
 80023be:	d802      	bhi.n	80023c6 <HAL_RCC_OscConfig+0x48e>
 80023c0:	4b70      	ldr	r3, [pc, #448]	@ (8002584 <HAL_RCC_OscConfig+0x64c>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	e013      	b.n	80023ee <HAL_RCC_OscConfig+0x4b6>
 80023c6:	2302      	movs	r3, #2
 80023c8:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023cc:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80023d0:	fa93 f3a3 	rbit	r3, r3
 80023d4:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80023d8:	2302      	movs	r3, #2
 80023da:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80023de:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80023e2:	fa93 f3a3 	rbit	r3, r3
 80023e6:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80023ea:	4b66      	ldr	r3, [pc, #408]	@ (8002584 <HAL_RCC_OscConfig+0x64c>)
 80023ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ee:	2202      	movs	r2, #2
 80023f0:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 80023f4:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80023f8:	fa92 f2a2 	rbit	r2, r2
 80023fc:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8002400:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002404:	fab2 f282 	clz	r2, r2
 8002408:	b2d2      	uxtb	r2, r2
 800240a:	f042 0220 	orr.w	r2, r2, #32
 800240e:	b2d2      	uxtb	r2, r2
 8002410:	f002 021f 	and.w	r2, r2, #31
 8002414:	2101      	movs	r1, #1
 8002416:	fa01 f202 	lsl.w	r2, r1, r2
 800241a:	4013      	ands	r3, r2
 800241c:	2b00      	cmp	r3, #0
 800241e:	d0b4      	beq.n	800238a <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002420:	4b58      	ldr	r3, [pc, #352]	@ (8002584 <HAL_RCC_OscConfig+0x64c>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002428:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800242c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	691b      	ldr	r3, [r3, #16]
 8002434:	21f8      	movs	r1, #248	@ 0xf8
 8002436:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800243a:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 800243e:	fa91 f1a1 	rbit	r1, r1
 8002442:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8002446:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800244a:	fab1 f181 	clz	r1, r1
 800244e:	b2c9      	uxtb	r1, r1
 8002450:	408b      	lsls	r3, r1
 8002452:	494c      	ldr	r1, [pc, #304]	@ (8002584 <HAL_RCC_OscConfig+0x64c>)
 8002454:	4313      	orrs	r3, r2
 8002456:	600b      	str	r3, [r1, #0]
 8002458:	e065      	b.n	8002526 <HAL_RCC_OscConfig+0x5ee>
 800245a:	2301      	movs	r3, #1
 800245c:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002460:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002464:	fa93 f3a3 	rbit	r3, r3
 8002468:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 800246c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002470:	fab3 f383 	clz	r3, r3
 8002474:	b2db      	uxtb	r3, r3
 8002476:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800247a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	461a      	mov	r2, r3
 8002482:	2300      	movs	r3, #0
 8002484:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002486:	f7fe f9f1 	bl	800086c <HAL_GetTick>
 800248a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800248e:	e00a      	b.n	80024a6 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002490:	f7fe f9ec 	bl	800086c <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	2b02      	cmp	r3, #2
 800249e:	d902      	bls.n	80024a6 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	f000 bd66 	b.w	8002f72 <HAL_RCC_OscConfig+0x103a>
 80024a6:	2302      	movs	r3, #2
 80024a8:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ac:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80024b0:	fa93 f3a3 	rbit	r3, r3
 80024b4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 80024b8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024bc:	fab3 f383 	clz	r3, r3
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	2b3f      	cmp	r3, #63	@ 0x3f
 80024c4:	d802      	bhi.n	80024cc <HAL_RCC_OscConfig+0x594>
 80024c6:	4b2f      	ldr	r3, [pc, #188]	@ (8002584 <HAL_RCC_OscConfig+0x64c>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	e013      	b.n	80024f4 <HAL_RCC_OscConfig+0x5bc>
 80024cc:	2302      	movs	r3, #2
 80024ce:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80024d6:	fa93 f3a3 	rbit	r3, r3
 80024da:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80024de:	2302      	movs	r3, #2
 80024e0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80024e4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80024e8:	fa93 f3a3 	rbit	r3, r3
 80024ec:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80024f0:	4b24      	ldr	r3, [pc, #144]	@ (8002584 <HAL_RCC_OscConfig+0x64c>)
 80024f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024f4:	2202      	movs	r2, #2
 80024f6:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80024fa:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80024fe:	fa92 f2a2 	rbit	r2, r2
 8002502:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8002506:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800250a:	fab2 f282 	clz	r2, r2
 800250e:	b2d2      	uxtb	r2, r2
 8002510:	f042 0220 	orr.w	r2, r2, #32
 8002514:	b2d2      	uxtb	r2, r2
 8002516:	f002 021f 	and.w	r2, r2, #31
 800251a:	2101      	movs	r1, #1
 800251c:	fa01 f202 	lsl.w	r2, r1, r2
 8002520:	4013      	ands	r3, r2
 8002522:	2b00      	cmp	r3, #0
 8002524:	d1b4      	bne.n	8002490 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002526:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800252a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0308 	and.w	r3, r3, #8
 8002536:	2b00      	cmp	r3, #0
 8002538:	f000 8119 	beq.w	800276e <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800253c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002540:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	695b      	ldr	r3, [r3, #20]
 8002548:	2b00      	cmp	r3, #0
 800254a:	f000 8082 	beq.w	8002652 <HAL_RCC_OscConfig+0x71a>
 800254e:	2301      	movs	r3, #1
 8002550:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002554:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002558:	fa93 f3a3 	rbit	r3, r3
 800255c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8002560:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002564:	fab3 f383 	clz	r3, r3
 8002568:	b2db      	uxtb	r3, r3
 800256a:	461a      	mov	r2, r3
 800256c:	4b06      	ldr	r3, [pc, #24]	@ (8002588 <HAL_RCC_OscConfig+0x650>)
 800256e:	4413      	add	r3, r2
 8002570:	009b      	lsls	r3, r3, #2
 8002572:	461a      	mov	r2, r3
 8002574:	2301      	movs	r3, #1
 8002576:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002578:	f7fe f978 	bl	800086c <HAL_GetTick>
 800257c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002580:	e00f      	b.n	80025a2 <HAL_RCC_OscConfig+0x66a>
 8002582:	bf00      	nop
 8002584:	40021000 	.word	0x40021000
 8002588:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800258c:	f7fe f96e 	bl	800086c <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	2b02      	cmp	r3, #2
 800259a:	d902      	bls.n	80025a2 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	f000 bce8 	b.w	8002f72 <HAL_RCC_OscConfig+0x103a>
 80025a2:	2302      	movs	r3, #2
 80025a4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80025ac:	fa93 f2a3 	rbit	r2, r3
 80025b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025b4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80025b8:	601a      	str	r2, [r3, #0]
 80025ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80025c2:	2202      	movs	r2, #2
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025ca:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	fa93 f2a3 	rbit	r2, r3
 80025d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80025dc:	601a      	str	r2, [r3, #0]
 80025de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025e2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80025e6:	2202      	movs	r2, #2
 80025e8:	601a      	str	r2, [r3, #0]
 80025ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025ee:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	fa93 f2a3 	rbit	r2, r3
 80025f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025fc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002600:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002602:	4bb0      	ldr	r3, [pc, #704]	@ (80028c4 <HAL_RCC_OscConfig+0x98c>)
 8002604:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002606:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800260a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800260e:	2102      	movs	r1, #2
 8002610:	6019      	str	r1, [r3, #0]
 8002612:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002616:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	fa93 f1a3 	rbit	r1, r3
 8002620:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002624:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002628:	6019      	str	r1, [r3, #0]
  return result;
 800262a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800262e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	fab3 f383 	clz	r3, r3
 8002638:	b2db      	uxtb	r3, r3
 800263a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800263e:	b2db      	uxtb	r3, r3
 8002640:	f003 031f 	and.w	r3, r3, #31
 8002644:	2101      	movs	r1, #1
 8002646:	fa01 f303 	lsl.w	r3, r1, r3
 800264a:	4013      	ands	r3, r2
 800264c:	2b00      	cmp	r3, #0
 800264e:	d09d      	beq.n	800258c <HAL_RCC_OscConfig+0x654>
 8002650:	e08d      	b.n	800276e <HAL_RCC_OscConfig+0x836>
 8002652:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002656:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800265a:	2201      	movs	r2, #1
 800265c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800265e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002662:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	fa93 f2a3 	rbit	r2, r3
 800266c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002670:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002674:	601a      	str	r2, [r3, #0]
  return result;
 8002676:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800267a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800267e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002680:	fab3 f383 	clz	r3, r3
 8002684:	b2db      	uxtb	r3, r3
 8002686:	461a      	mov	r2, r3
 8002688:	4b8f      	ldr	r3, [pc, #572]	@ (80028c8 <HAL_RCC_OscConfig+0x990>)
 800268a:	4413      	add	r3, r2
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	461a      	mov	r2, r3
 8002690:	2300      	movs	r3, #0
 8002692:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002694:	f7fe f8ea 	bl	800086c <HAL_GetTick>
 8002698:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800269c:	e00a      	b.n	80026b4 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800269e:	f7fe f8e5 	bl	800086c <HAL_GetTick>
 80026a2:	4602      	mov	r2, r0
 80026a4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d902      	bls.n	80026b4 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	f000 bc5f 	b.w	8002f72 <HAL_RCC_OscConfig+0x103a>
 80026b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026b8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80026bc:	2202      	movs	r2, #2
 80026be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026c4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	fa93 f2a3 	rbit	r2, r3
 80026ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026d2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80026d6:	601a      	str	r2, [r3, #0]
 80026d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026dc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80026e0:	2202      	movs	r2, #2
 80026e2:	601a      	str	r2, [r3, #0]
 80026e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026e8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	fa93 f2a3 	rbit	r2, r3
 80026f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026f6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80026fa:	601a      	str	r2, [r3, #0]
 80026fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002700:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002704:	2202      	movs	r2, #2
 8002706:	601a      	str	r2, [r3, #0]
 8002708:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800270c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	fa93 f2a3 	rbit	r2, r3
 8002716:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800271a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800271e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002720:	4b68      	ldr	r3, [pc, #416]	@ (80028c4 <HAL_RCC_OscConfig+0x98c>)
 8002722:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002724:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002728:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800272c:	2102      	movs	r1, #2
 800272e:	6019      	str	r1, [r3, #0]
 8002730:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002734:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	fa93 f1a3 	rbit	r1, r3
 800273e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002742:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002746:	6019      	str	r1, [r3, #0]
  return result;
 8002748:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800274c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	fab3 f383 	clz	r3, r3
 8002756:	b2db      	uxtb	r3, r3
 8002758:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800275c:	b2db      	uxtb	r3, r3
 800275e:	f003 031f 	and.w	r3, r3, #31
 8002762:	2101      	movs	r1, #1
 8002764:	fa01 f303 	lsl.w	r3, r1, r3
 8002768:	4013      	ands	r3, r2
 800276a:	2b00      	cmp	r3, #0
 800276c:	d197      	bne.n	800269e <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800276e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002772:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 0304 	and.w	r3, r3, #4
 800277e:	2b00      	cmp	r3, #0
 8002780:	f000 819c 	beq.w	8002abc <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002784:	2300      	movs	r3, #0
 8002786:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800278a:	4b4e      	ldr	r3, [pc, #312]	@ (80028c4 <HAL_RCC_OscConfig+0x98c>)
 800278c:	69db      	ldr	r3, [r3, #28]
 800278e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d116      	bne.n	80027c4 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002796:	4b4b      	ldr	r3, [pc, #300]	@ (80028c4 <HAL_RCC_OscConfig+0x98c>)
 8002798:	69db      	ldr	r3, [r3, #28]
 800279a:	4a4a      	ldr	r2, [pc, #296]	@ (80028c4 <HAL_RCC_OscConfig+0x98c>)
 800279c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027a0:	61d3      	str	r3, [r2, #28]
 80027a2:	4b48      	ldr	r3, [pc, #288]	@ (80028c4 <HAL_RCC_OscConfig+0x98c>)
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80027aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027ae:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027b2:	601a      	str	r2, [r3, #0]
 80027b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027b8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027bc:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80027be:	2301      	movs	r3, #1
 80027c0:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027c4:	4b41      	ldr	r3, [pc, #260]	@ (80028cc <HAL_RCC_OscConfig+0x994>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d11a      	bne.n	8002806 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027d0:	4b3e      	ldr	r3, [pc, #248]	@ (80028cc <HAL_RCC_OscConfig+0x994>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a3d      	ldr	r2, [pc, #244]	@ (80028cc <HAL_RCC_OscConfig+0x994>)
 80027d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027da:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027dc:	f7fe f846 	bl	800086c <HAL_GetTick>
 80027e0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027e4:	e009      	b.n	80027fa <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027e6:	f7fe f841 	bl	800086c <HAL_GetTick>
 80027ea:	4602      	mov	r2, r0
 80027ec:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	2b64      	cmp	r3, #100	@ 0x64
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e3bb      	b.n	8002f72 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027fa:	4b34      	ldr	r3, [pc, #208]	@ (80028cc <HAL_RCC_OscConfig+0x994>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002802:	2b00      	cmp	r3, #0
 8002804:	d0ef      	beq.n	80027e6 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002806:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800280a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	2b01      	cmp	r3, #1
 8002814:	d106      	bne.n	8002824 <HAL_RCC_OscConfig+0x8ec>
 8002816:	4b2b      	ldr	r3, [pc, #172]	@ (80028c4 <HAL_RCC_OscConfig+0x98c>)
 8002818:	6a1b      	ldr	r3, [r3, #32]
 800281a:	4a2a      	ldr	r2, [pc, #168]	@ (80028c4 <HAL_RCC_OscConfig+0x98c>)
 800281c:	f043 0301 	orr.w	r3, r3, #1
 8002820:	6213      	str	r3, [r2, #32]
 8002822:	e035      	b.n	8002890 <HAL_RCC_OscConfig+0x958>
 8002824:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002828:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d10c      	bne.n	800284e <HAL_RCC_OscConfig+0x916>
 8002834:	4b23      	ldr	r3, [pc, #140]	@ (80028c4 <HAL_RCC_OscConfig+0x98c>)
 8002836:	6a1b      	ldr	r3, [r3, #32]
 8002838:	4a22      	ldr	r2, [pc, #136]	@ (80028c4 <HAL_RCC_OscConfig+0x98c>)
 800283a:	f023 0301 	bic.w	r3, r3, #1
 800283e:	6213      	str	r3, [r2, #32]
 8002840:	4b20      	ldr	r3, [pc, #128]	@ (80028c4 <HAL_RCC_OscConfig+0x98c>)
 8002842:	6a1b      	ldr	r3, [r3, #32]
 8002844:	4a1f      	ldr	r2, [pc, #124]	@ (80028c4 <HAL_RCC_OscConfig+0x98c>)
 8002846:	f023 0304 	bic.w	r3, r3, #4
 800284a:	6213      	str	r3, [r2, #32]
 800284c:	e020      	b.n	8002890 <HAL_RCC_OscConfig+0x958>
 800284e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002852:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	2b05      	cmp	r3, #5
 800285c:	d10c      	bne.n	8002878 <HAL_RCC_OscConfig+0x940>
 800285e:	4b19      	ldr	r3, [pc, #100]	@ (80028c4 <HAL_RCC_OscConfig+0x98c>)
 8002860:	6a1b      	ldr	r3, [r3, #32]
 8002862:	4a18      	ldr	r2, [pc, #96]	@ (80028c4 <HAL_RCC_OscConfig+0x98c>)
 8002864:	f043 0304 	orr.w	r3, r3, #4
 8002868:	6213      	str	r3, [r2, #32]
 800286a:	4b16      	ldr	r3, [pc, #88]	@ (80028c4 <HAL_RCC_OscConfig+0x98c>)
 800286c:	6a1b      	ldr	r3, [r3, #32]
 800286e:	4a15      	ldr	r2, [pc, #84]	@ (80028c4 <HAL_RCC_OscConfig+0x98c>)
 8002870:	f043 0301 	orr.w	r3, r3, #1
 8002874:	6213      	str	r3, [r2, #32]
 8002876:	e00b      	b.n	8002890 <HAL_RCC_OscConfig+0x958>
 8002878:	4b12      	ldr	r3, [pc, #72]	@ (80028c4 <HAL_RCC_OscConfig+0x98c>)
 800287a:	6a1b      	ldr	r3, [r3, #32]
 800287c:	4a11      	ldr	r2, [pc, #68]	@ (80028c4 <HAL_RCC_OscConfig+0x98c>)
 800287e:	f023 0301 	bic.w	r3, r3, #1
 8002882:	6213      	str	r3, [r2, #32]
 8002884:	4b0f      	ldr	r3, [pc, #60]	@ (80028c4 <HAL_RCC_OscConfig+0x98c>)
 8002886:	6a1b      	ldr	r3, [r3, #32]
 8002888:	4a0e      	ldr	r2, [pc, #56]	@ (80028c4 <HAL_RCC_OscConfig+0x98c>)
 800288a:	f023 0304 	bic.w	r3, r3, #4
 800288e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002890:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002894:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	2b00      	cmp	r3, #0
 800289e:	f000 8085 	beq.w	80029ac <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028a2:	f7fd ffe3 	bl	800086c <HAL_GetTick>
 80028a6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028aa:	e011      	b.n	80028d0 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028ac:	f7fd ffde 	bl	800086c <HAL_GetTick>
 80028b0:	4602      	mov	r2, r0
 80028b2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028bc:	4293      	cmp	r3, r2
 80028be:	d907      	bls.n	80028d0 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	e356      	b.n	8002f72 <HAL_RCC_OscConfig+0x103a>
 80028c4:	40021000 	.word	0x40021000
 80028c8:	10908120 	.word	0x10908120
 80028cc:	40007000 	.word	0x40007000
 80028d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028d4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80028d8:	2202      	movs	r2, #2
 80028da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028e0:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	fa93 f2a3 	rbit	r2, r3
 80028ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028ee:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80028f2:	601a      	str	r2, [r3, #0]
 80028f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028f8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80028fc:	2202      	movs	r2, #2
 80028fe:	601a      	str	r2, [r3, #0]
 8002900:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002904:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	fa93 f2a3 	rbit	r2, r3
 800290e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002912:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002916:	601a      	str	r2, [r3, #0]
  return result;
 8002918:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800291c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002920:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002922:	fab3 f383 	clz	r3, r3
 8002926:	b2db      	uxtb	r3, r3
 8002928:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800292c:	b2db      	uxtb	r3, r3
 800292e:	2b00      	cmp	r3, #0
 8002930:	d102      	bne.n	8002938 <HAL_RCC_OscConfig+0xa00>
 8002932:	4b98      	ldr	r3, [pc, #608]	@ (8002b94 <HAL_RCC_OscConfig+0xc5c>)
 8002934:	6a1b      	ldr	r3, [r3, #32]
 8002936:	e013      	b.n	8002960 <HAL_RCC_OscConfig+0xa28>
 8002938:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800293c:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002940:	2202      	movs	r2, #2
 8002942:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002944:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002948:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	fa93 f2a3 	rbit	r2, r3
 8002952:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002956:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	4b8d      	ldr	r3, [pc, #564]	@ (8002b94 <HAL_RCC_OscConfig+0xc5c>)
 800295e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002960:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002964:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002968:	2102      	movs	r1, #2
 800296a:	6011      	str	r1, [r2, #0]
 800296c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002970:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002974:	6812      	ldr	r2, [r2, #0]
 8002976:	fa92 f1a2 	rbit	r1, r2
 800297a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800297e:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8002982:	6011      	str	r1, [r2, #0]
  return result;
 8002984:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002988:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 800298c:	6812      	ldr	r2, [r2, #0]
 800298e:	fab2 f282 	clz	r2, r2
 8002992:	b2d2      	uxtb	r2, r2
 8002994:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002998:	b2d2      	uxtb	r2, r2
 800299a:	f002 021f 	and.w	r2, r2, #31
 800299e:	2101      	movs	r1, #1
 80029a0:	fa01 f202 	lsl.w	r2, r1, r2
 80029a4:	4013      	ands	r3, r2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d080      	beq.n	80028ac <HAL_RCC_OscConfig+0x974>
 80029aa:	e07d      	b.n	8002aa8 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029ac:	f7fd ff5e 	bl	800086c <HAL_GetTick>
 80029b0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029b4:	e00b      	b.n	80029ce <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029b6:	f7fd ff59 	bl	800086c <HAL_GetTick>
 80029ba:	4602      	mov	r2, r0
 80029bc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d901      	bls.n	80029ce <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e2d1      	b.n	8002f72 <HAL_RCC_OscConfig+0x103a>
 80029ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029d2:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80029d6:	2202      	movs	r2, #2
 80029d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029de:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	fa93 f2a3 	rbit	r2, r3
 80029e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029ec:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80029f0:	601a      	str	r2, [r3, #0]
 80029f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029f6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80029fa:	2202      	movs	r2, #2
 80029fc:	601a      	str	r2, [r3, #0]
 80029fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a02:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	fa93 f2a3 	rbit	r2, r3
 8002a0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a10:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002a14:	601a      	str	r2, [r3, #0]
  return result;
 8002a16:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a1a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002a1e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a20:	fab3 f383 	clz	r3, r3
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d102      	bne.n	8002a36 <HAL_RCC_OscConfig+0xafe>
 8002a30:	4b58      	ldr	r3, [pc, #352]	@ (8002b94 <HAL_RCC_OscConfig+0xc5c>)
 8002a32:	6a1b      	ldr	r3, [r3, #32]
 8002a34:	e013      	b.n	8002a5e <HAL_RCC_OscConfig+0xb26>
 8002a36:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a3a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002a3e:	2202      	movs	r2, #2
 8002a40:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a46:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	fa93 f2a3 	rbit	r2, r3
 8002a50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a54:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8002a58:	601a      	str	r2, [r3, #0]
 8002a5a:	4b4e      	ldr	r3, [pc, #312]	@ (8002b94 <HAL_RCC_OscConfig+0xc5c>)
 8002a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a5e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a62:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002a66:	2102      	movs	r1, #2
 8002a68:	6011      	str	r1, [r2, #0]
 8002a6a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a6e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002a72:	6812      	ldr	r2, [r2, #0]
 8002a74:	fa92 f1a2 	rbit	r1, r2
 8002a78:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a7c:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002a80:	6011      	str	r1, [r2, #0]
  return result;
 8002a82:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a86:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002a8a:	6812      	ldr	r2, [r2, #0]
 8002a8c:	fab2 f282 	clz	r2, r2
 8002a90:	b2d2      	uxtb	r2, r2
 8002a92:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a96:	b2d2      	uxtb	r2, r2
 8002a98:	f002 021f 	and.w	r2, r2, #31
 8002a9c:	2101      	movs	r1, #1
 8002a9e:	fa01 f202 	lsl.w	r2, r1, r2
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d186      	bne.n	80029b6 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002aa8:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d105      	bne.n	8002abc <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ab0:	4b38      	ldr	r3, [pc, #224]	@ (8002b94 <HAL_RCC_OscConfig+0xc5c>)
 8002ab2:	69db      	ldr	r3, [r3, #28]
 8002ab4:	4a37      	ldr	r2, [pc, #220]	@ (8002b94 <HAL_RCC_OscConfig+0xc5c>)
 8002ab6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002aba:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002abc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ac0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	699b      	ldr	r3, [r3, #24]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	f000 8251 	beq.w	8002f70 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ace:	4b31      	ldr	r3, [pc, #196]	@ (8002b94 <HAL_RCC_OscConfig+0xc5c>)
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f003 030c 	and.w	r3, r3, #12
 8002ad6:	2b08      	cmp	r3, #8
 8002ad8:	f000 820f 	beq.w	8002efa <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002adc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ae0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	699b      	ldr	r3, [r3, #24]
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	f040 8165 	bne.w	8002db8 <HAL_RCC_OscConfig+0xe80>
 8002aee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002af2:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002af6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002afa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002afc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b00:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	fa93 f2a3 	rbit	r2, r3
 8002b0a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b0e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002b12:	601a      	str	r2, [r3, #0]
  return result;
 8002b14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b18:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002b1c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b1e:	fab3 f383 	clz	r3, r3
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002b28:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	461a      	mov	r2, r3
 8002b30:	2300      	movs	r3, #0
 8002b32:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b34:	f7fd fe9a 	bl	800086c <HAL_GetTick>
 8002b38:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b3c:	e009      	b.n	8002b52 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b3e:	f7fd fe95 	bl	800086c <HAL_GetTick>
 8002b42:	4602      	mov	r2, r0
 8002b44:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e20f      	b.n	8002f72 <HAL_RCC_OscConfig+0x103a>
 8002b52:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b56:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002b5a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b60:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b64:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	fa93 f2a3 	rbit	r2, r3
 8002b6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b72:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002b76:	601a      	str	r2, [r3, #0]
  return result;
 8002b78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b7c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002b80:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b82:	fab3 f383 	clz	r3, r3
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b8a:	d805      	bhi.n	8002b98 <HAL_RCC_OscConfig+0xc60>
 8002b8c:	4b01      	ldr	r3, [pc, #4]	@ (8002b94 <HAL_RCC_OscConfig+0xc5c>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	e02a      	b.n	8002be8 <HAL_RCC_OscConfig+0xcb0>
 8002b92:	bf00      	nop
 8002b94:	40021000 	.word	0x40021000
 8002b98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b9c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002ba0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ba4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002baa:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	fa93 f2a3 	rbit	r2, r3
 8002bb4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bb8:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002bbc:	601a      	str	r2, [r3, #0]
 8002bbe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bc2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002bc6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002bca:	601a      	str	r2, [r3, #0]
 8002bcc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bd0:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	fa93 f2a3 	rbit	r2, r3
 8002bda:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bde:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8002be2:	601a      	str	r2, [r3, #0]
 8002be4:	4bca      	ldr	r3, [pc, #808]	@ (8002f10 <HAL_RCC_OscConfig+0xfd8>)
 8002be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002bec:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002bf0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002bf4:	6011      	str	r1, [r2, #0]
 8002bf6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002bfa:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002bfe:	6812      	ldr	r2, [r2, #0]
 8002c00:	fa92 f1a2 	rbit	r1, r2
 8002c04:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002c08:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8002c0c:	6011      	str	r1, [r2, #0]
  return result;
 8002c0e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002c12:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8002c16:	6812      	ldr	r2, [r2, #0]
 8002c18:	fab2 f282 	clz	r2, r2
 8002c1c:	b2d2      	uxtb	r2, r2
 8002c1e:	f042 0220 	orr.w	r2, r2, #32
 8002c22:	b2d2      	uxtb	r2, r2
 8002c24:	f002 021f 	and.w	r2, r2, #31
 8002c28:	2101      	movs	r1, #1
 8002c2a:	fa01 f202 	lsl.w	r2, r1, r2
 8002c2e:	4013      	ands	r3, r2
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d184      	bne.n	8002b3e <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c34:	4bb6      	ldr	r3, [pc, #728]	@ (8002f10 <HAL_RCC_OscConfig+0xfd8>)
 8002c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c38:	f023 020f 	bic.w	r2, r3, #15
 8002c3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c40:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c48:	49b1      	ldr	r1, [pc, #708]	@ (8002f10 <HAL_RCC_OscConfig+0xfd8>)
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8002c4e:	4bb0      	ldr	r3, [pc, #704]	@ (8002f10 <HAL_RCC_OscConfig+0xfd8>)
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8002c56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c5a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	6a19      	ldr	r1, [r3, #32]
 8002c62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c66:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	69db      	ldr	r3, [r3, #28]
 8002c6e:	430b      	orrs	r3, r1
 8002c70:	49a7      	ldr	r1, [pc, #668]	@ (8002f10 <HAL_RCC_OscConfig+0xfd8>)
 8002c72:	4313      	orrs	r3, r2
 8002c74:	604b      	str	r3, [r1, #4]
 8002c76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c7a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002c7e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002c82:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c88:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	fa93 f2a3 	rbit	r2, r3
 8002c92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c96:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002c9a:	601a      	str	r2, [r3, #0]
  return result;
 8002c9c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ca0:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002ca4:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ca6:	fab3 f383 	clz	r3, r3
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002cb0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	2301      	movs	r3, #1
 8002cba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cbc:	f7fd fdd6 	bl	800086c <HAL_GetTick>
 8002cc0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cc4:	e009      	b.n	8002cda <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cc6:	f7fd fdd1 	bl	800086c <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e14b      	b.n	8002f72 <HAL_RCC_OscConfig+0x103a>
 8002cda:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cde:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002ce2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ce6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cec:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	fa93 f2a3 	rbit	r2, r3
 8002cf6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cfa:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002cfe:	601a      	str	r2, [r3, #0]
  return result;
 8002d00:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d04:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002d08:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d0a:	fab3 f383 	clz	r3, r3
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d12:	d802      	bhi.n	8002d1a <HAL_RCC_OscConfig+0xde2>
 8002d14:	4b7e      	ldr	r3, [pc, #504]	@ (8002f10 <HAL_RCC_OscConfig+0xfd8>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	e027      	b.n	8002d6a <HAL_RCC_OscConfig+0xe32>
 8002d1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d1e:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002d22:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d2c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	fa93 f2a3 	rbit	r2, r3
 8002d36:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d3a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002d3e:	601a      	str	r2, [r3, #0]
 8002d40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d44:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002d48:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d4c:	601a      	str	r2, [r3, #0]
 8002d4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d52:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	fa93 f2a3 	rbit	r2, r3
 8002d5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d60:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8002d64:	601a      	str	r2, [r3, #0]
 8002d66:	4b6a      	ldr	r3, [pc, #424]	@ (8002f10 <HAL_RCC_OscConfig+0xfd8>)
 8002d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002d6e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002d72:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002d76:	6011      	str	r1, [r2, #0]
 8002d78:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002d7c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002d80:	6812      	ldr	r2, [r2, #0]
 8002d82:	fa92 f1a2 	rbit	r1, r2
 8002d86:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002d8a:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002d8e:	6011      	str	r1, [r2, #0]
  return result;
 8002d90:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002d94:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002d98:	6812      	ldr	r2, [r2, #0]
 8002d9a:	fab2 f282 	clz	r2, r2
 8002d9e:	b2d2      	uxtb	r2, r2
 8002da0:	f042 0220 	orr.w	r2, r2, #32
 8002da4:	b2d2      	uxtb	r2, r2
 8002da6:	f002 021f 	and.w	r2, r2, #31
 8002daa:	2101      	movs	r1, #1
 8002dac:	fa01 f202 	lsl.w	r2, r1, r2
 8002db0:	4013      	ands	r3, r2
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d087      	beq.n	8002cc6 <HAL_RCC_OscConfig+0xd8e>
 8002db6:	e0db      	b.n	8002f70 <HAL_RCC_OscConfig+0x1038>
 8002db8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dbc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002dc0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002dc4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dca:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	fa93 f2a3 	rbit	r2, r3
 8002dd4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dd8:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002ddc:	601a      	str	r2, [r3, #0]
  return result;
 8002dde:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002de2:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002de6:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002de8:	fab3 f383 	clz	r3, r3
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002df2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	461a      	mov	r2, r3
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dfe:	f7fd fd35 	bl	800086c <HAL_GetTick>
 8002e02:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e06:	e009      	b.n	8002e1c <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e08:	f7fd fd30 	bl	800086c <HAL_GetTick>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d901      	bls.n	8002e1c <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	e0aa      	b.n	8002f72 <HAL_RCC_OscConfig+0x103a>
 8002e1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e20:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002e24:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e2e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	fa93 f2a3 	rbit	r2, r3
 8002e38:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e3c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002e40:	601a      	str	r2, [r3, #0]
  return result;
 8002e42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e46:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002e4a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e4c:	fab3 f383 	clz	r3, r3
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b3f      	cmp	r3, #63	@ 0x3f
 8002e54:	d802      	bhi.n	8002e5c <HAL_RCC_OscConfig+0xf24>
 8002e56:	4b2e      	ldr	r3, [pc, #184]	@ (8002f10 <HAL_RCC_OscConfig+0xfd8>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	e027      	b.n	8002eac <HAL_RCC_OscConfig+0xf74>
 8002e5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e60:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002e64:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e6a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e6e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	fa93 f2a3 	rbit	r2, r3
 8002e78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e7c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002e80:	601a      	str	r2, [r3, #0]
 8002e82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e86:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002e8a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e8e:	601a      	str	r2, [r3, #0]
 8002e90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e94:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	fa93 f2a3 	rbit	r2, r3
 8002e9e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ea2:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	4b19      	ldr	r3, [pc, #100]	@ (8002f10 <HAL_RCC_OscConfig+0xfd8>)
 8002eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eac:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002eb0:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002eb4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002eb8:	6011      	str	r1, [r2, #0]
 8002eba:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002ebe:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002ec2:	6812      	ldr	r2, [r2, #0]
 8002ec4:	fa92 f1a2 	rbit	r1, r2
 8002ec8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002ecc:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002ed0:	6011      	str	r1, [r2, #0]
  return result;
 8002ed2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002ed6:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002eda:	6812      	ldr	r2, [r2, #0]
 8002edc:	fab2 f282 	clz	r2, r2
 8002ee0:	b2d2      	uxtb	r2, r2
 8002ee2:	f042 0220 	orr.w	r2, r2, #32
 8002ee6:	b2d2      	uxtb	r2, r2
 8002ee8:	f002 021f 	and.w	r2, r2, #31
 8002eec:	2101      	movs	r1, #1
 8002eee:	fa01 f202 	lsl.w	r2, r1, r2
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d187      	bne.n	8002e08 <HAL_RCC_OscConfig+0xed0>
 8002ef8:	e03a      	b.n	8002f70 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002efa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002efe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	699b      	ldr	r3, [r3, #24]
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d104      	bne.n	8002f14 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e031      	b.n	8002f72 <HAL_RCC_OscConfig+0x103a>
 8002f0e:	bf00      	nop
 8002f10:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f14:	4b19      	ldr	r3, [pc, #100]	@ (8002f7c <HAL_RCC_OscConfig+0x1044>)
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002f1c:	4b17      	ldr	r3, [pc, #92]	@ (8002f7c <HAL_RCC_OscConfig+0x1044>)
 8002f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f20:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002f24:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002f28:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8002f2c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f30:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	69db      	ldr	r3, [r3, #28]
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d117      	bne.n	8002f6c <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002f3c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002f40:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002f44:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f48:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d10b      	bne.n	8002f6c <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002f54:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002f58:	f003 020f 	and.w	r2, r3, #15
 8002f5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f60:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d001      	beq.n	8002f70 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e000      	b.n	8002f72 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8002f70:	2300      	movs	r3, #0
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	40021000 	.word	0x40021000

08002f80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b09e      	sub	sp, #120	@ 0x78
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
 8002f88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d101      	bne.n	8002f98 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e154      	b.n	8003242 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f98:	4b89      	ldr	r3, [pc, #548]	@ (80031c0 <HAL_RCC_ClockConfig+0x240>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0307 	and.w	r3, r3, #7
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d910      	bls.n	8002fc8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fa6:	4b86      	ldr	r3, [pc, #536]	@ (80031c0 <HAL_RCC_ClockConfig+0x240>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f023 0207 	bic.w	r2, r3, #7
 8002fae:	4984      	ldr	r1, [pc, #528]	@ (80031c0 <HAL_RCC_ClockConfig+0x240>)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fb6:	4b82      	ldr	r3, [pc, #520]	@ (80031c0 <HAL_RCC_ClockConfig+0x240>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0307 	and.w	r3, r3, #7
 8002fbe:	683a      	ldr	r2, [r7, #0]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d001      	beq.n	8002fc8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e13c      	b.n	8003242 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0302 	and.w	r3, r3, #2
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d008      	beq.n	8002fe6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fd4:	4b7b      	ldr	r3, [pc, #492]	@ (80031c4 <HAL_RCC_ClockConfig+0x244>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	4978      	ldr	r1, [pc, #480]	@ (80031c4 <HAL_RCC_ClockConfig+0x244>)
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0301 	and.w	r3, r3, #1
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	f000 80cd 	beq.w	800318e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d137      	bne.n	800306c <HAL_RCC_ClockConfig+0xec>
 8002ffc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003000:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003002:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003004:	fa93 f3a3 	rbit	r3, r3
 8003008:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800300a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800300c:	fab3 f383 	clz	r3, r3
 8003010:	b2db      	uxtb	r3, r3
 8003012:	2b3f      	cmp	r3, #63	@ 0x3f
 8003014:	d802      	bhi.n	800301c <HAL_RCC_ClockConfig+0x9c>
 8003016:	4b6b      	ldr	r3, [pc, #428]	@ (80031c4 <HAL_RCC_ClockConfig+0x244>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	e00f      	b.n	800303c <HAL_RCC_ClockConfig+0xbc>
 800301c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003020:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003022:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003024:	fa93 f3a3 	rbit	r3, r3
 8003028:	667b      	str	r3, [r7, #100]	@ 0x64
 800302a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800302e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003030:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003032:	fa93 f3a3 	rbit	r3, r3
 8003036:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003038:	4b62      	ldr	r3, [pc, #392]	@ (80031c4 <HAL_RCC_ClockConfig+0x244>)
 800303a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800303c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003040:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003042:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003044:	fa92 f2a2 	rbit	r2, r2
 8003048:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800304a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800304c:	fab2 f282 	clz	r2, r2
 8003050:	b2d2      	uxtb	r2, r2
 8003052:	f042 0220 	orr.w	r2, r2, #32
 8003056:	b2d2      	uxtb	r2, r2
 8003058:	f002 021f 	and.w	r2, r2, #31
 800305c:	2101      	movs	r1, #1
 800305e:	fa01 f202 	lsl.w	r2, r1, r2
 8003062:	4013      	ands	r3, r2
 8003064:	2b00      	cmp	r3, #0
 8003066:	d171      	bne.n	800314c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	e0ea      	b.n	8003242 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	2b02      	cmp	r3, #2
 8003072:	d137      	bne.n	80030e4 <HAL_RCC_ClockConfig+0x164>
 8003074:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003078:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800307a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800307c:	fa93 f3a3 	rbit	r3, r3
 8003080:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003082:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003084:	fab3 f383 	clz	r3, r3
 8003088:	b2db      	uxtb	r3, r3
 800308a:	2b3f      	cmp	r3, #63	@ 0x3f
 800308c:	d802      	bhi.n	8003094 <HAL_RCC_ClockConfig+0x114>
 800308e:	4b4d      	ldr	r3, [pc, #308]	@ (80031c4 <HAL_RCC_ClockConfig+0x244>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	e00f      	b.n	80030b4 <HAL_RCC_ClockConfig+0x134>
 8003094:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003098:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800309a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800309c:	fa93 f3a3 	rbit	r3, r3
 80030a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80030a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80030a6:	643b      	str	r3, [r7, #64]	@ 0x40
 80030a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030aa:	fa93 f3a3 	rbit	r3, r3
 80030ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030b0:	4b44      	ldr	r3, [pc, #272]	@ (80031c4 <HAL_RCC_ClockConfig+0x244>)
 80030b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80030b8:	63ba      	str	r2, [r7, #56]	@ 0x38
 80030ba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80030bc:	fa92 f2a2 	rbit	r2, r2
 80030c0:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80030c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80030c4:	fab2 f282 	clz	r2, r2
 80030c8:	b2d2      	uxtb	r2, r2
 80030ca:	f042 0220 	orr.w	r2, r2, #32
 80030ce:	b2d2      	uxtb	r2, r2
 80030d0:	f002 021f 	and.w	r2, r2, #31
 80030d4:	2101      	movs	r1, #1
 80030d6:	fa01 f202 	lsl.w	r2, r1, r2
 80030da:	4013      	ands	r3, r2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d135      	bne.n	800314c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e0ae      	b.n	8003242 <HAL_RCC_ClockConfig+0x2c2>
 80030e4:	2302      	movs	r3, #2
 80030e6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030ea:	fa93 f3a3 	rbit	r3, r3
 80030ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80030f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030f2:	fab3 f383 	clz	r3, r3
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	2b3f      	cmp	r3, #63	@ 0x3f
 80030fa:	d802      	bhi.n	8003102 <HAL_RCC_ClockConfig+0x182>
 80030fc:	4b31      	ldr	r3, [pc, #196]	@ (80031c4 <HAL_RCC_ClockConfig+0x244>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	e00d      	b.n	800311e <HAL_RCC_ClockConfig+0x19e>
 8003102:	2302      	movs	r3, #2
 8003104:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003108:	fa93 f3a3 	rbit	r3, r3
 800310c:	627b      	str	r3, [r7, #36]	@ 0x24
 800310e:	2302      	movs	r3, #2
 8003110:	623b      	str	r3, [r7, #32]
 8003112:	6a3b      	ldr	r3, [r7, #32]
 8003114:	fa93 f3a3 	rbit	r3, r3
 8003118:	61fb      	str	r3, [r7, #28]
 800311a:	4b2a      	ldr	r3, [pc, #168]	@ (80031c4 <HAL_RCC_ClockConfig+0x244>)
 800311c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311e:	2202      	movs	r2, #2
 8003120:	61ba      	str	r2, [r7, #24]
 8003122:	69ba      	ldr	r2, [r7, #24]
 8003124:	fa92 f2a2 	rbit	r2, r2
 8003128:	617a      	str	r2, [r7, #20]
  return result;
 800312a:	697a      	ldr	r2, [r7, #20]
 800312c:	fab2 f282 	clz	r2, r2
 8003130:	b2d2      	uxtb	r2, r2
 8003132:	f042 0220 	orr.w	r2, r2, #32
 8003136:	b2d2      	uxtb	r2, r2
 8003138:	f002 021f 	and.w	r2, r2, #31
 800313c:	2101      	movs	r1, #1
 800313e:	fa01 f202 	lsl.w	r2, r1, r2
 8003142:	4013      	ands	r3, r2
 8003144:	2b00      	cmp	r3, #0
 8003146:	d101      	bne.n	800314c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e07a      	b.n	8003242 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800314c:	4b1d      	ldr	r3, [pc, #116]	@ (80031c4 <HAL_RCC_ClockConfig+0x244>)
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f023 0203 	bic.w	r2, r3, #3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	491a      	ldr	r1, [pc, #104]	@ (80031c4 <HAL_RCC_ClockConfig+0x244>)
 800315a:	4313      	orrs	r3, r2
 800315c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800315e:	f7fd fb85 	bl	800086c <HAL_GetTick>
 8003162:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003164:	e00a      	b.n	800317c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003166:	f7fd fb81 	bl	800086c <HAL_GetTick>
 800316a:	4602      	mov	r2, r0
 800316c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800316e:	1ad3      	subs	r3, r2, r3
 8003170:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003174:	4293      	cmp	r3, r2
 8003176:	d901      	bls.n	800317c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003178:	2303      	movs	r3, #3
 800317a:	e062      	b.n	8003242 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800317c:	4b11      	ldr	r3, [pc, #68]	@ (80031c4 <HAL_RCC_ClockConfig+0x244>)
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	f003 020c 	and.w	r2, r3, #12
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	429a      	cmp	r2, r3
 800318c:	d1eb      	bne.n	8003166 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800318e:	4b0c      	ldr	r3, [pc, #48]	@ (80031c0 <HAL_RCC_ClockConfig+0x240>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0307 	and.w	r3, r3, #7
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	429a      	cmp	r2, r3
 800319a:	d215      	bcs.n	80031c8 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800319c:	4b08      	ldr	r3, [pc, #32]	@ (80031c0 <HAL_RCC_ClockConfig+0x240>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f023 0207 	bic.w	r2, r3, #7
 80031a4:	4906      	ldr	r1, [pc, #24]	@ (80031c0 <HAL_RCC_ClockConfig+0x240>)
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ac:	4b04      	ldr	r3, [pc, #16]	@ (80031c0 <HAL_RCC_ClockConfig+0x240>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0307 	and.w	r3, r3, #7
 80031b4:	683a      	ldr	r2, [r7, #0]
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d006      	beq.n	80031c8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e041      	b.n	8003242 <HAL_RCC_ClockConfig+0x2c2>
 80031be:	bf00      	nop
 80031c0:	40022000 	.word	0x40022000
 80031c4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0304 	and.w	r3, r3, #4
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d008      	beq.n	80031e6 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031d4:	4b1d      	ldr	r3, [pc, #116]	@ (800324c <HAL_RCC_ClockConfig+0x2cc>)
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	491a      	ldr	r1, [pc, #104]	@ (800324c <HAL_RCC_ClockConfig+0x2cc>)
 80031e2:	4313      	orrs	r3, r2
 80031e4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 0308 	and.w	r3, r3, #8
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d009      	beq.n	8003206 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031f2:	4b16      	ldr	r3, [pc, #88]	@ (800324c <HAL_RCC_ClockConfig+0x2cc>)
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	691b      	ldr	r3, [r3, #16]
 80031fe:	00db      	lsls	r3, r3, #3
 8003200:	4912      	ldr	r1, [pc, #72]	@ (800324c <HAL_RCC_ClockConfig+0x2cc>)
 8003202:	4313      	orrs	r3, r2
 8003204:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003206:	f000 f829 	bl	800325c <HAL_RCC_GetSysClockFreq>
 800320a:	4601      	mov	r1, r0
 800320c:	4b0f      	ldr	r3, [pc, #60]	@ (800324c <HAL_RCC_ClockConfig+0x2cc>)
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003214:	22f0      	movs	r2, #240	@ 0xf0
 8003216:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003218:	693a      	ldr	r2, [r7, #16]
 800321a:	fa92 f2a2 	rbit	r2, r2
 800321e:	60fa      	str	r2, [r7, #12]
  return result;
 8003220:	68fa      	ldr	r2, [r7, #12]
 8003222:	fab2 f282 	clz	r2, r2
 8003226:	b2d2      	uxtb	r2, r2
 8003228:	40d3      	lsrs	r3, r2
 800322a:	4a09      	ldr	r2, [pc, #36]	@ (8003250 <HAL_RCC_ClockConfig+0x2d0>)
 800322c:	5cd3      	ldrb	r3, [r2, r3]
 800322e:	fa21 f303 	lsr.w	r3, r1, r3
 8003232:	4a08      	ldr	r2, [pc, #32]	@ (8003254 <HAL_RCC_ClockConfig+0x2d4>)
 8003234:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003236:	4b08      	ldr	r3, [pc, #32]	@ (8003258 <HAL_RCC_ClockConfig+0x2d8>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4618      	mov	r0, r3
 800323c:	f7fd fad2 	bl	80007e4 <HAL_InitTick>
  
  return HAL_OK;
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	3778      	adds	r7, #120	@ 0x78
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	40021000 	.word	0x40021000
 8003250:	0800474c 	.word	0x0800474c
 8003254:	20000000 	.word	0x20000000
 8003258:	20000004 	.word	0x20000004

0800325c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800325c:	b480      	push	{r7}
 800325e:	b087      	sub	sp, #28
 8003260:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003262:	2300      	movs	r3, #0
 8003264:	60fb      	str	r3, [r7, #12]
 8003266:	2300      	movs	r3, #0
 8003268:	60bb      	str	r3, [r7, #8]
 800326a:	2300      	movs	r3, #0
 800326c:	617b      	str	r3, [r7, #20]
 800326e:	2300      	movs	r3, #0
 8003270:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003272:	2300      	movs	r3, #0
 8003274:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003276:	4b1f      	ldr	r3, [pc, #124]	@ (80032f4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	f003 030c 	and.w	r3, r3, #12
 8003282:	2b04      	cmp	r3, #4
 8003284:	d002      	beq.n	800328c <HAL_RCC_GetSysClockFreq+0x30>
 8003286:	2b08      	cmp	r3, #8
 8003288:	d003      	beq.n	8003292 <HAL_RCC_GetSysClockFreq+0x36>
 800328a:	e029      	b.n	80032e0 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800328c:	4b1a      	ldr	r3, [pc, #104]	@ (80032f8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800328e:	613b      	str	r3, [r7, #16]
      break;
 8003290:	e029      	b.n	80032e6 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	0c9b      	lsrs	r3, r3, #18
 8003296:	f003 030f 	and.w	r3, r3, #15
 800329a:	4a18      	ldr	r2, [pc, #96]	@ (80032fc <HAL_RCC_GetSysClockFreq+0xa0>)
 800329c:	5cd3      	ldrb	r3, [r2, r3]
 800329e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80032a0:	4b14      	ldr	r3, [pc, #80]	@ (80032f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80032a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032a4:	f003 030f 	and.w	r3, r3, #15
 80032a8:	4a15      	ldr	r2, [pc, #84]	@ (8003300 <HAL_RCC_GetSysClockFreq+0xa4>)
 80032aa:	5cd3      	ldrb	r3, [r2, r3]
 80032ac:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d008      	beq.n	80032ca <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80032b8:	4a0f      	ldr	r2, [pc, #60]	@ (80032f8 <HAL_RCC_GetSysClockFreq+0x9c>)
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	fb02 f303 	mul.w	r3, r2, r3
 80032c6:	617b      	str	r3, [r7, #20]
 80032c8:	e007      	b.n	80032da <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80032ca:	4a0b      	ldr	r2, [pc, #44]	@ (80032f8 <HAL_RCC_GetSysClockFreq+0x9c>)
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	fbb2 f2f3 	udiv	r2, r2, r3
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	fb02 f303 	mul.w	r3, r2, r3
 80032d8:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	613b      	str	r3, [r7, #16]
      break;
 80032de:	e002      	b.n	80032e6 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80032e0:	4b05      	ldr	r3, [pc, #20]	@ (80032f8 <HAL_RCC_GetSysClockFreq+0x9c>)
 80032e2:	613b      	str	r3, [r7, #16]
      break;
 80032e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032e6:	693b      	ldr	r3, [r7, #16]
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	371c      	adds	r7, #28
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr
 80032f4:	40021000 	.word	0x40021000
 80032f8:	007a1200 	.word	0x007a1200
 80032fc:	0800475c 	.word	0x0800475c
 8003300:	0800476c 	.word	0x0800476c

08003304 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b092      	sub	sp, #72	@ 0x48
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800330c:	2300      	movs	r3, #0
 800330e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003310:	2300      	movs	r3, #0
 8003312:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003314:	2300      	movs	r3, #0
 8003316:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003322:	2b00      	cmp	r3, #0
 8003324:	f000 80d2 	beq.w	80034cc <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003328:	4b4d      	ldr	r3, [pc, #308]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800332a:	69db      	ldr	r3, [r3, #28]
 800332c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d10e      	bne.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003334:	4b4a      	ldr	r3, [pc, #296]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003336:	69db      	ldr	r3, [r3, #28]
 8003338:	4a49      	ldr	r2, [pc, #292]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800333a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800333e:	61d3      	str	r3, [r2, #28]
 8003340:	4b47      	ldr	r3, [pc, #284]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003342:	69db      	ldr	r3, [r3, #28]
 8003344:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003348:	60bb      	str	r3, [r7, #8]
 800334a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800334c:	2301      	movs	r3, #1
 800334e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003352:	4b44      	ldr	r3, [pc, #272]	@ (8003464 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800335a:	2b00      	cmp	r3, #0
 800335c:	d118      	bne.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800335e:	4b41      	ldr	r3, [pc, #260]	@ (8003464 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a40      	ldr	r2, [pc, #256]	@ (8003464 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003364:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003368:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800336a:	f7fd fa7f 	bl	800086c <HAL_GetTick>
 800336e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003370:	e008      	b.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003372:	f7fd fa7b 	bl	800086c <HAL_GetTick>
 8003376:	4602      	mov	r2, r0
 8003378:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	2b64      	cmp	r3, #100	@ 0x64
 800337e:	d901      	bls.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003380:	2303      	movs	r3, #3
 8003382:	e1d4      	b.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003384:	4b37      	ldr	r3, [pc, #220]	@ (8003464 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800338c:	2b00      	cmp	r3, #0
 800338e:	d0f0      	beq.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003390:	4b33      	ldr	r3, [pc, #204]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003392:	6a1b      	ldr	r3, [r3, #32]
 8003394:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003398:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800339a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800339c:	2b00      	cmp	r3, #0
 800339e:	f000 8082 	beq.w	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033aa:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d07a      	beq.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80033b0:	4b2b      	ldr	r3, [pc, #172]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80033b2:	6a1b      	ldr	r3, [r3, #32]
 80033b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033ba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80033be:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033c2:	fa93 f3a3 	rbit	r3, r3
 80033c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80033c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80033ca:	fab3 f383 	clz	r3, r3
 80033ce:	b2db      	uxtb	r3, r3
 80033d0:	461a      	mov	r2, r3
 80033d2:	4b25      	ldr	r3, [pc, #148]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033d4:	4413      	add	r3, r2
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	461a      	mov	r2, r3
 80033da:	2301      	movs	r3, #1
 80033dc:	6013      	str	r3, [r2, #0]
 80033de:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80033e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033e6:	fa93 f3a3 	rbit	r3, r3
 80033ea:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80033ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80033ee:	fab3 f383 	clz	r3, r3
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	461a      	mov	r2, r3
 80033f6:	4b1c      	ldr	r3, [pc, #112]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033f8:	4413      	add	r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	461a      	mov	r2, r3
 80033fe:	2300      	movs	r3, #0
 8003400:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003402:	4a17      	ldr	r2, [pc, #92]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003404:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003406:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003408:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800340a:	f003 0301 	and.w	r3, r3, #1
 800340e:	2b00      	cmp	r3, #0
 8003410:	d049      	beq.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003412:	f7fd fa2b 	bl	800086c <HAL_GetTick>
 8003416:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003418:	e00a      	b.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800341a:	f7fd fa27 	bl	800086c <HAL_GetTick>
 800341e:	4602      	mov	r2, r0
 8003420:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003428:	4293      	cmp	r3, r2
 800342a:	d901      	bls.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800342c:	2303      	movs	r3, #3
 800342e:	e17e      	b.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8003430:	2302      	movs	r3, #2
 8003432:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003436:	fa93 f3a3 	rbit	r3, r3
 800343a:	627b      	str	r3, [r7, #36]	@ 0x24
 800343c:	2302      	movs	r3, #2
 800343e:	623b      	str	r3, [r7, #32]
 8003440:	6a3b      	ldr	r3, [r7, #32]
 8003442:	fa93 f3a3 	rbit	r3, r3
 8003446:	61fb      	str	r3, [r7, #28]
  return result;
 8003448:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800344a:	fab3 f383 	clz	r3, r3
 800344e:	b2db      	uxtb	r3, r3
 8003450:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003454:	b2db      	uxtb	r3, r3
 8003456:	2b00      	cmp	r3, #0
 8003458:	d108      	bne.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x168>
 800345a:	4b01      	ldr	r3, [pc, #4]	@ (8003460 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800345c:	6a1b      	ldr	r3, [r3, #32]
 800345e:	e00d      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x178>
 8003460:	40021000 	.word	0x40021000
 8003464:	40007000 	.word	0x40007000
 8003468:	10908100 	.word	0x10908100
 800346c:	2302      	movs	r3, #2
 800346e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003470:	69bb      	ldr	r3, [r7, #24]
 8003472:	fa93 f3a3 	rbit	r3, r3
 8003476:	617b      	str	r3, [r7, #20]
 8003478:	4b9a      	ldr	r3, [pc, #616]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800347a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800347c:	2202      	movs	r2, #2
 800347e:	613a      	str	r2, [r7, #16]
 8003480:	693a      	ldr	r2, [r7, #16]
 8003482:	fa92 f2a2 	rbit	r2, r2
 8003486:	60fa      	str	r2, [r7, #12]
  return result;
 8003488:	68fa      	ldr	r2, [r7, #12]
 800348a:	fab2 f282 	clz	r2, r2
 800348e:	b2d2      	uxtb	r2, r2
 8003490:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003494:	b2d2      	uxtb	r2, r2
 8003496:	f002 021f 	and.w	r2, r2, #31
 800349a:	2101      	movs	r1, #1
 800349c:	fa01 f202 	lsl.w	r2, r1, r2
 80034a0:	4013      	ands	r3, r2
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d0b9      	beq.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80034a6:	4b8f      	ldr	r3, [pc, #572]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034a8:	6a1b      	ldr	r3, [r3, #32]
 80034aa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	498c      	ldr	r1, [pc, #560]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034b4:	4313      	orrs	r3, r2
 80034b6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80034b8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d105      	bne.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034c0:	4b88      	ldr	r3, [pc, #544]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034c2:	69db      	ldr	r3, [r3, #28]
 80034c4:	4a87      	ldr	r2, [pc, #540]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034ca:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0301 	and.w	r3, r3, #1
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d008      	beq.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034d8:	4b82      	ldr	r3, [pc, #520]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034dc:	f023 0203 	bic.w	r2, r3, #3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	497f      	ldr	r1, [pc, #508]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034e6:	4313      	orrs	r3, r2
 80034e8:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0302 	and.w	r3, r3, #2
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d008      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80034f6:	4b7b      	ldr	r3, [pc, #492]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034fa:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	4978      	ldr	r1, [pc, #480]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003504:	4313      	orrs	r3, r2
 8003506:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0304 	and.w	r3, r3, #4
 8003510:	2b00      	cmp	r3, #0
 8003512:	d008      	beq.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003514:	4b73      	ldr	r3, [pc, #460]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003518:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	691b      	ldr	r3, [r3, #16]
 8003520:	4970      	ldr	r1, [pc, #448]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003522:	4313      	orrs	r3, r2
 8003524:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0320 	and.w	r3, r3, #32
 800352e:	2b00      	cmp	r3, #0
 8003530:	d008      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003532:	4b6c      	ldr	r3, [pc, #432]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003536:	f023 0210 	bic.w	r2, r3, #16
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	69db      	ldr	r3, [r3, #28]
 800353e:	4969      	ldr	r1, [pc, #420]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003540:	4313      	orrs	r3, r2
 8003542:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d008      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003550:	4b64      	ldr	r3, [pc, #400]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800355c:	4961      	ldr	r1, [pc, #388]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800355e:	4313      	orrs	r3, r2
 8003560:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800356a:	2b00      	cmp	r3, #0
 800356c:	d008      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800356e:	4b5d      	ldr	r3, [pc, #372]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003572:	f023 0220 	bic.w	r2, r3, #32
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a1b      	ldr	r3, [r3, #32]
 800357a:	495a      	ldr	r1, [pc, #360]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800357c:	4313      	orrs	r3, r2
 800357e:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d008      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800358c:	4b55      	ldr	r3, [pc, #340]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800358e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003590:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003598:	4952      	ldr	r1, [pc, #328]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800359a:	4313      	orrs	r3, r2
 800359c:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0308 	and.w	r3, r3, #8
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d008      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80035aa:	4b4e      	ldr	r3, [pc, #312]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	695b      	ldr	r3, [r3, #20]
 80035b6:	494b      	ldr	r1, [pc, #300]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035b8:	4313      	orrs	r3, r2
 80035ba:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 0310 	and.w	r3, r3, #16
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d008      	beq.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80035c8:	4b46      	ldr	r3, [pc, #280]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035cc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	699b      	ldr	r3, [r3, #24]
 80035d4:	4943      	ldr	r1, [pc, #268]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d008      	beq.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80035e6:	4b3f      	ldr	r3, [pc, #252]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f2:	493c      	ldr	r1, [pc, #240]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003600:	2b00      	cmp	r3, #0
 8003602:	d008      	beq.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003604:	4b37      	ldr	r3, [pc, #220]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003608:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003610:	4934      	ldr	r1, [pc, #208]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003612:	4313      	orrs	r3, r2
 8003614:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800361e:	2b00      	cmp	r3, #0
 8003620:	d008      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003622:	4b30      	ldr	r3, [pc, #192]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003626:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800362e:	492d      	ldr	r1, [pc, #180]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003630:	4313      	orrs	r3, r2
 8003632:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d008      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003640:	4b28      	ldr	r3, [pc, #160]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003644:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800364c:	4925      	ldr	r1, [pc, #148]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800364e:	4313      	orrs	r3, r2
 8003650:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d008      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800365e:	4b21      	ldr	r3, [pc, #132]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003662:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800366a:	491e      	ldr	r1, [pc, #120]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800366c:	4313      	orrs	r3, r2
 800366e:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d008      	beq.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 800367c:	4b19      	ldr	r3, [pc, #100]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800367e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003680:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003688:	4916      	ldr	r1, [pc, #88]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800368a:	4313      	orrs	r3, r2
 800368c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d008      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800369a:	4b12      	ldr	r3, [pc, #72]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800369c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800369e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036a6:	490f      	ldr	r1, [pc, #60]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036a8:	4313      	orrs	r3, r2
 80036aa:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d008      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80036b8:	4b0a      	ldr	r3, [pc, #40]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036bc:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036c4:	4907      	ldr	r1, [pc, #28]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036c6:	4313      	orrs	r3, r2
 80036c8:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00c      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80036d6:	4b03      	ldr	r3, [pc, #12]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036da:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	e002      	b.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80036e2:	bf00      	nop
 80036e4:	40021000 	.word	0x40021000
 80036e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036ea:	4913      	ldr	r1, [pc, #76]	@ (8003738 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80036ec:	4313      	orrs	r3, r2
 80036ee:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d008      	beq.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80036fc:	4b0e      	ldr	r3, [pc, #56]	@ (8003738 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80036fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003700:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003708:	490b      	ldr	r1, [pc, #44]	@ (8003738 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800370a:	4313      	orrs	r3, r2
 800370c:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d008      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800371a:	4b07      	ldr	r3, [pc, #28]	@ (8003738 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800371c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800371e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003726:	4904      	ldr	r1, [pc, #16]	@ (8003738 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003728:	4313      	orrs	r3, r2
 800372a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800372c:	2300      	movs	r3, #0
}
 800372e:	4618      	mov	r0, r3
 8003730:	3748      	adds	r7, #72	@ 0x48
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	40021000 	.word	0x40021000

0800373c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800373c:	b480      	push	{r7}
 800373e:	b085      	sub	sp, #20
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800374a:	b2db      	uxtb	r3, r3
 800374c:	2b01      	cmp	r3, #1
 800374e:	d001      	beq.n	8003754 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e04f      	b.n	80037f4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2202      	movs	r2, #2
 8003758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	68da      	ldr	r2, [r3, #12]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f042 0201 	orr.w	r2, r2, #1
 800376a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a23      	ldr	r2, [pc, #140]	@ (8003800 <HAL_TIM_Base_Start_IT+0xc4>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d01d      	beq.n	80037b2 <HAL_TIM_Base_Start_IT+0x76>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800377e:	d018      	beq.n	80037b2 <HAL_TIM_Base_Start_IT+0x76>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a1f      	ldr	r2, [pc, #124]	@ (8003804 <HAL_TIM_Base_Start_IT+0xc8>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d013      	beq.n	80037b2 <HAL_TIM_Base_Start_IT+0x76>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a1e      	ldr	r2, [pc, #120]	@ (8003808 <HAL_TIM_Base_Start_IT+0xcc>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d00e      	beq.n	80037b2 <HAL_TIM_Base_Start_IT+0x76>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a1c      	ldr	r2, [pc, #112]	@ (800380c <HAL_TIM_Base_Start_IT+0xd0>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d009      	beq.n	80037b2 <HAL_TIM_Base_Start_IT+0x76>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a1b      	ldr	r2, [pc, #108]	@ (8003810 <HAL_TIM_Base_Start_IT+0xd4>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d004      	beq.n	80037b2 <HAL_TIM_Base_Start_IT+0x76>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a19      	ldr	r2, [pc, #100]	@ (8003814 <HAL_TIM_Base_Start_IT+0xd8>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d115      	bne.n	80037de <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	689a      	ldr	r2, [r3, #8]
 80037b8:	4b17      	ldr	r3, [pc, #92]	@ (8003818 <HAL_TIM_Base_Start_IT+0xdc>)
 80037ba:	4013      	ands	r3, r2
 80037bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2b06      	cmp	r3, #6
 80037c2:	d015      	beq.n	80037f0 <HAL_TIM_Base_Start_IT+0xb4>
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037ca:	d011      	beq.n	80037f0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f042 0201 	orr.w	r2, r2, #1
 80037da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037dc:	e008      	b.n	80037f0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f042 0201 	orr.w	r2, r2, #1
 80037ec:	601a      	str	r2, [r3, #0]
 80037ee:	e000      	b.n	80037f2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037f0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80037f2:	2300      	movs	r3, #0
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	3714      	adds	r7, #20
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr
 8003800:	40012c00 	.word	0x40012c00
 8003804:	40000400 	.word	0x40000400
 8003808:	40000800 	.word	0x40000800
 800380c:	40013400 	.word	0x40013400
 8003810:	40014000 	.word	0x40014000
 8003814:	40015000 	.word	0x40015000
 8003818:	00010007 	.word	0x00010007

0800381c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d101      	bne.n	800382e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e049      	b.n	80038c2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2b00      	cmp	r3, #0
 8003838:	d106      	bne.n	8003848 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	f7fc fef4 	bl	8000630 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2202      	movs	r2, #2
 800384c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	3304      	adds	r3, #4
 8003858:	4619      	mov	r1, r3
 800385a:	4610      	mov	r0, r2
 800385c:	f000 fa56 	bl	8003d0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2201      	movs	r2, #1
 8003884:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2201      	movs	r2, #1
 800389c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2201      	movs	r2, #1
 80038a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2201      	movs	r2, #1
 80038ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2201      	movs	r2, #1
 80038b4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2201      	movs	r2, #1
 80038bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3708      	adds	r7, #8
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
	...

080038cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b084      	sub	sp, #16
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d109      	bne.n	80038f0 <HAL_TIM_PWM_Start+0x24>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	bf14      	ite	ne
 80038e8:	2301      	movne	r3, #1
 80038ea:	2300      	moveq	r3, #0
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	e03c      	b.n	800396a <HAL_TIM_PWM_Start+0x9e>
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	2b04      	cmp	r3, #4
 80038f4:	d109      	bne.n	800390a <HAL_TIM_PWM_Start+0x3e>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b01      	cmp	r3, #1
 8003900:	bf14      	ite	ne
 8003902:	2301      	movne	r3, #1
 8003904:	2300      	moveq	r3, #0
 8003906:	b2db      	uxtb	r3, r3
 8003908:	e02f      	b.n	800396a <HAL_TIM_PWM_Start+0x9e>
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	2b08      	cmp	r3, #8
 800390e:	d109      	bne.n	8003924 <HAL_TIM_PWM_Start+0x58>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003916:	b2db      	uxtb	r3, r3
 8003918:	2b01      	cmp	r3, #1
 800391a:	bf14      	ite	ne
 800391c:	2301      	movne	r3, #1
 800391e:	2300      	moveq	r3, #0
 8003920:	b2db      	uxtb	r3, r3
 8003922:	e022      	b.n	800396a <HAL_TIM_PWM_Start+0x9e>
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	2b0c      	cmp	r3, #12
 8003928:	d109      	bne.n	800393e <HAL_TIM_PWM_Start+0x72>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003930:	b2db      	uxtb	r3, r3
 8003932:	2b01      	cmp	r3, #1
 8003934:	bf14      	ite	ne
 8003936:	2301      	movne	r3, #1
 8003938:	2300      	moveq	r3, #0
 800393a:	b2db      	uxtb	r3, r3
 800393c:	e015      	b.n	800396a <HAL_TIM_PWM_Start+0x9e>
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	2b10      	cmp	r3, #16
 8003942:	d109      	bne.n	8003958 <HAL_TIM_PWM_Start+0x8c>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800394a:	b2db      	uxtb	r3, r3
 800394c:	2b01      	cmp	r3, #1
 800394e:	bf14      	ite	ne
 8003950:	2301      	movne	r3, #1
 8003952:	2300      	moveq	r3, #0
 8003954:	b2db      	uxtb	r3, r3
 8003956:	e008      	b.n	800396a <HAL_TIM_PWM_Start+0x9e>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800395e:	b2db      	uxtb	r3, r3
 8003960:	2b01      	cmp	r3, #1
 8003962:	bf14      	ite	ne
 8003964:	2301      	movne	r3, #1
 8003966:	2300      	moveq	r3, #0
 8003968:	b2db      	uxtb	r3, r3
 800396a:	2b00      	cmp	r3, #0
 800396c:	d001      	beq.n	8003972 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e0a1      	b.n	8003ab6 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d104      	bne.n	8003982 <HAL_TIM_PWM_Start+0xb6>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2202      	movs	r2, #2
 800397c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003980:	e023      	b.n	80039ca <HAL_TIM_PWM_Start+0xfe>
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	2b04      	cmp	r3, #4
 8003986:	d104      	bne.n	8003992 <HAL_TIM_PWM_Start+0xc6>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2202      	movs	r2, #2
 800398c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003990:	e01b      	b.n	80039ca <HAL_TIM_PWM_Start+0xfe>
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	2b08      	cmp	r3, #8
 8003996:	d104      	bne.n	80039a2 <HAL_TIM_PWM_Start+0xd6>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2202      	movs	r2, #2
 800399c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039a0:	e013      	b.n	80039ca <HAL_TIM_PWM_Start+0xfe>
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	2b0c      	cmp	r3, #12
 80039a6:	d104      	bne.n	80039b2 <HAL_TIM_PWM_Start+0xe6>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2202      	movs	r2, #2
 80039ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80039b0:	e00b      	b.n	80039ca <HAL_TIM_PWM_Start+0xfe>
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	2b10      	cmp	r3, #16
 80039b6:	d104      	bne.n	80039c2 <HAL_TIM_PWM_Start+0xf6>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2202      	movs	r2, #2
 80039bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80039c0:	e003      	b.n	80039ca <HAL_TIM_PWM_Start+0xfe>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2202      	movs	r2, #2
 80039c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	2201      	movs	r2, #1
 80039d0:	6839      	ldr	r1, [r7, #0]
 80039d2:	4618      	mov	r0, r3
 80039d4:	f000 fd4a 	bl	800446c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a38      	ldr	r2, [pc, #224]	@ (8003ac0 <HAL_TIM_PWM_Start+0x1f4>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d018      	beq.n	8003a14 <HAL_TIM_PWM_Start+0x148>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a37      	ldr	r2, [pc, #220]	@ (8003ac4 <HAL_TIM_PWM_Start+0x1f8>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d013      	beq.n	8003a14 <HAL_TIM_PWM_Start+0x148>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a35      	ldr	r2, [pc, #212]	@ (8003ac8 <HAL_TIM_PWM_Start+0x1fc>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d00e      	beq.n	8003a14 <HAL_TIM_PWM_Start+0x148>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a34      	ldr	r2, [pc, #208]	@ (8003acc <HAL_TIM_PWM_Start+0x200>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d009      	beq.n	8003a14 <HAL_TIM_PWM_Start+0x148>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a32      	ldr	r2, [pc, #200]	@ (8003ad0 <HAL_TIM_PWM_Start+0x204>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d004      	beq.n	8003a14 <HAL_TIM_PWM_Start+0x148>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a31      	ldr	r2, [pc, #196]	@ (8003ad4 <HAL_TIM_PWM_Start+0x208>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d101      	bne.n	8003a18 <HAL_TIM_PWM_Start+0x14c>
 8003a14:	2301      	movs	r3, #1
 8003a16:	e000      	b.n	8003a1a <HAL_TIM_PWM_Start+0x14e>
 8003a18:	2300      	movs	r3, #0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d007      	beq.n	8003a2e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a2c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a23      	ldr	r2, [pc, #140]	@ (8003ac0 <HAL_TIM_PWM_Start+0x1f4>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d01d      	beq.n	8003a74 <HAL_TIM_PWM_Start+0x1a8>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a40:	d018      	beq.n	8003a74 <HAL_TIM_PWM_Start+0x1a8>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a24      	ldr	r2, [pc, #144]	@ (8003ad8 <HAL_TIM_PWM_Start+0x20c>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d013      	beq.n	8003a74 <HAL_TIM_PWM_Start+0x1a8>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a22      	ldr	r2, [pc, #136]	@ (8003adc <HAL_TIM_PWM_Start+0x210>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d00e      	beq.n	8003a74 <HAL_TIM_PWM_Start+0x1a8>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a1a      	ldr	r2, [pc, #104]	@ (8003ac4 <HAL_TIM_PWM_Start+0x1f8>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d009      	beq.n	8003a74 <HAL_TIM_PWM_Start+0x1a8>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a18      	ldr	r2, [pc, #96]	@ (8003ac8 <HAL_TIM_PWM_Start+0x1fc>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d004      	beq.n	8003a74 <HAL_TIM_PWM_Start+0x1a8>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a19      	ldr	r2, [pc, #100]	@ (8003ad4 <HAL_TIM_PWM_Start+0x208>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d115      	bne.n	8003aa0 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	689a      	ldr	r2, [r3, #8]
 8003a7a:	4b19      	ldr	r3, [pc, #100]	@ (8003ae0 <HAL_TIM_PWM_Start+0x214>)
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2b06      	cmp	r3, #6
 8003a84:	d015      	beq.n	8003ab2 <HAL_TIM_PWM_Start+0x1e6>
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a8c:	d011      	beq.n	8003ab2 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f042 0201 	orr.w	r2, r2, #1
 8003a9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a9e:	e008      	b.n	8003ab2 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f042 0201 	orr.w	r2, r2, #1
 8003aae:	601a      	str	r2, [r3, #0]
 8003ab0:	e000      	b.n	8003ab4 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ab2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003ab4:	2300      	movs	r3, #0
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3710      	adds	r7, #16
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	40012c00 	.word	0x40012c00
 8003ac4:	40013400 	.word	0x40013400
 8003ac8:	40014000 	.word	0x40014000
 8003acc:	40014400 	.word	0x40014400
 8003ad0:	40014800 	.word	0x40014800
 8003ad4:	40015000 	.word	0x40015000
 8003ad8:	40000400 	.word	0x40000400
 8003adc:	40000800 	.word	0x40000800
 8003ae0:	00010007 	.word	0x00010007

08003ae4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b086      	sub	sp, #24
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003af0:	2300      	movs	r3, #0
 8003af2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d101      	bne.n	8003b02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003afe:	2302      	movs	r3, #2
 8003b00:	e0ff      	b.n	8003d02 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2201      	movs	r2, #1
 8003b06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2b14      	cmp	r3, #20
 8003b0e:	f200 80f0 	bhi.w	8003cf2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003b12:	a201      	add	r2, pc, #4	@ (adr r2, 8003b18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b18:	08003b6d 	.word	0x08003b6d
 8003b1c:	08003cf3 	.word	0x08003cf3
 8003b20:	08003cf3 	.word	0x08003cf3
 8003b24:	08003cf3 	.word	0x08003cf3
 8003b28:	08003bad 	.word	0x08003bad
 8003b2c:	08003cf3 	.word	0x08003cf3
 8003b30:	08003cf3 	.word	0x08003cf3
 8003b34:	08003cf3 	.word	0x08003cf3
 8003b38:	08003bef 	.word	0x08003bef
 8003b3c:	08003cf3 	.word	0x08003cf3
 8003b40:	08003cf3 	.word	0x08003cf3
 8003b44:	08003cf3 	.word	0x08003cf3
 8003b48:	08003c2f 	.word	0x08003c2f
 8003b4c:	08003cf3 	.word	0x08003cf3
 8003b50:	08003cf3 	.word	0x08003cf3
 8003b54:	08003cf3 	.word	0x08003cf3
 8003b58:	08003c71 	.word	0x08003c71
 8003b5c:	08003cf3 	.word	0x08003cf3
 8003b60:	08003cf3 	.word	0x08003cf3
 8003b64:	08003cf3 	.word	0x08003cf3
 8003b68:	08003cb1 	.word	0x08003cb1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	68b9      	ldr	r1, [r7, #8]
 8003b72:	4618      	mov	r0, r3
 8003b74:	f000 f974 	bl	8003e60 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	699a      	ldr	r2, [r3, #24]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f042 0208 	orr.w	r2, r2, #8
 8003b86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	699a      	ldr	r2, [r3, #24]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f022 0204 	bic.w	r2, r2, #4
 8003b96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	6999      	ldr	r1, [r3, #24]
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	691a      	ldr	r2, [r3, #16]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	430a      	orrs	r2, r1
 8003ba8:	619a      	str	r2, [r3, #24]
      break;
 8003baa:	e0a5      	b.n	8003cf8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	68b9      	ldr	r1, [r7, #8]
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f000 f9ee 	bl	8003f94 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	699a      	ldr	r2, [r3, #24]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	699a      	ldr	r2, [r3, #24]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	6999      	ldr	r1, [r3, #24]
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	691b      	ldr	r3, [r3, #16]
 8003be2:	021a      	lsls	r2, r3, #8
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	430a      	orrs	r2, r1
 8003bea:	619a      	str	r2, [r3, #24]
      break;
 8003bec:	e084      	b.n	8003cf8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	68b9      	ldr	r1, [r7, #8]
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f000 fa61 	bl	80040bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	69da      	ldr	r2, [r3, #28]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f042 0208 	orr.w	r2, r2, #8
 8003c08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	69da      	ldr	r2, [r3, #28]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f022 0204 	bic.w	r2, r2, #4
 8003c18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	69d9      	ldr	r1, [r3, #28]
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	691a      	ldr	r2, [r3, #16]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	430a      	orrs	r2, r1
 8003c2a:	61da      	str	r2, [r3, #28]
      break;
 8003c2c:	e064      	b.n	8003cf8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	68b9      	ldr	r1, [r7, #8]
 8003c34:	4618      	mov	r0, r3
 8003c36:	f000 fad3 	bl	80041e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	69da      	ldr	r2, [r3, #28]
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	69da      	ldr	r2, [r3, #28]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	69d9      	ldr	r1, [r3, #28]
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	691b      	ldr	r3, [r3, #16]
 8003c64:	021a      	lsls	r2, r3, #8
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	430a      	orrs	r2, r1
 8003c6c:	61da      	str	r2, [r3, #28]
      break;
 8003c6e:	e043      	b.n	8003cf8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	68b9      	ldr	r1, [r7, #8]
 8003c76:	4618      	mov	r0, r3
 8003c78:	f000 fb22 	bl	80042c0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f042 0208 	orr.w	r2, r2, #8
 8003c8a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f022 0204 	bic.w	r2, r2, #4
 8003c9a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	691a      	ldr	r2, [r3, #16]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	430a      	orrs	r2, r1
 8003cac:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003cae:	e023      	b.n	8003cf8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	68b9      	ldr	r1, [r7, #8]
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f000 fb6c 	bl	8004394 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003cca:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cda:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	691b      	ldr	r3, [r3, #16]
 8003ce6:	021a      	lsls	r2, r3, #8
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	430a      	orrs	r2, r1
 8003cee:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003cf0:	e002      	b.n	8003cf8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	75fb      	strb	r3, [r7, #23]
      break;
 8003cf6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d00:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3718      	adds	r7, #24
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
 8003d0a:	bf00      	nop

08003d0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b085      	sub	sp, #20
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	4a48      	ldr	r2, [pc, #288]	@ (8003e40 <TIM_Base_SetConfig+0x134>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d013      	beq.n	8003d4c <TIM_Base_SetConfig+0x40>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d2a:	d00f      	beq.n	8003d4c <TIM_Base_SetConfig+0x40>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	4a45      	ldr	r2, [pc, #276]	@ (8003e44 <TIM_Base_SetConfig+0x138>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d00b      	beq.n	8003d4c <TIM_Base_SetConfig+0x40>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	4a44      	ldr	r2, [pc, #272]	@ (8003e48 <TIM_Base_SetConfig+0x13c>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d007      	beq.n	8003d4c <TIM_Base_SetConfig+0x40>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	4a43      	ldr	r2, [pc, #268]	@ (8003e4c <TIM_Base_SetConfig+0x140>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d003      	beq.n	8003d4c <TIM_Base_SetConfig+0x40>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	4a42      	ldr	r2, [pc, #264]	@ (8003e50 <TIM_Base_SetConfig+0x144>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d108      	bne.n	8003d5e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	68fa      	ldr	r2, [r7, #12]
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a37      	ldr	r2, [pc, #220]	@ (8003e40 <TIM_Base_SetConfig+0x134>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d01f      	beq.n	8003da6 <TIM_Base_SetConfig+0x9a>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d6c:	d01b      	beq.n	8003da6 <TIM_Base_SetConfig+0x9a>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a34      	ldr	r2, [pc, #208]	@ (8003e44 <TIM_Base_SetConfig+0x138>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d017      	beq.n	8003da6 <TIM_Base_SetConfig+0x9a>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a33      	ldr	r2, [pc, #204]	@ (8003e48 <TIM_Base_SetConfig+0x13c>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d013      	beq.n	8003da6 <TIM_Base_SetConfig+0x9a>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a32      	ldr	r2, [pc, #200]	@ (8003e4c <TIM_Base_SetConfig+0x140>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d00f      	beq.n	8003da6 <TIM_Base_SetConfig+0x9a>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a32      	ldr	r2, [pc, #200]	@ (8003e54 <TIM_Base_SetConfig+0x148>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d00b      	beq.n	8003da6 <TIM_Base_SetConfig+0x9a>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a31      	ldr	r2, [pc, #196]	@ (8003e58 <TIM_Base_SetConfig+0x14c>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d007      	beq.n	8003da6 <TIM_Base_SetConfig+0x9a>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a30      	ldr	r2, [pc, #192]	@ (8003e5c <TIM_Base_SetConfig+0x150>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d003      	beq.n	8003da6 <TIM_Base_SetConfig+0x9a>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a2b      	ldr	r2, [pc, #172]	@ (8003e50 <TIM_Base_SetConfig+0x144>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d108      	bne.n	8003db8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	68fa      	ldr	r2, [r7, #12]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	695b      	ldr	r3, [r3, #20]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	68fa      	ldr	r2, [r7, #12]
 8003dca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	689a      	ldr	r2, [r3, #8]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	4a18      	ldr	r2, [pc, #96]	@ (8003e40 <TIM_Base_SetConfig+0x134>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d013      	beq.n	8003e0c <TIM_Base_SetConfig+0x100>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	4a19      	ldr	r2, [pc, #100]	@ (8003e4c <TIM_Base_SetConfig+0x140>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d00f      	beq.n	8003e0c <TIM_Base_SetConfig+0x100>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	4a19      	ldr	r2, [pc, #100]	@ (8003e54 <TIM_Base_SetConfig+0x148>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d00b      	beq.n	8003e0c <TIM_Base_SetConfig+0x100>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	4a18      	ldr	r2, [pc, #96]	@ (8003e58 <TIM_Base_SetConfig+0x14c>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d007      	beq.n	8003e0c <TIM_Base_SetConfig+0x100>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	4a17      	ldr	r2, [pc, #92]	@ (8003e5c <TIM_Base_SetConfig+0x150>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d003      	beq.n	8003e0c <TIM_Base_SetConfig+0x100>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	4a12      	ldr	r2, [pc, #72]	@ (8003e50 <TIM_Base_SetConfig+0x144>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d103      	bne.n	8003e14 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	691a      	ldr	r2, [r3, #16]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	691b      	ldr	r3, [r3, #16]
 8003e1e:	f003 0301 	and.w	r3, r3, #1
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d105      	bne.n	8003e32 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	691b      	ldr	r3, [r3, #16]
 8003e2a:	f023 0201 	bic.w	r2, r3, #1
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	611a      	str	r2, [r3, #16]
  }
}
 8003e32:	bf00      	nop
 8003e34:	3714      	adds	r7, #20
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	40012c00 	.word	0x40012c00
 8003e44:	40000400 	.word	0x40000400
 8003e48:	40000800 	.word	0x40000800
 8003e4c:	40013400 	.word	0x40013400
 8003e50:	40015000 	.word	0x40015000
 8003e54:	40014000 	.word	0x40014000
 8003e58:	40014400 	.word	0x40014400
 8003e5c:	40014800 	.word	0x40014800

08003e60 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b087      	sub	sp, #28
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
 8003e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a1b      	ldr	r3, [r3, #32]
 8003e6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a1b      	ldr	r3, [r3, #32]
 8003e74:	f023 0201 	bic.w	r2, r3, #1
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	699b      	ldr	r3, [r3, #24]
 8003e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	f023 0303 	bic.w	r3, r3, #3
 8003e9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	68fa      	ldr	r2, [r7, #12]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	f023 0302 	bic.w	r3, r3, #2
 8003eac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	697a      	ldr	r2, [r7, #20]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	4a30      	ldr	r2, [pc, #192]	@ (8003f7c <TIM_OC1_SetConfig+0x11c>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d013      	beq.n	8003ee8 <TIM_OC1_SetConfig+0x88>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	4a2f      	ldr	r2, [pc, #188]	@ (8003f80 <TIM_OC1_SetConfig+0x120>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d00f      	beq.n	8003ee8 <TIM_OC1_SetConfig+0x88>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	4a2e      	ldr	r2, [pc, #184]	@ (8003f84 <TIM_OC1_SetConfig+0x124>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d00b      	beq.n	8003ee8 <TIM_OC1_SetConfig+0x88>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	4a2d      	ldr	r2, [pc, #180]	@ (8003f88 <TIM_OC1_SetConfig+0x128>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d007      	beq.n	8003ee8 <TIM_OC1_SetConfig+0x88>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	4a2c      	ldr	r2, [pc, #176]	@ (8003f8c <TIM_OC1_SetConfig+0x12c>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d003      	beq.n	8003ee8 <TIM_OC1_SetConfig+0x88>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	4a2b      	ldr	r2, [pc, #172]	@ (8003f90 <TIM_OC1_SetConfig+0x130>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d10c      	bne.n	8003f02 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	f023 0308 	bic.w	r3, r3, #8
 8003eee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	697a      	ldr	r2, [r7, #20]
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	f023 0304 	bic.w	r3, r3, #4
 8003f00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a1d      	ldr	r2, [pc, #116]	@ (8003f7c <TIM_OC1_SetConfig+0x11c>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d013      	beq.n	8003f32 <TIM_OC1_SetConfig+0xd2>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a1c      	ldr	r2, [pc, #112]	@ (8003f80 <TIM_OC1_SetConfig+0x120>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d00f      	beq.n	8003f32 <TIM_OC1_SetConfig+0xd2>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a1b      	ldr	r2, [pc, #108]	@ (8003f84 <TIM_OC1_SetConfig+0x124>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d00b      	beq.n	8003f32 <TIM_OC1_SetConfig+0xd2>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a1a      	ldr	r2, [pc, #104]	@ (8003f88 <TIM_OC1_SetConfig+0x128>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d007      	beq.n	8003f32 <TIM_OC1_SetConfig+0xd2>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4a19      	ldr	r2, [pc, #100]	@ (8003f8c <TIM_OC1_SetConfig+0x12c>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d003      	beq.n	8003f32 <TIM_OC1_SetConfig+0xd2>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	4a18      	ldr	r2, [pc, #96]	@ (8003f90 <TIM_OC1_SetConfig+0x130>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d111      	bne.n	8003f56 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003f40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	693a      	ldr	r2, [r7, #16]
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	699b      	ldr	r3, [r3, #24]
 8003f50:	693a      	ldr	r2, [r7, #16]
 8003f52:	4313      	orrs	r3, r2
 8003f54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	693a      	ldr	r2, [r7, #16]
 8003f5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	68fa      	ldr	r2, [r7, #12]
 8003f60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	685a      	ldr	r2, [r3, #4]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	697a      	ldr	r2, [r7, #20]
 8003f6e:	621a      	str	r2, [r3, #32]
}
 8003f70:	bf00      	nop
 8003f72:	371c      	adds	r7, #28
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr
 8003f7c:	40012c00 	.word	0x40012c00
 8003f80:	40013400 	.word	0x40013400
 8003f84:	40014000 	.word	0x40014000
 8003f88:	40014400 	.word	0x40014400
 8003f8c:	40014800 	.word	0x40014800
 8003f90:	40015000 	.word	0x40015000

08003f94 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b087      	sub	sp, #28
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a1b      	ldr	r3, [r3, #32]
 8003fa2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6a1b      	ldr	r3, [r3, #32]
 8003fa8:	f023 0210 	bic.w	r2, r3, #16
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	699b      	ldr	r3, [r3, #24]
 8003fba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003fc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	021b      	lsls	r3, r3, #8
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	f023 0320 	bic.w	r3, r3, #32
 8003fe2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	011b      	lsls	r3, r3, #4
 8003fea:	697a      	ldr	r2, [r7, #20]
 8003fec:	4313      	orrs	r3, r2
 8003fee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	4a2c      	ldr	r2, [pc, #176]	@ (80040a4 <TIM_OC2_SetConfig+0x110>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d007      	beq.n	8004008 <TIM_OC2_SetConfig+0x74>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	4a2b      	ldr	r2, [pc, #172]	@ (80040a8 <TIM_OC2_SetConfig+0x114>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d003      	beq.n	8004008 <TIM_OC2_SetConfig+0x74>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	4a2a      	ldr	r2, [pc, #168]	@ (80040ac <TIM_OC2_SetConfig+0x118>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d10d      	bne.n	8004024 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800400e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	011b      	lsls	r3, r3, #4
 8004016:	697a      	ldr	r2, [r7, #20]
 8004018:	4313      	orrs	r3, r2
 800401a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004022:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a1f      	ldr	r2, [pc, #124]	@ (80040a4 <TIM_OC2_SetConfig+0x110>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d013      	beq.n	8004054 <TIM_OC2_SetConfig+0xc0>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	4a1e      	ldr	r2, [pc, #120]	@ (80040a8 <TIM_OC2_SetConfig+0x114>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d00f      	beq.n	8004054 <TIM_OC2_SetConfig+0xc0>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	4a1e      	ldr	r2, [pc, #120]	@ (80040b0 <TIM_OC2_SetConfig+0x11c>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d00b      	beq.n	8004054 <TIM_OC2_SetConfig+0xc0>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	4a1d      	ldr	r2, [pc, #116]	@ (80040b4 <TIM_OC2_SetConfig+0x120>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d007      	beq.n	8004054 <TIM_OC2_SetConfig+0xc0>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	4a1c      	ldr	r2, [pc, #112]	@ (80040b8 <TIM_OC2_SetConfig+0x124>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d003      	beq.n	8004054 <TIM_OC2_SetConfig+0xc0>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	4a17      	ldr	r2, [pc, #92]	@ (80040ac <TIM_OC2_SetConfig+0x118>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d113      	bne.n	800407c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800405a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004062:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	695b      	ldr	r3, [r3, #20]
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	693a      	ldr	r2, [r7, #16]
 800406c:	4313      	orrs	r3, r2
 800406e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	699b      	ldr	r3, [r3, #24]
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	693a      	ldr	r2, [r7, #16]
 8004078:	4313      	orrs	r3, r2
 800407a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	693a      	ldr	r2, [r7, #16]
 8004080:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	68fa      	ldr	r2, [r7, #12]
 8004086:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	685a      	ldr	r2, [r3, #4]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	697a      	ldr	r2, [r7, #20]
 8004094:	621a      	str	r2, [r3, #32]
}
 8004096:	bf00      	nop
 8004098:	371c      	adds	r7, #28
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr
 80040a2:	bf00      	nop
 80040a4:	40012c00 	.word	0x40012c00
 80040a8:	40013400 	.word	0x40013400
 80040ac:	40015000 	.word	0x40015000
 80040b0:	40014000 	.word	0x40014000
 80040b4:	40014400 	.word	0x40014400
 80040b8:	40014800 	.word	0x40014800

080040bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040bc:	b480      	push	{r7}
 80040be:	b087      	sub	sp, #28
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a1b      	ldr	r3, [r3, #32]
 80040ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6a1b      	ldr	r3, [r3, #32]
 80040d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	69db      	ldr	r3, [r3, #28]
 80040e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f023 0303 	bic.w	r3, r3, #3
 80040f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	68fa      	ldr	r2, [r7, #12]
 80040fe:	4313      	orrs	r3, r2
 8004100:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004108:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	021b      	lsls	r3, r3, #8
 8004110:	697a      	ldr	r2, [r7, #20]
 8004112:	4313      	orrs	r3, r2
 8004114:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a2b      	ldr	r2, [pc, #172]	@ (80041c8 <TIM_OC3_SetConfig+0x10c>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d007      	beq.n	800412e <TIM_OC3_SetConfig+0x72>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a2a      	ldr	r2, [pc, #168]	@ (80041cc <TIM_OC3_SetConfig+0x110>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d003      	beq.n	800412e <TIM_OC3_SetConfig+0x72>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	4a29      	ldr	r2, [pc, #164]	@ (80041d0 <TIM_OC3_SetConfig+0x114>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d10d      	bne.n	800414a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004134:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	021b      	lsls	r3, r3, #8
 800413c:	697a      	ldr	r2, [r7, #20]
 800413e:	4313      	orrs	r3, r2
 8004140:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004148:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4a1e      	ldr	r2, [pc, #120]	@ (80041c8 <TIM_OC3_SetConfig+0x10c>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d013      	beq.n	800417a <TIM_OC3_SetConfig+0xbe>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a1d      	ldr	r2, [pc, #116]	@ (80041cc <TIM_OC3_SetConfig+0x110>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d00f      	beq.n	800417a <TIM_OC3_SetConfig+0xbe>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4a1d      	ldr	r2, [pc, #116]	@ (80041d4 <TIM_OC3_SetConfig+0x118>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d00b      	beq.n	800417a <TIM_OC3_SetConfig+0xbe>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4a1c      	ldr	r2, [pc, #112]	@ (80041d8 <TIM_OC3_SetConfig+0x11c>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d007      	beq.n	800417a <TIM_OC3_SetConfig+0xbe>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	4a1b      	ldr	r2, [pc, #108]	@ (80041dc <TIM_OC3_SetConfig+0x120>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d003      	beq.n	800417a <TIM_OC3_SetConfig+0xbe>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a16      	ldr	r2, [pc, #88]	@ (80041d0 <TIM_OC3_SetConfig+0x114>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d113      	bne.n	80041a2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004180:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004188:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	695b      	ldr	r3, [r3, #20]
 800418e:	011b      	lsls	r3, r3, #4
 8004190:	693a      	ldr	r2, [r7, #16]
 8004192:	4313      	orrs	r3, r2
 8004194:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	699b      	ldr	r3, [r3, #24]
 800419a:	011b      	lsls	r3, r3, #4
 800419c:	693a      	ldr	r2, [r7, #16]
 800419e:	4313      	orrs	r3, r2
 80041a0:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	693a      	ldr	r2, [r7, #16]
 80041a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	68fa      	ldr	r2, [r7, #12]
 80041ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	685a      	ldr	r2, [r3, #4]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	697a      	ldr	r2, [r7, #20]
 80041ba:	621a      	str	r2, [r3, #32]
}
 80041bc:	bf00      	nop
 80041be:	371c      	adds	r7, #28
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr
 80041c8:	40012c00 	.word	0x40012c00
 80041cc:	40013400 	.word	0x40013400
 80041d0:	40015000 	.word	0x40015000
 80041d4:	40014000 	.word	0x40014000
 80041d8:	40014400 	.word	0x40014400
 80041dc:	40014800 	.word	0x40014800

080041e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b087      	sub	sp, #28
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a1b      	ldr	r3, [r3, #32]
 80041ee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a1b      	ldr	r3, [r3, #32]
 80041f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	69db      	ldr	r3, [r3, #28]
 8004206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800420e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004212:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800421a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	021b      	lsls	r3, r3, #8
 8004222:	68fa      	ldr	r2, [r7, #12]
 8004224:	4313      	orrs	r3, r2
 8004226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800422e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	031b      	lsls	r3, r3, #12
 8004236:	693a      	ldr	r2, [r7, #16]
 8004238:	4313      	orrs	r3, r2
 800423a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	4a1a      	ldr	r2, [pc, #104]	@ (80042a8 <TIM_OC4_SetConfig+0xc8>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d013      	beq.n	800426c <TIM_OC4_SetConfig+0x8c>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	4a19      	ldr	r2, [pc, #100]	@ (80042ac <TIM_OC4_SetConfig+0xcc>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d00f      	beq.n	800426c <TIM_OC4_SetConfig+0x8c>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	4a18      	ldr	r2, [pc, #96]	@ (80042b0 <TIM_OC4_SetConfig+0xd0>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d00b      	beq.n	800426c <TIM_OC4_SetConfig+0x8c>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	4a17      	ldr	r2, [pc, #92]	@ (80042b4 <TIM_OC4_SetConfig+0xd4>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d007      	beq.n	800426c <TIM_OC4_SetConfig+0x8c>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	4a16      	ldr	r2, [pc, #88]	@ (80042b8 <TIM_OC4_SetConfig+0xd8>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d003      	beq.n	800426c <TIM_OC4_SetConfig+0x8c>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4a15      	ldr	r2, [pc, #84]	@ (80042bc <TIM_OC4_SetConfig+0xdc>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d109      	bne.n	8004280 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004272:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	695b      	ldr	r3, [r3, #20]
 8004278:	019b      	lsls	r3, r3, #6
 800427a:	697a      	ldr	r2, [r7, #20]
 800427c:	4313      	orrs	r3, r2
 800427e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	697a      	ldr	r2, [r7, #20]
 8004284:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	68fa      	ldr	r2, [r7, #12]
 800428a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	685a      	ldr	r2, [r3, #4]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	693a      	ldr	r2, [r7, #16]
 8004298:	621a      	str	r2, [r3, #32]
}
 800429a:	bf00      	nop
 800429c:	371c      	adds	r7, #28
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
 80042a6:	bf00      	nop
 80042a8:	40012c00 	.word	0x40012c00
 80042ac:	40013400 	.word	0x40013400
 80042b0:	40014000 	.word	0x40014000
 80042b4:	40014400 	.word	0x40014400
 80042b8:	40014800 	.word	0x40014800
 80042bc:	40015000 	.word	0x40015000

080042c0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b087      	sub	sp, #28
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
 80042c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6a1b      	ldr	r3, [r3, #32]
 80042ce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6a1b      	ldr	r3, [r3, #32]
 80042d4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	68fa      	ldr	r2, [r7, #12]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004304:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	041b      	lsls	r3, r3, #16
 800430c:	693a      	ldr	r2, [r7, #16]
 800430e:	4313      	orrs	r3, r2
 8004310:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a19      	ldr	r2, [pc, #100]	@ (800437c <TIM_OC5_SetConfig+0xbc>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d013      	beq.n	8004342 <TIM_OC5_SetConfig+0x82>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a18      	ldr	r2, [pc, #96]	@ (8004380 <TIM_OC5_SetConfig+0xc0>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d00f      	beq.n	8004342 <TIM_OC5_SetConfig+0x82>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a17      	ldr	r2, [pc, #92]	@ (8004384 <TIM_OC5_SetConfig+0xc4>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d00b      	beq.n	8004342 <TIM_OC5_SetConfig+0x82>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a16      	ldr	r2, [pc, #88]	@ (8004388 <TIM_OC5_SetConfig+0xc8>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d007      	beq.n	8004342 <TIM_OC5_SetConfig+0x82>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a15      	ldr	r2, [pc, #84]	@ (800438c <TIM_OC5_SetConfig+0xcc>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d003      	beq.n	8004342 <TIM_OC5_SetConfig+0x82>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a14      	ldr	r2, [pc, #80]	@ (8004390 <TIM_OC5_SetConfig+0xd0>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d109      	bne.n	8004356 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004348:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	695b      	ldr	r3, [r3, #20]
 800434e:	021b      	lsls	r3, r3, #8
 8004350:	697a      	ldr	r2, [r7, #20]
 8004352:	4313      	orrs	r3, r2
 8004354:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	697a      	ldr	r2, [r7, #20]
 800435a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	685a      	ldr	r2, [r3, #4]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	693a      	ldr	r2, [r7, #16]
 800436e:	621a      	str	r2, [r3, #32]
}
 8004370:	bf00      	nop
 8004372:	371c      	adds	r7, #28
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr
 800437c:	40012c00 	.word	0x40012c00
 8004380:	40013400 	.word	0x40013400
 8004384:	40014000 	.word	0x40014000
 8004388:	40014400 	.word	0x40014400
 800438c:	40014800 	.word	0x40014800
 8004390:	40015000 	.word	0x40015000

08004394 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004394:	b480      	push	{r7}
 8004396:	b087      	sub	sp, #28
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a1b      	ldr	r3, [r3, #32]
 80043a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6a1b      	ldr	r3, [r3, #32]
 80043a8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80043c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	021b      	lsls	r3, r3, #8
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80043da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	051b      	lsls	r3, r3, #20
 80043e2:	693a      	ldr	r2, [r7, #16]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a1a      	ldr	r2, [pc, #104]	@ (8004454 <TIM_OC6_SetConfig+0xc0>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d013      	beq.n	8004418 <TIM_OC6_SetConfig+0x84>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	4a19      	ldr	r2, [pc, #100]	@ (8004458 <TIM_OC6_SetConfig+0xc4>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d00f      	beq.n	8004418 <TIM_OC6_SetConfig+0x84>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a18      	ldr	r2, [pc, #96]	@ (800445c <TIM_OC6_SetConfig+0xc8>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d00b      	beq.n	8004418 <TIM_OC6_SetConfig+0x84>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	4a17      	ldr	r2, [pc, #92]	@ (8004460 <TIM_OC6_SetConfig+0xcc>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d007      	beq.n	8004418 <TIM_OC6_SetConfig+0x84>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	4a16      	ldr	r2, [pc, #88]	@ (8004464 <TIM_OC6_SetConfig+0xd0>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d003      	beq.n	8004418 <TIM_OC6_SetConfig+0x84>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	4a15      	ldr	r2, [pc, #84]	@ (8004468 <TIM_OC6_SetConfig+0xd4>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d109      	bne.n	800442c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800441e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	695b      	ldr	r3, [r3, #20]
 8004424:	029b      	lsls	r3, r3, #10
 8004426:	697a      	ldr	r2, [r7, #20]
 8004428:	4313      	orrs	r3, r2
 800442a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	697a      	ldr	r2, [r7, #20]
 8004430:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	68fa      	ldr	r2, [r7, #12]
 8004436:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	685a      	ldr	r2, [r3, #4]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	693a      	ldr	r2, [r7, #16]
 8004444:	621a      	str	r2, [r3, #32]
}
 8004446:	bf00      	nop
 8004448:	371c      	adds	r7, #28
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr
 8004452:	bf00      	nop
 8004454:	40012c00 	.word	0x40012c00
 8004458:	40013400 	.word	0x40013400
 800445c:	40014000 	.word	0x40014000
 8004460:	40014400 	.word	0x40014400
 8004464:	40014800 	.word	0x40014800
 8004468:	40015000 	.word	0x40015000

0800446c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800446c:	b480      	push	{r7}
 800446e:	b087      	sub	sp, #28
 8004470:	af00      	add	r7, sp, #0
 8004472:	60f8      	str	r0, [r7, #12]
 8004474:	60b9      	str	r1, [r7, #8]
 8004476:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	f003 031f 	and.w	r3, r3, #31
 800447e:	2201      	movs	r2, #1
 8004480:	fa02 f303 	lsl.w	r3, r2, r3
 8004484:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	6a1a      	ldr	r2, [r3, #32]
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	43db      	mvns	r3, r3
 800448e:	401a      	ands	r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	6a1a      	ldr	r2, [r3, #32]
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	f003 031f 	and.w	r3, r3, #31
 800449e:	6879      	ldr	r1, [r7, #4]
 80044a0:	fa01 f303 	lsl.w	r3, r1, r3
 80044a4:	431a      	orrs	r2, r3
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	621a      	str	r2, [r3, #32]
}
 80044aa:	bf00      	nop
 80044ac:	371c      	adds	r7, #28
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr
	...

080044b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b085      	sub	sp, #20
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d101      	bne.n	80044d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80044cc:	2302      	movs	r3, #2
 80044ce:	e06d      	b.n	80045ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2202      	movs	r2, #2
 80044dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a30      	ldr	r2, [pc, #192]	@ (80045b8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d009      	beq.n	800450e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a2f      	ldr	r2, [pc, #188]	@ (80045bc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d004      	beq.n	800450e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a2d      	ldr	r2, [pc, #180]	@ (80045c0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d108      	bne.n	8004520 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004514:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	68fa      	ldr	r2, [r7, #12]
 800451c:	4313      	orrs	r3, r2
 800451e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004526:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	68fa      	ldr	r2, [r7, #12]
 800452e:	4313      	orrs	r3, r2
 8004530:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	68fa      	ldr	r2, [r7, #12]
 8004538:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a1e      	ldr	r2, [pc, #120]	@ (80045b8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d01d      	beq.n	8004580 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800454c:	d018      	beq.n	8004580 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a1c      	ldr	r2, [pc, #112]	@ (80045c4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d013      	beq.n	8004580 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a1a      	ldr	r2, [pc, #104]	@ (80045c8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d00e      	beq.n	8004580 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a15      	ldr	r2, [pc, #84]	@ (80045bc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d009      	beq.n	8004580 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a16      	ldr	r2, [pc, #88]	@ (80045cc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d004      	beq.n	8004580 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a11      	ldr	r2, [pc, #68]	@ (80045c0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d10c      	bne.n	800459a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004586:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	68ba      	ldr	r2, [r7, #8]
 800458e:	4313      	orrs	r3, r2
 8004590:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68ba      	ldr	r2, [r7, #8]
 8004598:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2201      	movs	r2, #1
 800459e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80045aa:	2300      	movs	r3, #0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3714      	adds	r7, #20
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr
 80045b8:	40012c00 	.word	0x40012c00
 80045bc:	40013400 	.word	0x40013400
 80045c0:	40015000 	.word	0x40015000
 80045c4:	40000400 	.word	0x40000400
 80045c8:	40000800 	.word	0x40000800
 80045cc:	40014000 	.word	0x40014000

080045d0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b085      	sub	sp, #20
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80045da:	2300      	movs	r3, #0
 80045dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d101      	bne.n	80045ec <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80045e8:	2302      	movs	r3, #2
 80045ea:	e06a      	b.n	80046c2 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	68db      	ldr	r3, [r3, #12]
 80045fe:	4313      	orrs	r3, r2
 8004600:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	4313      	orrs	r3, r2
 800460e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	4313      	orrs	r3, r2
 800461c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4313      	orrs	r3, r2
 800462a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	691b      	ldr	r3, [r3, #16]
 8004636:	4313      	orrs	r3, r2
 8004638:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	695b      	ldr	r3, [r3, #20]
 8004644:	4313      	orrs	r3, r2
 8004646:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004652:	4313      	orrs	r3, r2
 8004654:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	699b      	ldr	r3, [r3, #24]
 8004660:	041b      	lsls	r3, r3, #16
 8004662:	4313      	orrs	r3, r2
 8004664:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a19      	ldr	r2, [pc, #100]	@ (80046d0 <HAL_TIMEx_ConfigBreakDeadTime+0x100>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d009      	beq.n	8004684 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a17      	ldr	r2, [pc, #92]	@ (80046d4 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d004      	beq.n	8004684 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a16      	ldr	r2, [pc, #88]	@ (80046d8 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d115      	bne.n	80046b0 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800468e:	051b      	lsls	r3, r3, #20
 8004690:	4313      	orrs	r3, r2
 8004692:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	69db      	ldr	r3, [r3, #28]
 800469e:	4313      	orrs	r3, r2
 80046a0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	6a1b      	ldr	r3, [r3, #32]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	68fa      	ldr	r2, [r7, #12]
 80046b6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3714      	adds	r7, #20
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr
 80046ce:	bf00      	nop
 80046d0:	40012c00 	.word	0x40012c00
 80046d4:	40013400 	.word	0x40013400
 80046d8:	40015000 	.word	0x40015000

080046dc <memset>:
 80046dc:	4402      	add	r2, r0
 80046de:	4603      	mov	r3, r0
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d100      	bne.n	80046e6 <memset+0xa>
 80046e4:	4770      	bx	lr
 80046e6:	f803 1b01 	strb.w	r1, [r3], #1
 80046ea:	e7f9      	b.n	80046e0 <memset+0x4>

080046ec <__libc_init_array>:
 80046ec:	b570      	push	{r4, r5, r6, lr}
 80046ee:	4d0d      	ldr	r5, [pc, #52]	@ (8004724 <__libc_init_array+0x38>)
 80046f0:	4c0d      	ldr	r4, [pc, #52]	@ (8004728 <__libc_init_array+0x3c>)
 80046f2:	1b64      	subs	r4, r4, r5
 80046f4:	10a4      	asrs	r4, r4, #2
 80046f6:	2600      	movs	r6, #0
 80046f8:	42a6      	cmp	r6, r4
 80046fa:	d109      	bne.n	8004710 <__libc_init_array+0x24>
 80046fc:	4d0b      	ldr	r5, [pc, #44]	@ (800472c <__libc_init_array+0x40>)
 80046fe:	4c0c      	ldr	r4, [pc, #48]	@ (8004730 <__libc_init_array+0x44>)
 8004700:	f000 f818 	bl	8004734 <_init>
 8004704:	1b64      	subs	r4, r4, r5
 8004706:	10a4      	asrs	r4, r4, #2
 8004708:	2600      	movs	r6, #0
 800470a:	42a6      	cmp	r6, r4
 800470c:	d105      	bne.n	800471a <__libc_init_array+0x2e>
 800470e:	bd70      	pop	{r4, r5, r6, pc}
 8004710:	f855 3b04 	ldr.w	r3, [r5], #4
 8004714:	4798      	blx	r3
 8004716:	3601      	adds	r6, #1
 8004718:	e7ee      	b.n	80046f8 <__libc_init_array+0xc>
 800471a:	f855 3b04 	ldr.w	r3, [r5], #4
 800471e:	4798      	blx	r3
 8004720:	3601      	adds	r6, #1
 8004722:	e7f2      	b.n	800470a <__libc_init_array+0x1e>
 8004724:	0800477c 	.word	0x0800477c
 8004728:	0800477c 	.word	0x0800477c
 800472c:	0800477c 	.word	0x0800477c
 8004730:	08004780 	.word	0x08004780

08004734 <_init>:
 8004734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004736:	bf00      	nop
 8004738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800473a:	bc08      	pop	{r3}
 800473c:	469e      	mov	lr, r3
 800473e:	4770      	bx	lr

08004740 <_fini>:
 8004740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004742:	bf00      	nop
 8004744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004746:	bc08      	pop	{r3}
 8004748:	469e      	mov	lr, r3
 800474a:	4770      	bx	lr
