// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "vga_protocol_top")
  (DATE "04/20/2023 18:09:01")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE v_sync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1503:1503:1503) (1563:1563:1563))
        (IOPATH i o (2529:2529:2529) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE h_sync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3401:3401:3401) (3595:3595:3595))
        (IOPATH i o (2479:2479:2479) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1712:1712:1712) (1728:1728:1728))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4434:4434:4434) (4232:4232:4232))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3227:3227:3227) (3194:3194:3194))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2029:2029:2029) (2042:2042:2042))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2496:2496:2496) (2457:2457:2457))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2011:2011:2011) (2037:2037:2037))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5547:5547:5547) (5379:5379:5379))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4659:4659:4659) (4317:4317:4317))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE disp_vld\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2024:2024:2024) (1950:1950:1950))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5002:5002:5002) (4759:4759:4759))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2170:2170:2170) (2041:2041:2041))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4182:4182:4182) (3971:3971:3971))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2525:2525:2525) (2468:2468:2468))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3860:3860:3860) (3698:3698:3698))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4937:4937:4937) (4673:4673:4673))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3941:3941:3941) (3729:3729:3729))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2605:2605:2605) (2598:2598:2598))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2203:2203:2203) (2068:2068:2068))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3588:3588:3588) (3449:3449:3449))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3886:3886:3886) (3840:3840:3840))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2960:2960:2960) (2951:2951:2951))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2316:2316:2316) (2251:2251:2251))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3094:3094:3094) (2995:2995:2995))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4540:4540:4540) (4507:4507:4507))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2698:2698:2698) (2576:2576:2576))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_clk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3913:3913:3913) (3914:3914:3914))
        (IOPATH i o (2529:2529:2529) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_counter25M\|clk_25M\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (937:937:937))
        (IOPATH dataa combout (382:382:382) (394:394:394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_counter25M\|clk_25M\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (779:779:779))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rst_n\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (757:757:757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE rst_n\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_counter25M\|clk_25M)
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1195:1195:1195))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1914:1914:1914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u_counter25M\|clk_25M\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (796:796:796) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (361:361:361))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (371:371:371))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (363:363:363))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (368:368:368))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (405:405:405))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (374:374:374))
        (PORT datab (292:292:292) (365:365:365))
        (PORT datac (260:260:260) (335:335:335))
        (PORT datad (263:263:263) (329:329:329))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|cnt_h\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (401:401:401) (384:384:384))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (385:385:385))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (384:384:384))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (502:502:502))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|cnt_h\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (304:304:304))
        (PORT datad (379:379:379) (364:364:364))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (750:750:750) (769:769:769))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|cnt_h\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (303:303:303))
        (PORT datad (351:351:351) (336:336:336))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (469:469:469) (499:499:499))
        (PORT datac (267:267:267) (345:345:345))
        (PORT datad (270:270:270) (340:340:340))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (362:362:362))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_h\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (508:508:508))
        (PORT datab (503:503:503) (521:521:521))
        (PORT datac (468:468:468) (492:492:492))
        (PORT datad (670:670:670) (666:666:666))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (535:535:535))
        (PORT datab (402:402:402) (394:394:394))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (473:473:473) (489:489:489))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|cnt_v\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (306:306:306))
        (PORT datab (434:434:434) (420:420:420))
        (PORT datac (1008:1008:1008) (975:975:975))
        (PORT datad (361:361:361) (345:345:345))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1917:1917:1917))
        (PORT ena (1700:1700:1700) (1632:1632:1632))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1917:1917:1917))
        (PORT ena (1691:1691:1691) (1615:1615:1615))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (461:461:461) (490:490:490))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|cnt_v\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (309:309:309))
        (PORT datab (1041:1041:1041) (1005:1005:1005))
        (PORT datac (356:356:356) (349:349:349))
        (PORT datad (234:234:234) (266:266:266))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1917:1917:1917))
        (PORT ena (1700:1700:1700) (1632:1632:1632))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (364:364:364))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (365:365:365))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1917:1917:1917))
        (PORT ena (1691:1691:1691) (1615:1615:1615))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (363:363:363))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1917:1917:1917))
        (PORT ena (1691:1691:1691) (1615:1615:1615))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (374:374:374))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1917:1917:1917))
        (PORT ena (1691:1691:1691) (1615:1615:1615))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (372:372:372))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1917:1917:1917))
        (PORT ena (1691:1691:1691) (1615:1615:1615))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (368:368:368))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|cnt_v\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (418:418:418))
        (PORT datab (428:428:428) (411:411:411))
        (PORT datac (998:998:998) (957:957:957))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1917:1917:1917))
        (PORT ena (1691:1691:1691) (1615:1615:1615))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|end_cnt_v\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (712:712:712))
        (PORT datab (327:327:327) (410:410:410))
        (PORT datac (666:666:666) (657:657:657))
        (PORT datad (291:291:291) (359:359:359))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (528:528:528))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|cnt_v\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (311:311:311))
        (PORT datab (1043:1043:1043) (1006:1006:1006))
        (PORT datac (393:393:393) (374:374:374))
        (PORT datad (235:235:235) (267:267:267))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1917:1917:1917))
        (PORT ena (1700:1700:1700) (1632:1632:1632))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1917:1917:1917))
        (PORT ena (1691:1691:1691) (1615:1615:1615))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|end_cnt_v\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (372:372:372))
        (PORT datab (290:290:290) (364:364:364))
        (PORT datac (446:446:446) (473:473:473))
        (PORT datad (261:261:261) (327:327:327))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|end_cnt_v\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (257:257:257) (332:332:332))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (390:390:390))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1917:1917:1917))
        (PORT ena (1691:1691:1691) (1615:1615:1615))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (261:261:261) (327:327:327))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|cnt_v\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1917:1917:1917))
        (PORT ena (1691:1691:1691) (1615:1615:1615))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|end_cnt_v\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (421:421:421))
        (PORT datab (512:512:512) (525:525:525))
        (PORT datac (467:467:467) (492:492:492))
        (PORT datad (423:423:423) (447:447:447))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (302:302:302))
        (PORT datab (325:325:325) (407:407:407))
        (PORT datac (665:665:665) (656:656:656))
        (PORT datad (289:289:289) (357:357:357))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (448:448:448) (469:469:469))
        (PORT datad (454:454:454) (480:480:480))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_sync\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (530:530:530))
        (PORT datab (402:402:402) (394:394:394))
        (PORT datac (446:446:446) (472:472:472))
        (PORT datad (463:463:463) (486:486:486))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_sync\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (720:720:720))
        (PORT datab (519:519:519) (534:534:534))
        (PORT datac (481:481:481) (503:503:503))
        (PORT datad (454:454:454) (482:482:482))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_sync\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (499:499:499))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (462:462:462) (484:484:484))
        (PORT datad (457:457:457) (479:479:479))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (468:468:468) (499:499:499))
        (PORT datac (263:263:263) (341:341:341))
        (PORT datad (266:266:266) (335:335:335))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_sync\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (259:259:259))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (583:583:583) (542:542:542))
        (PORT datad (197:197:197) (221:221:221))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|always2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (405:405:405))
        (PORT datab (310:310:310) (383:383:383))
        (PORT datac (445:445:445) (470:470:470))
        (PORT datad (290:290:290) (359:359:359))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|always2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (373:373:373))
        (PORT datac (266:266:266) (343:343:343))
        (PORT datad (370:370:370) (351:351:351))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|always2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (403:403:403))
        (PORT datab (311:311:311) (385:385:385))
        (PORT datac (210:210:210) (239:239:239))
        (PORT datad (284:284:284) (352:352:352))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|always2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (262:262:262))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (193:193:193) (226:226:226))
        (PORT datad (369:369:369) (347:347:347))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (528:528:528))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (501:501:501))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (516:516:516))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (461:461:461) (492:492:492))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (535:535:535))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (540:540:540))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (485:485:485) (519:519:519))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1905:1905:1905))
        (PORT sclr (1135:1135:1135) (1126:1126:1126))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (514:514:514) (527:527:527))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1905:1905:1905))
        (PORT sclr (1135:1135:1135) (1126:1126:1126))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1905:1905:1905))
        (PORT sclr (1135:1135:1135) (1126:1126:1126))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1905:1905:1905))
        (PORT sclr (1135:1135:1135) (1126:1126:1126))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (254:254:254) (317:317:317))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1905:1905:1905))
        (PORT sclr (1135:1135:1135) (1126:1126:1126))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1905:1905:1905))
        (PORT sclr (1135:1135:1135) (1126:1126:1126))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1905:1905:1905))
        (PORT sclr (1135:1135:1135) (1126:1126:1126))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1905:1905:1905))
        (PORT sclr (1135:1135:1135) (1126:1126:1126))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (362:362:362))
        (PORT datab (441:441:441) (467:467:467))
        (PORT datac (253:253:253) (324:324:324))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (475:475:475))
        (PORT datab (283:283:283) (353:353:353))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (712:712:712))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (749:749:749))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (718:718:718))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (737:737:737) (738:738:738))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (774:774:774) (753:753:753))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (736:736:736))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (740:740:740) (729:729:729))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (679:679:679) (675:675:675))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[8\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (714:714:714))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|always4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (500:500:500))
        (PORT datab (324:324:324) (405:405:405))
        (PORT datac (462:462:462) (482:482:482))
        (PORT datad (453:453:453) (475:475:475))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|always4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (687:687:687))
        (PORT datab (500:500:500) (515:515:515))
        (PORT datac (443:443:443) (479:479:479))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|LessThan6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (712:712:712))
        (PORT datab (326:326:326) (409:409:409))
        (PORT datac (467:467:467) (492:492:492))
        (PORT datad (291:291:291) (360:360:360))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|always4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (361:361:361))
        (PORT datac (277:277:277) (353:353:353))
        (PORT datad (265:265:265) (332:332:332))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|always4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (393:393:393) (373:373:373))
        (PORT datad (389:389:389) (374:374:374))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1919:1919:1919))
        (PORT sclr (1197:1197:1197) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[8\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (666:666:666) (664:664:664))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (737:737:737) (751:751:751))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|h_addr\[10\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datad (704:704:704) (685:685:685))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1905:1905:1905))
        (PORT sclr (1135:1135:1135) (1126:1126:1126))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1905:1905:1905))
        (PORT sclr (1135:1135:1135) (1126:1126:1126))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|h_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1905:1905:1905))
        (PORT sclr (1135:1135:1135) (1126:1126:1126))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|pic_area\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (696:696:696))
        (PORT datab (780:780:780) (779:779:779))
        (PORT datac (734:734:734) (741:741:741))
        (PORT datad (721:721:721) (730:730:730))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (691:691:691))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1919:1919:1919))
        (PORT sclr (1197:1197:1197) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|v_addr\[10\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datad (676:676:676) (662:662:662))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1919:1919:1919))
        (PORT sclr (1197:1197:1197) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|pic_area\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (923:923:923) (896:896:896))
        (PORT datad (741:741:741) (752:752:752))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1919:1919:1919))
        (PORT sclr (1197:1197:1197) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1919:1919:1919))
        (PORT sclr (1197:1197:1197) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1919:1919:1919))
        (PORT sclr (1197:1197:1197) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1919:1919:1919))
        (PORT sclr (1197:1197:1197) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (548:548:548))
        (PORT datad (451:451:451) (474:474:474))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1919:1919:1919))
        (PORT sclr (1197:1197:1197) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1919:1919:1919))
        (PORT sclr (1197:1197:1197) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1919:1919:1919))
        (PORT sclr (1197:1197:1197) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|v_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1919:1919:1919))
        (PORT sclr (1197:1197:1197) (1193:1193:1193))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (487:487:487))
        (PORT datab (474:474:474) (508:508:508))
        (PORT datac (426:426:426) (453:453:453))
        (PORT datad (445:445:445) (469:469:469))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (511:511:511))
        (PORT datab (480:480:480) (519:519:519))
        (PORT datac (187:187:187) (216:216:216))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|pic_area)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (400:400:400))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (341:341:341) (331:331:331))
        (PORT datad (627:627:627) (581:581:581))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[0\]\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (398:398:398))
        (PORT datac (295:295:295) (380:380:380))
        (PORT datad (283:283:283) (362:362:362))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (431:431:431))
        (PORT datab (543:543:543) (576:576:576))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[0\]\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (442:442:442) (479:479:479))
        (PORT datad (446:446:446) (470:470:470))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (774:774:774))
        (PORT datab (996:996:996) (964:964:964))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (779:779:779))
        (PORT datab (689:689:689) (696:696:696))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (788:788:788))
        (PORT datab (768:768:768) (755:755:755))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (730:730:730))
        (PORT datab (665:665:665) (612:612:612))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1022:1022:1022))
        (PORT datab (428:428:428) (401:401:401))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[7\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (504:504:504))
        (PORT datab (431:431:431) (405:405:405))
        (PORT datad (284:284:284) (330:330:330))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2297:2297:2297))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[4\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (504:504:504))
        (PORT datab (315:315:315) (369:369:369))
        (PORT datad (359:359:359) (342:342:342))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2297:2297:2297))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (503:503:503))
        (PORT datab (325:325:325) (380:380:380))
        (PORT datad (388:388:388) (371:371:371))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2297:2297:2297))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (503:503:503))
        (PORT datab (322:322:322) (377:377:377))
        (PORT datad (360:360:360) (344:344:344))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2297:2297:2297))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (PORT datab (284:284:284) (354:354:354))
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (254:254:254) (317:317:317))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[14\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (582:582:582))
        (PORT datab (320:320:320) (374:374:374))
        (PORT datac (215:215:215) (247:247:247))
        (PORT datad (217:217:217) (239:239:239))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[1\]\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (576:576:576))
        (PORT datac (494:494:494) (532:532:532))
        (PORT datad (489:489:489) (526:526:526))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[0\]\[11\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (407:407:407))
        (PORT datab (308:308:308) (387:387:387))
        (PORT datac (302:302:302) (388:388:388))
        (PORT datad (287:287:287) (364:364:364))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[0\]\[10\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (407:407:407))
        (PORT datab (336:336:336) (420:420:420))
        (PORT datac (275:275:275) (356:356:356))
        (PORT datad (288:288:288) (365:365:365))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[1\]\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (482:482:482) (521:521:521))
        (PORT datad (469:469:469) (502:502:502))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[0\]\[9\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (404:404:404))
        (PORT datab (335:335:335) (419:419:419))
        (PORT datac (274:274:274) (355:355:355))
        (PORT datad (287:287:287) (366:366:366))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[0\]\[8\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (402:402:402))
        (PORT datab (328:328:328) (411:411:411))
        (PORT datac (269:269:269) (350:350:350))
        (PORT datad (281:281:281) (357:357:357))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (739:739:739))
        (PORT datab (466:466:466) (453:453:453))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (772:772:772))
        (PORT datab (459:459:459) (441:441:441))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (453:453:453))
        (PORT datab (626:626:626) (577:577:577))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (407:407:407))
        (PORT datab (419:419:419) (418:418:418))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (703:703:703) (708:708:708))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1135:1135:1135))
        (PORT datab (385:385:385) (372:372:372))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1002:1002:1002))
        (PORT datab (427:427:427) (398:398:398))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (380:380:380))
        (PORT datab (950:950:950) (923:923:923))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (412:412:412))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[11\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (286:286:286))
        (PORT datab (247:247:247) (276:276:276))
        (PORT datad (355:355:355) (335:335:335))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2297:2297:2297))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[8\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (505:505:505))
        (PORT datab (388:388:388) (379:379:379))
        (PORT datad (280:280:280) (326:326:326))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2297:2297:2297))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[9\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (504:504:504))
        (PORT datab (429:429:429) (403:403:403))
        (PORT datad (289:289:289) (337:337:337))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2297:2297:2297))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[10\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (504:504:504))
        (PORT datab (321:321:321) (376:376:376))
        (PORT datad (570:570:570) (509:509:509))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2297:2297:2297))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (362:362:362))
        (PORT datab (283:283:283) (352:352:352))
        (PORT datac (252:252:252) (324:324:324))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[1\]\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (765:765:765))
        (PORT datab (543:543:543) (576:576:576))
        (PORT datac (494:494:494) (532:532:532))
        (PORT datad (462:462:462) (503:503:503))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (247:247:247))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1002:1002:1002))
        (PORT datab (219:219:219) (245:245:245))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (385:385:385))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[12\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (284:284:284))
        (PORT datab (248:248:248) (278:278:278))
        (PORT datad (382:382:382) (359:359:359))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2297:2297:2297))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[1\]\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (549:549:549))
        (PORT datab (483:483:483) (522:522:522))
        (PORT datac (448:448:448) (478:478:478))
        (PORT datad (451:451:451) (474:474:474))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[1\]\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (549:549:549))
        (PORT datab (481:481:481) (520:520:520))
        (PORT datac (446:446:446) (477:477:477))
        (PORT datad (451:451:451) (473:473:473))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (602:602:602))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (636:636:636) (590:590:590))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (777:777:777) (779:779:779))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (695:695:695))
        (PORT datab (219:219:219) (245:245:245))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (402:402:402))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (379:379:379))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[14\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (622:622:622))
        (PORT datab (696:696:696) (666:666:666))
        (PORT datad (348:348:348) (329:329:329))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2298:2298:2298))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1909:1909:1909))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (716:716:716) (713:713:713))
        (PORT datad (713:713:713) (713:713:713))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datac (919:919:919) (892:892:892))
        (PORT datad (721:721:721) (716:716:716))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|romout\[1\]\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (549:549:549))
        (PORT datab (483:483:483) (523:523:523))
        (PORT datac (448:448:448) (478:478:478))
        (PORT datad (451:451:451) (474:474:474))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (615:615:615) (566:566:566))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (590:590:590))
        (PORT datad (350:350:350) (333:333:333))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (431:431:431) (406:406:406))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[15\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (622:622:622))
        (PORT datab (696:696:696) (666:666:666))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2298:2298:2298))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1909:1909:1909))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (963:963:963) (900:900:900))
        (PORT datad (405:405:405) (429:429:429))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (450:450:450) (423:423:423))
        (PORT datac (208:208:208) (236:236:236))
        (PORT datad (376:376:376) (356:356:356))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (489:489:489))
        (PORT datab (262:262:262) (300:300:300))
        (PORT datad (757:757:757) (761:761:761))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1936:1936:1936) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (494:494:494))
        (PORT datab (261:261:261) (299:299:299))
        (PORT datad (591:591:591) (535:535:535))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1936:1936:1936) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (750:750:750))
        (PORT datab (262:262:262) (300:300:300))
        (PORT datad (445:445:445) (450:450:450))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1936:1936:1936) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (487:487:487))
        (PORT datab (262:262:262) (300:300:300))
        (PORT datad (727:727:727) (731:731:731))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1936:1936:1936) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (362:362:362))
        (PORT datab (282:282:282) (352:352:352))
        (PORT datac (253:253:253) (324:324:324))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[9\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (584:584:584))
        (PORT datab (316:316:316) (370:370:370))
        (PORT datac (215:215:215) (246:246:246))
        (PORT datad (217:217:217) (239:239:239))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|address_sig\[13\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (419:419:419))
        (PORT datab (397:397:397) (388:388:388))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|address_sig\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2298:2298:2298))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1909:1909:1909))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode413w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (713:713:713) (710:710:710))
        (PORT datad (711:711:711) (712:712:712))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1068:1068:1068) (1070:1070:1070))
        (PORT d[1] (1123:1123:1123) (1120:1120:1120))
        (PORT d[2] (1116:1116:1116) (1126:1126:1126))
        (PORT d[3] (1096:1096:1096) (1101:1101:1101))
        (PORT d[4] (1445:1445:1445) (1443:1443:1443))
        (PORT d[5] (1074:1074:1074) (1062:1062:1062))
        (PORT d[6] (1093:1093:1093) (1094:1094:1094))
        (PORT d[7] (1415:1415:1415) (1409:1409:1409))
        (PORT d[8] (2360:2360:2360) (2315:2315:2315))
        (PORT clk (2235:2235:2235) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2257:2257:2257))
        (PORT d[0] (1417:1417:1417) (1266:1266:1266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1912:1912:1912))
        (PORT asdata (626:626:626) (695:695:695))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1441:1441:1441))
        (PORT d[1] (1792:1792:1792) (1777:1777:1777))
        (PORT d[2] (1436:1436:1436) (1427:1427:1427))
        (PORT d[3] (1767:1767:1767) (1751:1751:1751))
        (PORT d[4] (1446:1446:1446) (1440:1440:1440))
        (PORT d[5] (1388:1388:1388) (1370:1370:1370))
        (PORT d[6] (1392:1392:1392) (1385:1385:1385))
        (PORT d[7] (2278:2278:2278) (2356:2356:2356))
        (PORT d[8] (1360:1360:1360) (1339:1339:1339))
        (PORT d[9] (1473:1473:1473) (1472:1472:1472))
        (PORT d[10] (1386:1386:1386) (1360:1360:1360))
        (PORT d[11] (1406:1406:1406) (1389:1389:1389))
        (PORT d[12] (1463:1463:1463) (1457:1457:1457))
        (PORT clk (2212:2212:2212) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2235:2235:2235))
        (PORT d[0] (1688:1688:1688) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1912:1912:1912))
        (PORT asdata (626:626:626) (695:695:695))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode413w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (712:712:712) (709:709:709))
        (PORT datad (710:710:710) (711:711:711))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1446:1446:1446))
        (PORT d[1] (1517:1517:1517) (1514:1514:1514))
        (PORT d[2] (1621:1621:1621) (1574:1574:1574))
        (PORT d[3] (1451:1451:1451) (1444:1444:1444))
        (PORT d[4] (1526:1526:1526) (1518:1518:1518))
        (PORT d[5] (1435:1435:1435) (1417:1417:1417))
        (PORT d[6] (1687:1687:1687) (1663:1663:1663))
        (PORT d[7] (2581:2581:2581) (2648:2648:2648))
        (PORT d[8] (1357:1357:1357) (1345:1345:1345))
        (PORT d[9] (1428:1428:1428) (1423:1423:1423))
        (PORT d[10] (1407:1407:1407) (1386:1386:1386))
        (PORT d[11] (1387:1387:1387) (1361:1361:1361))
        (PORT d[12] (1436:1436:1436) (1429:1429:1429))
        (PORT clk (2194:2194:2194) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2218:2218:2218))
        (PORT d[0] (1637:1637:1637) (1601:1601:1601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[16\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (904:904:904))
        (PORT datab (1305:1305:1305) (1270:1270:1270))
        (PORT datac (1290:1290:1290) (1261:1261:1261))
        (PORT datad (1223:1223:1223) (1127:1127:1127))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode413w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (715:715:715) (712:712:712))
        (PORT datad (713:713:713) (713:713:713))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2224:2224:2224))
        (PORT d[1] (2496:2496:2496) (2385:2385:2385))
        (PORT d[2] (2179:2179:2179) (2196:2196:2196))
        (PORT d[3] (3929:3929:3929) (3999:3999:3999))
        (PORT d[4] (3872:3872:3872) (3725:3725:3725))
        (PORT d[5] (2977:2977:2977) (3043:3043:3043))
        (PORT d[6] (3454:3454:3454) (3504:3504:3504))
        (PORT d[7] (2255:2255:2255) (2325:2325:2325))
        (PORT d[8] (3037:3037:3037) (3013:3013:3013))
        (PORT d[9] (3803:3803:3803) (3652:3652:3652))
        (PORT d[10] (2805:2805:2805) (2816:2816:2816))
        (PORT d[11] (2909:2909:2909) (2950:2950:2950))
        (PORT d[12] (2886:2886:2886) (2902:2902:2902))
        (PORT clk (2189:2189:2189) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2213:2213:2213))
        (PORT d[0] (2304:2304:2304) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[16\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1155:1155:1155))
        (PORT datab (1292:1292:1292) (1245:1245:1245))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1620:1620:1620) (1561:1561:1561))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1109:1109:1109) (1068:1068:1068))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2274:2274:2274))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1922:1922:1922) (1894:1894:1894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_r\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (861:861:861))
        (PORT datac (685:685:685) (693:693:693))
        (PORT datad (1598:1598:1598) (1557:1557:1557))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_r\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2316:2316:2316))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1925:1925:1925) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3374:3374:3374) (3319:3319:3319))
        (PORT d[1] (4415:4415:4415) (4155:4155:4155))
        (PORT d[2] (4191:4191:4191) (3978:3978:3978))
        (PORT d[3] (3530:3530:3530) (3528:3528:3528))
        (PORT d[4] (1784:1784:1784) (1794:1794:1794))
        (PORT d[5] (2908:2908:2908) (2959:2959:2959))
        (PORT d[6] (3231:3231:3231) (3044:3044:3044))
        (PORT d[7] (1871:1871:1871) (1897:1897:1897))
        (PORT d[8] (3027:3027:3027) (3015:3015:3015))
        (PORT d[9] (3078:3078:3078) (2995:2995:2995))
        (PORT d[10] (2324:2324:2324) (2365:2365:2365))
        (PORT d[11] (3425:3425:3425) (3486:3486:3486))
        (PORT d[12] (3370:3370:3370) (3307:3307:3307))
        (PORT clk (2228:2228:2228) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2251:2251:2251))
        (PORT d[0] (1582:1582:1582) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2916:2916:2916) (2806:2806:2806))
        (PORT d[1] (2284:2284:2284) (2141:2141:2141))
        (PORT d[2] (3124:3124:3124) (2982:2982:2982))
        (PORT d[3] (2878:2878:2878) (2921:2921:2921))
        (PORT d[4] (1950:1950:1950) (1892:1892:1892))
        (PORT d[5] (2584:2584:2584) (2648:2648:2648))
        (PORT d[6] (2180:2180:2180) (2112:2112:2112))
        (PORT d[7] (1533:1533:1533) (1571:1571:1571))
        (PORT d[8] (1657:1657:1657) (1603:1603:1603))
        (PORT d[9] (2266:2266:2266) (2210:2210:2210))
        (PORT d[10] (2234:2234:2234) (2271:2271:2271))
        (PORT d[11] (3056:3056:3056) (3135:3135:3135))
        (PORT d[12] (2987:2987:2987) (2900:2900:2900))
        (PORT clk (2244:2244:2244) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2266:2266:2266))
        (PORT d[0] (1154:1154:1154) (1042:1042:1042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3375:3375:3375) (3320:3320:3320))
        (PORT d[1] (4393:4393:4393) (4125:4125:4125))
        (PORT d[2] (4173:4173:4173) (3943:3943:3943))
        (PORT d[3] (3514:3514:3514) (3509:3509:3509))
        (PORT d[4] (1776:1776:1776) (1784:1784:1784))
        (PORT d[5] (2954:2954:2954) (3004:3004:3004))
        (PORT d[6] (3209:3209:3209) (3019:3019:3019))
        (PORT d[7] (1552:1552:1552) (1602:1602:1602))
        (PORT d[8] (2999:2999:2999) (2990:2990:2990))
        (PORT d[9] (3336:3336:3336) (3215:3215:3215))
        (PORT d[10] (2546:2546:2546) (2580:2580:2580))
        (PORT d[11] (3400:3400:3400) (3462:3462:3462))
        (PORT d[12] (3370:3370:3370) (3308:3308:3308))
        (PORT clk (2226:2226:2226) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2249:2249:2249))
        (PORT d[0] (1890:1890:1890) (1812:1812:1812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[17\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1857:1857:1857) (1869:1869:1869))
        (PORT datab (1864:1864:1864) (1767:1767:1767))
        (PORT datac (681:681:681) (636:636:636))
        (PORT datad (1066:1066:1066) (946:946:946))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[17\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1239:1239:1239))
        (PORT datab (1864:1864:1864) (1766:1766:1766))
        (PORT datac (1401:1401:1401) (1251:1251:1251))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1752:1752:1752) (1651:1651:1651))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2291:2291:2291))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1912:1912:1912))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_r\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (730:730:730) (689:689:689))
        (PORT datac (694:694:694) (675:675:675))
        (PORT datad (1187:1187:1187) (1139:1139:1139))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_r\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1914:1914:1914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3181:3181:3181) (3065:3065:3065))
        (PORT d[1] (3520:3520:3520) (3358:3358:3358))
        (PORT d[2] (3068:3068:3068) (2927:2927:2927))
        (PORT d[3] (2160:2160:2160) (2053:2053:2053))
        (PORT d[4] (1569:1569:1569) (1521:1521:1521))
        (PORT d[5] (2590:2590:2590) (2656:2656:2656))
        (PORT d[6] (1906:1906:1906) (1849:1849:1849))
        (PORT d[7] (2516:2516:2516) (2548:2548:2548))
        (PORT d[8] (2597:2597:2597) (2502:2502:2502))
        (PORT d[9] (2573:2573:2573) (2487:2487:2487))
        (PORT d[10] (2306:2306:2306) (2342:2342:2342))
        (PORT d[11] (3017:3017:3017) (3066:3066:3066))
        (PORT d[12] (2118:2118:2118) (2029:2029:2029))
        (PORT clk (2241:2241:2241) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2264:2264:2264))
        (PORT d[0] (544:544:544) (459:459:459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2861:2861:2861) (2758:2758:2758))
        (PORT d[1] (2711:2711:2711) (2575:2575:2575))
        (PORT d[2] (2932:2932:2932) (2855:2855:2855))
        (PORT d[3] (2898:2898:2898) (2945:2945:2945))
        (PORT d[4] (2797:2797:2797) (2837:2837:2837))
        (PORT d[5] (2593:2593:2593) (2659:2659:2659))
        (PORT d[6] (1932:1932:1932) (1893:1893:1893))
        (PORT d[7] (1791:1791:1791) (1810:1810:1810))
        (PORT d[8] (1991:1991:1991) (1926:1926:1926))
        (PORT d[9] (2292:2292:2292) (2226:2226:2226))
        (PORT d[10] (1966:1966:1966) (2015:2015:2015))
        (PORT d[11] (3016:3016:3016) (3094:3094:3094))
        (PORT d[12] (2967:2967:2967) (2879:2879:2879))
        (PORT clk (2247:2247:2247) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2270:2270:2270))
        (PORT d[0] (1215:1215:1215) (1124:1124:1124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[18\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1832:1832:1832) (1779:1779:1779))
        (PORT datab (1698:1698:1698) (1711:1711:1711))
        (PORT datac (913:913:913) (832:832:832))
        (PORT datad (384:384:384) (363:363:363))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3349:3349:3349) (3291:3291:3291))
        (PORT d[1] (4336:4336:4336) (4070:4070:4070))
        (PORT d[2] (3864:3864:3864) (3667:3667:3667))
        (PORT d[3] (3498:3498:3498) (3496:3496:3496))
        (PORT d[4] (2114:2114:2114) (2111:2111:2111))
        (PORT d[5] (2899:2899:2899) (2952:2952:2952))
        (PORT d[6] (3239:3239:3239) (3053:3053:3053))
        (PORT d[7] (2505:2505:2505) (2523:2523:2523))
        (PORT d[8] (2719:2719:2719) (2718:2718:2718))
        (PORT d[9] (3319:3319:3319) (3197:3197:3197))
        (PORT d[10] (2314:2314:2314) (2355:2355:2355))
        (PORT d[11] (3040:3040:3040) (3113:3113:3113))
        (PORT d[12] (3383:3383:3383) (3319:3319:3319))
        (PORT clk (2230:2230:2230) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2253:2253:2253))
        (PORT d[0] (1638:1638:1638) (1603:1603:1603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[18\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1698:1698:1698) (1710:1710:1710))
        (PORT datac (1334:1334:1334) (1198:1198:1198))
        (PORT datad (1385:1385:1385) (1252:1252:1252))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (1841:1841:1841) (1732:1732:1732))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2302:2302:2302))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1923:1923:1923))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_r\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (730:730:730) (689:689:689))
        (PORT datac (693:693:693) (674:674:674))
        (PORT datad (1251:1251:1251) (1210:1210:1210))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_r\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1914:1914:1914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (1995:1995:1995))
        (PORT d[1] (1856:1856:1856) (1849:1849:1849))
        (PORT d[2] (1859:1859:1859) (1850:1850:1850))
        (PORT d[3] (2448:2448:2448) (2404:2404:2404))
        (PORT d[4] (3103:3103:3103) (3111:3111:3111))
        (PORT d[5] (2434:2434:2434) (2405:2405:2405))
        (PORT d[6] (1777:1777:1777) (1760:1760:1760))
        (PORT d[7] (2357:2357:2357) (2444:2444:2444))
        (PORT d[8] (2338:2338:2338) (2334:2334:2334))
        (PORT d[9] (2353:2353:2353) (2310:2310:2310))
        (PORT d[10] (2362:2362:2362) (2321:2321:2321))
        (PORT d[11] (2108:2108:2108) (2090:2090:2090))
        (PORT d[12] (2138:2138:2138) (2118:2118:2118))
        (PORT clk (2222:2222:2222) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2246:2246:2246))
        (PORT d[0] (1677:1677:1677) (1652:1652:1652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2363:2363:2363))
        (PORT d[1] (1163:1163:1163) (1165:1165:1165))
        (PORT d[2] (1168:1168:1168) (1172:1172:1172))
        (PORT d[3] (1838:1838:1838) (1827:1827:1827))
        (PORT d[4] (1466:1466:1466) (1464:1464:1464))
        (PORT d[5] (1112:1112:1112) (1099:1099:1099))
        (PORT d[6] (1107:1107:1107) (1109:1109:1109))
        (PORT d[7] (1071:1071:1071) (1078:1078:1078))
        (PORT d[8] (2352:2352:2352) (2308:2308:2308))
        (PORT d[9] (1780:1780:1780) (1770:1770:1770))
        (PORT d[10] (1079:1079:1079) (1071:1071:1071))
        (PORT d[11] (1047:1047:1047) (1043:1043:1043))
        (PORT d[12] (1754:1754:1754) (1736:1736:1736))
        (PORT clk (2237:2237:2237) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2259:2259:2259))
        (PORT d[0] (1887:1887:1887) (1832:1832:1832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1701:1701:1701) (1687:1687:1687))
        (PORT d[1] (1832:1832:1832) (1823:1823:1823))
        (PORT d[2] (1816:1816:1816) (1807:1807:1807))
        (PORT d[3] (2460:2460:2460) (2427:2427:2427))
        (PORT d[4] (1507:1507:1507) (1505:1505:1505))
        (PORT d[5] (1414:1414:1414) (1395:1395:1395))
        (PORT d[6] (1468:1468:1468) (1465:1465:1465))
        (PORT d[7] (2375:2375:2375) (2465:2465:2465))
        (PORT d[8] (1686:1686:1686) (1653:1653:1653))
        (PORT d[9] (1739:1739:1739) (1723:1723:1723))
        (PORT d[10] (2382:2382:2382) (2342:2342:2342))
        (PORT d[11] (2125:2125:2125) (2109:2109:2109))
        (PORT d[12] (2387:2387:2387) (2350:2350:2350))
        (PORT clk (2225:2225:2225) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2251:2251:2251))
        (PORT d[0] (2013:2013:2013) (1854:1854:1854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2036:2036:2036) (2008:2008:2008))
        (PORT datab (1899:1899:1899) (1840:1840:1840))
        (PORT datac (728:728:728) (690:690:690))
        (PORT datad (725:725:725) (688:688:688))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[19\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2031:2031:2031) (2002:2002:2002))
        (PORT datab (1072:1072:1072) (1036:1036:1036))
        (PORT datac (978:978:978) (926:926:926))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (1564:1564:1564) (1488:1488:1488))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2289:2289:2289))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1909:1909:1909))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_r\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (335:335:335))
        (PORT datac (1807:1807:1807) (1741:1741:1741))
        (PORT datad (1547:1547:1547) (1453:1453:1453))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_r\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1909:1909:1909))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2071:2071:2071) (2034:2034:2034))
        (PORT d[1] (2219:2219:2219) (2202:2202:2202))
        (PORT d[2] (2112:2112:2112) (2085:2085:2085))
        (PORT d[3] (2438:2438:2438) (2399:2399:2399))
        (PORT d[4] (3085:3085:3085) (3095:3095:3095))
        (PORT d[5] (2062:2062:2062) (2051:2051:2051))
        (PORT d[6] (2092:2092:2092) (2062:2062:2062))
        (PORT d[7] (2374:2374:2374) (2460:2460:2460))
        (PORT d[8] (2389:2389:2389) (2382:2382:2382))
        (PORT d[9] (2075:2075:2075) (2043:2043:2043))
        (PORT d[10] (2017:2017:2017) (1984:1984:1984))
        (PORT d[11] (2059:2059:2059) (2033:2033:2033))
        (PORT d[12] (2182:2182:2182) (2161:2161:2161))
        (PORT clk (2218:2218:2218) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2243:2243:2243))
        (PORT d[0] (1722:1722:1722) (1600:1600:1600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (1731:1731:1731))
        (PORT d[1] (1872:1872:1872) (1862:1862:1862))
        (PORT d[2] (1803:1803:1803) (1797:1797:1797))
        (PORT d[3] (2459:2459:2459) (2428:2428:2428))
        (PORT d[4] (2738:2738:2738) (2762:2762:2762))
        (PORT d[5] (2410:2410:2410) (2382:2382:2382))
        (PORT d[6] (1787:1787:1787) (1768:1768:1768))
        (PORT d[7] (2395:2395:2395) (2483:2483:2483))
        (PORT d[8] (1623:1623:1623) (1589:1589:1589))
        (PORT d[9] (2386:2386:2386) (2343:2343:2343))
        (PORT d[10] (2381:2381:2381) (2341:2341:2341))
        (PORT d[11] (1758:1758:1758) (1750:1750:1750))
        (PORT d[12] (2420:2420:2420) (2380:2380:2380))
        (PORT clk (2224:2224:2224) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2249:2249:2249))
        (PORT d[0] (1675:1675:1675) (1650:1650:1650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2053:2053:2053))
        (PORT d[1] (1536:1536:1536) (1539:1539:1539))
        (PORT d[2] (1484:1484:1484) (1484:1484:1484))
        (PORT d[3] (1807:1807:1807) (1796:1796:1796))
        (PORT d[4] (1434:1434:1434) (1427:1427:1427))
        (PORT d[5] (1403:1403:1403) (1381:1381:1381))
        (PORT d[6] (1428:1428:1428) (1420:1420:1420))
        (PORT d[7] (2390:2390:2390) (2480:2480:2480))
        (PORT d[8] (2018:2018:2018) (1983:1983:1983))
        (PORT d[9] (1727:1727:1727) (1716:1716:1716))
        (PORT d[10] (1418:1418:1418) (1401:1401:1401))
        (PORT d[11] (2131:2131:2131) (2115:2115:2115))
        (PORT d[12] (2113:2113:2113) (2096:2096:2096))
        (PORT clk (2226:2226:2226) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2251:2251:2251))
        (PORT d[0] (2047:2047:2047) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[20\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2031:2031:2031) (2001:2001:2001))
        (PORT datab (1897:1897:1897) (1838:1838:1838))
        (PORT datac (740:740:740) (704:704:704))
        (PORT datad (740:740:740) (706:706:706))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[20\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1004:1004:1004))
        (PORT datab (1897:1897:1897) (1838:1838:1838))
        (PORT datac (1235:1235:1235) (1156:1156:1156))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (1562:1562:1562) (1486:1486:1486))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2289:2289:2289))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1909:1909:1909))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_r\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (341:341:341))
        (PORT datac (1804:1804:1804) (1737:1737:1737))
        (PORT datad (1541:1541:1541) (1447:1447:1447))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_r\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1909:1909:1909))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2021:2021:2021))
        (PORT d[1] (2213:2213:2213) (2194:2194:2194))
        (PORT d[2] (2128:2128:2128) (2100:2100:2100))
        (PORT d[3] (2104:2104:2104) (2076:2076:2076))
        (PORT d[4] (2787:2787:2787) (2799:2799:2799))
        (PORT d[5] (2395:2395:2395) (2365:2365:2365))
        (PORT d[6] (1809:1809:1809) (1793:1793:1793))
        (PORT d[7] (2577:2577:2577) (2649:2649:2649))
        (PORT d[8] (2350:2350:2350) (2346:2346:2346))
        (PORT d[9] (2363:2363:2363) (2318:2318:2318))
        (PORT d[10] (2032:2032:2032) (2010:2010:2010))
        (PORT d[11] (2120:2120:2120) (2103:2103:2103))
        (PORT d[12] (2117:2117:2117) (2095:2095:2095))
        (PORT clk (2220:2220:2220) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2244:2244:2244))
        (PORT d[0] (1712:1712:1712) (1690:1690:1690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2090:2090:2090) (2066:2066:2066))
        (PORT d[1] (1523:1523:1523) (1522:1522:1522))
        (PORT d[2] (1477:1477:1477) (1487:1487:1487))
        (PORT d[3] (1829:1829:1829) (1818:1818:1818))
        (PORT d[4] (1408:1408:1408) (1399:1399:1399))
        (PORT d[5] (1410:1410:1410) (1386:1386:1386))
        (PORT d[6] (1405:1405:1405) (1393:1393:1393))
        (PORT d[7] (1363:1363:1363) (1350:1350:1350))
        (PORT d[8] (2038:2038:2038) (2010:2010:2010))
        (PORT d[9] (1747:1747:1747) (1738:1738:1738))
        (PORT d[10] (1398:1398:1398) (1401:1401:1401))
        (PORT d[11] (2441:2441:2441) (2412:2412:2412))
        (PORT d[12] (1463:1463:1463) (1461:1461:1461))
        (PORT clk (2239:2239:2239) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2262:2262:2262))
        (PORT d[0] (1718:1718:1718) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3760:3760:3760) (3614:3614:3614))
        (PORT d[1] (3536:3536:3536) (3403:3403:3403))
        (PORT d[2] (2075:2075:2075) (2066:2066:2066))
        (PORT d[3] (4005:4005:4005) (4084:4084:4084))
        (PORT d[4] (2772:2772:2772) (2646:2646:2646))
        (PORT d[5] (2938:2938:2938) (2996:2996:2996))
        (PORT d[6] (3478:3478:3478) (3512:3512:3512))
        (PORT d[7] (3086:3086:3086) (3193:3193:3193))
        (PORT d[8] (2940:2940:2940) (2903:2903:2903))
        (PORT d[9] (2825:2825:2825) (2704:2704:2704))
        (PORT d[10] (2533:2533:2533) (2561:2561:2561))
        (PORT d[11] (2890:2890:2890) (2925:2925:2925))
        (PORT d[12] (3095:3095:3095) (3060:3060:3060))
        (PORT clk (2221:2221:2221) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2245:2245:2245))
        (PORT d[0] (1670:1670:1670) (1639:1639:1639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[21\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2037:2037:2037) (2009:2009:2009))
        (PORT datab (1899:1899:1899) (1840:1840:1840))
        (PORT datac (592:592:592) (533:533:533))
        (PORT datad (1343:1343:1343) (1212:1212:1212))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[21\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1014:1014:1014))
        (PORT datab (1607:1607:1607) (1573:1573:1573))
        (PORT datac (1010:1010:1010) (955:955:955))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (1564:1564:1564) (1488:1488:1488))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2289:2289:2289))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1909:1909:1909))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_r\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datac (1803:1803:1803) (1737:1737:1737))
        (PORT datad (1540:1540:1540) (1446:1446:1446))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_r\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1909:1909:1909))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1481:1481:1481))
        (PORT d[1] (1531:1531:1531) (1534:1534:1534))
        (PORT d[2] (1456:1456:1456) (1441:1441:1441))
        (PORT d[3] (1468:1468:1468) (1468:1468:1468))
        (PORT d[4] (1429:1429:1429) (1423:1423:1423))
        (PORT d[5] (1434:1434:1434) (1417:1417:1417))
        (PORT d[6] (1686:1686:1686) (1662:1662:1662))
        (PORT d[7] (2225:2225:2225) (2301:2301:2301))
        (PORT d[8] (1607:1607:1607) (1575:1575:1575))
        (PORT d[9] (1455:1455:1455) (1456:1456:1456))
        (PORT d[10] (1440:1440:1440) (1416:1416:1416))
        (PORT d[11] (1413:1413:1413) (1396:1396:1396))
        (PORT d[12] (1468:1468:1468) (1459:1459:1459))
        (PORT clk (2200:2200:2200) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2225:2225:2225))
        (PORT d[0] (1962:1962:1962) (1940:1940:1940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1460:1460:1460))
        (PORT d[1] (810:810:810) (826:826:826))
        (PORT d[2] (818:818:818) (829:829:829))
        (PORT d[3] (806:806:806) (827:827:827))
        (PORT d[4] (1464:1464:1464) (1460:1460:1460))
        (PORT d[5] (770:770:770) (767:767:767))
        (PORT d[6] (743:743:743) (760:760:760))
        (PORT d[7] (1437:1437:1437) (1433:1433:1433))
        (PORT d[8] (2375:2375:2375) (2332:2332:2332))
        (PORT d[9] (1345:1345:1345) (1333:1333:1333))
        (PORT d[10] (731:731:731) (734:734:734))
        (PORT d[11] (730:730:730) (734:734:734))
        (PORT d[12] (822:822:822) (839:839:839))
        (PORT clk (2230:2230:2230) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2253:2253:2253))
        (PORT d[0] (1157:1157:1157) (1042:1042:1042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1460:1460:1460))
        (PORT d[1] (1432:1432:1432) (1421:1421:1421))
        (PORT d[2] (1119:1119:1119) (1122:1122:1122))
        (PORT d[3] (2072:2072:2072) (2030:2030:2030))
        (PORT d[4] (1452:1452:1452) (1448:1448:1448))
        (PORT d[5] (1083:1083:1083) (1077:1077:1077))
        (PORT d[6] (1021:1021:1021) (1020:1020:1020))
        (PORT d[7] (1438:1438:1438) (1434:1434:1434))
        (PORT d[8] (1721:1721:1721) (1687:1687:1687))
        (PORT d[9] (1120:1120:1120) (1127:1127:1127))
        (PORT d[10] (1379:1379:1379) (1362:1362:1362))
        (PORT d[11] (1062:1062:1062) (1051:1051:1051))
        (PORT d[12] (2059:2059:2059) (2023:2023:2023))
        (PORT clk (2227:2227:2227) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2250:2250:2250))
        (PORT d[0] (1297:1297:1297) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[22\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1225:1225:1225))
        (PORT datab (1604:1604:1604) (1560:1560:1560))
        (PORT datac (704:704:704) (663:663:663))
        (PORT datad (384:384:384) (363:363:363))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[22\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1228:1228:1228))
        (PORT datab (780:780:780) (733:733:733))
        (PORT datac (976:976:976) (931:931:931))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1082:1082:1082) (1034:1034:1034))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2316:2316:2316))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1925:1925:1925) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_r\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (858:858:858))
        (PORT datac (232:232:232) (304:304:304))
        (PORT datad (1597:1597:1597) (1556:1556:1556))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_r\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2316:2316:2316))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1925:1925:1925) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2028:2028:2028))
        (PORT d[1] (1881:1881:1881) (1873:1873:1873))
        (PORT d[2] (2016:2016:2016) (1974:1974:1974))
        (PORT d[3] (2452:2452:2452) (2421:2421:2421))
        (PORT d[4] (1778:1778:1778) (1761:1761:1761))
        (PORT d[5] (2409:2409:2409) (2381:2381:2381))
        (PORT d[6] (1769:1769:1769) (1752:1752:1752))
        (PORT d[7] (2283:2283:2283) (2372:2372:2372))
        (PORT d[8] (2375:2375:2375) (2373:2373:2373))
        (PORT d[9] (2360:2360:2360) (2318:2318:2318))
        (PORT d[10] (1695:1695:1695) (1681:1681:1681))
        (PORT d[11] (2089:2089:2089) (2066:2066:2066))
        (PORT d[12] (1850:1850:1850) (1849:1849:1849))
        (PORT clk (2223:2223:2223) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2247:2247:2247))
        (PORT d[0] (1988:1988:1988) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2090:2090:2090) (2066:2066:2066))
        (PORT d[1] (1139:1139:1139) (1141:1141:1141))
        (PORT d[2] (1197:1197:1197) (1207:1207:1207))
        (PORT d[3] (1837:1837:1837) (1829:1829:1829))
        (PORT d[4] (1206:1206:1206) (1216:1216:1216))
        (PORT d[5] (1087:1087:1087) (1075:1075:1075))
        (PORT d[6] (1107:1107:1107) (1110:1110:1110))
        (PORT d[7] (1077:1077:1077) (1086:1086:1086))
        (PORT d[8] (2032:2032:2032) (1999:1999:1999))
        (PORT d[9] (1736:1736:1736) (1726:1726:1726))
        (PORT d[10] (1401:1401:1401) (1381:1381:1381))
        (PORT d[11] (1108:1108:1108) (1098:1098:1098))
        (PORT d[12] (1146:1146:1146) (1153:1153:1153))
        (PORT clk (2238:2238:2238) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2261:2261:2261))
        (PORT d[0] (1887:1887:1887) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2030:2030:2030))
        (PORT d[1] (1512:1512:1512) (1514:1514:1514))
        (PORT d[2] (1530:1530:1530) (1533:1533:1533))
        (PORT d[3] (1469:1469:1469) (1461:1461:1461))
        (PORT d[4] (1477:1477:1477) (1475:1475:1475))
        (PORT d[5] (1445:1445:1445) (1426:1426:1426))
        (PORT d[6] (1436:1436:1436) (1429:1429:1429))
        (PORT d[7] (2357:2357:2357) (2448:2448:2448))
        (PORT d[8] (2005:2005:2005) (1975:1975:1975))
        (PORT d[9] (1477:1477:1477) (1478:1478:1478))
        (PORT d[10] (1699:1699:1699) (1688:1688:1688))
        (PORT d[11] (1412:1412:1412) (1404:1404:1404))
        (PORT d[12] (2146:2146:2146) (2125:2125:2125))
        (PORT clk (2226:2226:2226) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2251:2251:2251))
        (PORT d[0] (1704:1704:1704) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[23\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2038:2038:2038) (2010:2010:2010))
        (PORT datab (1899:1899:1899) (1841:1841:1841))
        (PORT datac (673:673:673) (646:646:646))
        (PORT datad (721:721:721) (683:683:683))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[23\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2037:2037:2037) (2009:2009:2009))
        (PORT datab (1073:1073:1073) (1014:1014:1014))
        (PORT datac (1013:1013:1013) (957:957:957))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (1563:1563:1563) (1486:1486:1486))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2289:2289:2289))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1909:1909:1909))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_r\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (343:343:343))
        (PORT datac (1806:1806:1806) (1740:1740:1740))
        (PORT datad (1544:1544:1544) (1451:1451:1451))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_r\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1909:1909:1909))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|always4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (730:730:730) (703:703:703))
        (PORT datad (684:684:684) (651:651:651))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|disp_vld\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1247:1247:1247) (1221:1221:1221))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|disp_vld)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1876:1876:1876))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1901:1901:1901) (1872:1872:1872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (2823:2823:2823))
        (PORT d[1] (1776:1776:1776) (1688:1688:1688))
        (PORT d[2] (2924:2924:2924) (2843:2843:2843))
        (PORT d[3] (1646:1646:1646) (1578:1578:1578))
        (PORT d[4] (1637:1637:1637) (1586:1586:1586))
        (PORT d[5] (2570:2570:2570) (2636:2636:2636))
        (PORT d[6] (1909:1909:1909) (1868:1868:1868))
        (PORT d[7] (1807:1807:1807) (1817:1817:1817))
        (PORT d[8] (2273:2273:2273) (2195:2195:2195))
        (PORT d[9] (2233:2233:2233) (2178:2178:2178))
        (PORT d[10] (1944:1944:1944) (1992:1992:1992))
        (PORT d[11] (3055:3055:3055) (3133:3133:3133))
        (PORT d[12] (2986:2986:2986) (2899:2899:2899))
        (PORT clk (2246:2246:2246) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2268:2268:2268))
        (PORT d[0] (1160:1160:1160) (1051:1051:1051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2493:2493:2493))
        (PORT d[1] (2407:2407:2407) (2294:2294:2294))
        (PORT d[2] (2935:2935:2935) (2851:2851:2851))
        (PORT d[3] (3200:3200:3200) (3230:3230:3230))
        (PORT d[4] (1857:1857:1857) (1780:1780:1780))
        (PORT d[5] (2590:2590:2590) (2655:2655:2655))
        (PORT d[6] (1935:1935:1935) (1898:1898:1898))
        (PORT d[7] (2654:2654:2654) (2733:2733:2733))
        (PORT d[8] (2311:2311:2311) (2252:2252:2252))
        (PORT d[9] (1919:1919:1919) (1864:1864:1864))
        (PORT d[10] (1887:1887:1887) (1935:1935:1935))
        (PORT d[11] (3053:3053:3053) (3129:3129:3129))
        (PORT d[12] (2651:2651:2651) (2576:2576:2576))
        (PORT clk (2235:2235:2235) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2259:2259:2259))
        (PORT d[0] (1209:1209:1209) (1111:1111:1111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3120:3120:3120))
        (PORT d[1] (3509:3509:3509) (3359:3359:3359))
        (PORT d[2] (3081:3081:3081) (2938:2938:2938))
        (PORT d[3] (2166:2166:2166) (2060:2060:2060))
        (PORT d[4] (1328:1328:1328) (1305:1305:1305))
        (PORT d[5] (2591:2591:2591) (2656:2656:2656))
        (PORT d[6] (1891:1891:1891) (1836:1836:1836))
        (PORT d[7] (1861:1861:1861) (1886:1886:1886))
        (PORT d[8] (2019:2019:2019) (1953:1953:1953))
        (PORT d[9] (3122:3122:3122) (2987:2987:2987))
        (PORT d[10] (2313:2313:2313) (2350:2350:2350))
        (PORT d[11] (2986:2986:2986) (3028:3028:3028))
        (PORT d[12] (2144:2144:2144) (2053:2053:2053))
        (PORT clk (2239:2239:2239) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2262:2262:2262))
        (PORT d[0] (599:599:599) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1533:1533:1533) (1494:1494:1494))
        (PORT datab (1823:1823:1823) (1837:1837:1837))
        (PORT datac (1028:1028:1028) (973:973:973))
        (PORT datad (995:995:995) (940:940:940))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (680:680:680))
        (PORT datab (1824:1824:1824) (1837:1837:1837))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1632:1632:1632) (1572:1572:1572))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (1576:1576:1576) (1507:1507:1507))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2294:2294:2294))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1916:1916:1916))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1060:1060:1060) (1049:1049:1049))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1914:1914:1914))
        (PORT ena (1101:1101:1101) (1065:1065:1065))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3751:3751:3751) (3608:3608:3608))
        (PORT d[1] (3852:3852:3852) (3709:3709:3709))
        (PORT d[2] (2379:2379:2379) (2368:2368:2368))
        (PORT d[3] (3624:3624:3624) (3711:3711:3711))
        (PORT d[4] (2797:2797:2797) (2652:2652:2652))
        (PORT d[5] (2623:2623:2623) (2685:2685:2685))
        (PORT d[6] (3112:3112:3112) (3161:3161:3161))
        (PORT d[7] (2729:2729:2729) (2840:2840:2840))
        (PORT d[8] (2622:2622:2622) (2591:2591:2591))
        (PORT d[9] (2443:2443:2443) (2308:2308:2308))
        (PORT d[10] (2239:2239:2239) (2272:2272:2272))
        (PORT d[11] (2885:2885:2885) (2920:2920:2920))
        (PORT d[12] (2496:2496:2496) (2499:2499:2499))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (PORT d[0] (1675:1675:1675) (1648:1648:1648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3016:3016:3016) (2883:2883:2883))
        (PORT d[1] (3165:3165:3165) (3041:3041:3041))
        (PORT d[2] (1792:1792:1792) (1800:1800:1800))
        (PORT d[3] (3638:3638:3638) (3706:3706:3706))
        (PORT d[4] (3171:3171:3171) (3039:3039:3039))
        (PORT d[5] (3285:3285:3285) (3335:3335:3335))
        (PORT d[6] (2823:2823:2823) (2744:2744:2744))
        (PORT d[7] (2844:2844:2844) (2882:2882:2882))
        (PORT d[8] (3268:3268:3268) (3218:3218:3218))
        (PORT d[9] (3151:3151:3151) (3022:3022:3022))
        (PORT d[10] (2873:2873:2873) (2894:2894:2894))
        (PORT d[11] (3219:3219:3219) (3241:3241:3241))
        (PORT d[12] (3462:3462:3462) (3424:3424:3424))
        (PORT clk (2215:2215:2215) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2238:2238:2238))
        (PORT d[0] (2197:2197:2197) (2109:2109:2109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3750:3750:3750) (3595:3595:3595))
        (PORT d[1] (3870:3870:3870) (3725:3725:3725))
        (PORT d[2] (2380:2380:2380) (2368:2368:2368))
        (PORT d[3] (3998:3998:3998) (4076:4076:4076))
        (PORT d[4] (2490:2490:2490) (2374:2374:2374))
        (PORT d[5] (2631:2631:2631) (2691:2691:2691))
        (PORT d[6] (3423:3423:3423) (3455:3455:3455))
        (PORT d[7] (2763:2763:2763) (2874:2874:2874))
        (PORT d[8] (2603:2603:2603) (2575:2575:2575))
        (PORT d[9] (2795:2795:2795) (2669:2669:2669))
        (PORT d[10] (2534:2534:2534) (2564:2564:2564))
        (PORT d[11] (2893:2893:2893) (2929:2929:2929))
        (PORT d[12] (2773:2773:2773) (2760:2760:2760))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (PORT d[0] (1627:1627:1627) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1690:1690:1690) (1711:1711:1711))
        (PORT datab (2647:2647:2647) (2607:2607:2607))
        (PORT datac (932:932:932) (877:877:877))
        (PORT datad (1326:1326:1326) (1260:1260:1260))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1159:1159:1159))
        (PORT datab (2646:2646:2646) (2606:2606:2606))
        (PORT datac (1292:1292:1292) (1236:1236:1236))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (1891:1891:1891) (1821:1821:1821))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2274:2274:2274))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1922:1922:1922) (1894:1894:1894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_g\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (982:982:982) (975:975:975))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1876:1876:1876))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1901:1901:1901) (1872:1872:1872))
        (PORT ena (1942:1942:1942) (1881:1881:1881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3167:3167:3167))
        (PORT d[1] (3510:3510:3510) (3374:3374:3374))
        (PORT d[2] (1864:1864:1864) (1892:1892:1892))
        (PORT d[3] (3287:3287:3287) (3371:3371:3371))
        (PORT d[4] (3138:3138:3138) (3004:3004:3004))
        (PORT d[5] (3276:3276:3276) (3326:3326:3326))
        (PORT d[6] (2463:2463:2463) (2404:2404:2404))
        (PORT d[7] (3112:3112:3112) (3214:3214:3214))
        (PORT d[8] (3255:3255:3255) (3205:3205:3205))
        (PORT d[9] (3151:3151:3151) (3021:3021:3021))
        (PORT d[10] (2865:2865:2865) (2885:2885:2885))
        (PORT d[11] (3206:3206:3206) (3227:3227:3227))
        (PORT d[12] (3505:3505:3505) (3486:3486:3486))
        (PORT clk (2217:2217:2217) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2241:2241:2241))
        (PORT d[0] (1360:1360:1360) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3427:3427:3427) (3299:3299:3299))
        (PORT d[1] (3510:3510:3510) (3377:3377:3377))
        (PORT d[2] (2143:2143:2143) (2157:2157:2157))
        (PORT d[3] (3981:3981:3981) (4061:4061:4061))
        (PORT d[4] (2832:2832:2832) (2709:2709:2709))
        (PORT d[5] (2970:2970:2970) (3031:3031:3031))
        (PORT d[6] (3485:3485:3485) (3522:3522:3522))
        (PORT d[7] (3072:3072:3072) (3173:3173:3173))
        (PORT d[8] (2948:2948:2948) (2912:2912:2912))
        (PORT d[9] (2826:2826:2826) (2704:2704:2704))
        (PORT d[10] (2565:2565:2565) (2597:2597:2597))
        (PORT d[11] (2594:2594:2594) (2653:2653:2653))
        (PORT d[12] (3109:3109:3109) (3085:3085:3085))
        (PORT clk (2220:2220:2220) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2244:2244:2244))
        (PORT d[0] (2175:2175:2175) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1688:1688:1688) (1710:1710:1710))
        (PORT datab (2645:2645:2645) (2605:2605:2605))
        (PORT datac (653:653:653) (615:615:615))
        (PORT datad (1001:1001:1001) (942:942:942))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2708:2708:2708) (2589:2589:2589))
        (PORT d[1] (2836:2836:2836) (2713:2713:2713))
        (PORT d[2] (2198:2198:2198) (2213:2213:2213))
        (PORT d[3] (3973:3973:3973) (4035:4035:4035))
        (PORT d[4] (3871:3871:3871) (3724:3724:3724))
        (PORT d[5] (3236:3236:3236) (3286:3286:3286))
        (PORT d[6] (3491:3491:3491) (3539:3539:3539))
        (PORT d[7] (2470:2470:2470) (2520:2520:2520))
        (PORT d[8] (3264:3264:3264) (3230:3230:3230))
        (PORT d[9] (3794:3794:3794) (3641:3641:3641))
        (PORT d[10] (3099:3099:3099) (3102:3102:3102))
        (PORT d[11] (2889:2889:2889) (2929:2929:2929))
        (PORT d[12] (3172:3172:3172) (3171:3171:3171))
        (PORT clk (2194:2194:2194) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2218:2218:2218))
        (PORT d[0] (2304:2304:2304) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1689:1689:1689) (1710:1710:1710))
        (PORT datab (1356:1356:1356) (1207:1207:1207))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (1297:1297:1297) (1228:1228:1228))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (1887:1887:1887) (1817:1817:1817))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2274:2274:2274))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1922:1922:1922) (1894:1894:1894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_g\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (695:695:695) (704:704:704))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1890:1890:1890))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1915:1915:1915) (1886:1886:1886))
        (PORT ena (2020:2020:2020) (1966:1966:1966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2569:2569:2569))
        (PORT d[1] (3118:3118:3118) (2978:2978:2978))
        (PORT d[2] (2450:2450:2450) (2441:2441:2441))
        (PORT d[3] (3900:3900:3900) (3969:3969:3969))
        (PORT d[4] (3839:3839:3839) (3691:3691:3691))
        (PORT d[5] (3652:3652:3652) (3691:3691:3691))
        (PORT d[6] (3789:3789:3789) (3823:3823:3823))
        (PORT d[7] (2813:2813:2813) (2849:2849:2849))
        (PORT d[8] (3278:3278:3278) (3244:3244:3244))
        (PORT d[9] (3797:3797:3797) (3646:3646:3646))
        (PORT d[10] (3378:3378:3378) (3363:3363:3363))
        (PORT d[11] (2611:2611:2611) (2662:2662:2662))
        (PORT d[12] (3186:3186:3186) (3187:3187:3187))
        (PORT clk (2199:2199:2199) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2222:2222:2222))
        (PORT d[0] (1336:1336:1336) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (2956:2956:2956))
        (PORT d[1] (3165:3165:3165) (3040:3040:3040))
        (PORT d[2] (2132:2132:2132) (2137:2137:2137))
        (PORT d[3] (3629:3629:3629) (3698:3698:3698))
        (PORT d[4] (3172:3172:3172) (3038:3038:3038))
        (PORT d[5] (3317:3317:3317) (3369:3369:3369))
        (PORT d[6] (3108:3108:3108) (3016:3016:3016))
        (PORT d[7] (2876:2876:2876) (2912:2912:2912))
        (PORT d[8] (3275:3275:3275) (3225:3225:3225))
        (PORT d[9] (3501:3501:3501) (3362:3362:3362))
        (PORT d[10] (2906:2906:2906) (2927:2927:2927))
        (PORT d[11] (3225:3225:3225) (3247:3247:3247))
        (PORT d[12] (3449:3449:3449) (3413:3413:3413))
        (PORT clk (2212:2212:2212) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2237:2237:2237))
        (PORT d[0] (2008:2008:2008) (1966:1966:1966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2703:2703:2703) (2590:2590:2590))
        (PORT d[1] (2809:2809:2809) (2688:2688:2688))
        (PORT d[2] (1860:1860:1860) (1892:1892:1892))
        (PORT d[3] (3895:3895:3895) (3961:3961:3961))
        (PORT d[4] (3526:3526:3526) (3386:3386:3386))
        (PORT d[5] (3620:3620:3620) (3659:3659:3659))
        (PORT d[6] (3768:3768:3768) (3805:3805:3805))
        (PORT d[7] (2502:2502:2502) (2556:2556:2556))
        (PORT d[8] (3318:3318:3318) (3284:3284:3284))
        (PORT d[9] (3494:3494:3494) (3357:3357:3357))
        (PORT d[10] (3119:3119:3119) (3124:3124:3124))
        (PORT d[11] (3230:3230:3230) (3250:3250:3250))
        (PORT d[12] (3162:3162:3162) (3164:3164:3164))
        (PORT clk (2203:2203:2203) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2227:2227:2227))
        (PORT d[0] (2510:2510:2510) (2402:2402:2402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1709:1709:1709) (1700:1700:1700))
        (PORT datab (2906:2906:2906) (2837:2837:2837))
        (PORT datac (655:655:655) (617:617:617))
        (PORT datad (995:995:995) (940:940:940))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1611:1611:1611) (1607:1607:1607))
        (PORT datab (1022:1022:1022) (972:972:972))
        (PORT datac (1573:1573:1573) (1405:1405:1405))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (1342:1342:1342) (1302:1302:1302))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2270:2270:2270))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1918:1918:1918) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_g\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (700:700:700) (702:702:702))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1876:1876:1876))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1901:1901:1901) (1872:1872:1872))
        (PORT ena (1942:1942:1942) (1881:1881:1881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3016:3016:3016) (2885:2885:2885))
        (PORT d[1] (3156:3156:3156) (3031:3031:3031))
        (PORT d[2] (1876:1876:1876) (1906:1906:1906))
        (PORT d[3] (3662:3662:3662) (3733:3733:3733))
        (PORT d[4] (3517:3517:3517) (3378:3378:3378))
        (PORT d[5] (3573:3573:3573) (3612:3612:3612))
        (PORT d[6] (3807:3807:3807) (3842:3842:3842))
        (PORT d[7] (2837:2837:2837) (2874:2874:2874))
        (PORT d[8] (3308:3308:3308) (3257:3257:3257))
        (PORT d[9] (3485:3485:3485) (3347:3347:3347))
        (PORT d[10] (3198:3198:3198) (3195:3195:3195))
        (PORT d[11] (3236:3236:3236) (3256:3256:3256))
        (PORT d[12] (3478:3478:3478) (3462:3462:3462))
        (PORT clk (2209:2209:2209) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (PORT d[0] (1989:1989:1989) (1948:1948:1948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3409:3409:3409) (3283:3283:3283))
        (PORT d[1] (3501:3501:3501) (3367:3367:3367))
        (PORT d[2] (1853:1853:1853) (1882:1882:1882))
        (PORT d[3] (4310:4310:4310) (4380:4380:4380))
        (PORT d[4] (2819:2819:2819) (2686:2686:2686))
        (PORT d[5] (3235:3235:3235) (3285:3285:3285))
        (PORT d[6] (2597:2597:2597) (2570:2570:2570))
        (PORT d[7] (3126:3126:3126) (3234:3234:3234))
        (PORT d[8] (2981:2981:2981) (2948:2948:2948))
        (PORT d[9] (3143:3143:3143) (3012:3012:3012))
        (PORT d[10] (2907:2907:2907) (2925:2925:2925))
        (PORT d[11] (2865:2865:2865) (2906:2906:2906))
        (PORT d[12] (3154:3154:3154) (3128:3128:3128))
        (PORT clk (2219:2219:2219) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2243:2243:2243))
        (PORT d[0] (2164:2164:2164) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3722:3722:3722) (3583:3583:3583))
        (PORT d[1] (3857:3857:3857) (3712:3712:3712))
        (PORT d[2] (2224:2224:2224) (2243:2243:2243))
        (PORT d[3] (4285:4285:4285) (4347:4347:4347))
        (PORT d[4] (2778:2778:2778) (2639:2639:2639))
        (PORT d[5] (2925:2925:2925) (2981:2981:2981))
        (PORT d[6] (3472:3472:3472) (3508:3508:3508))
        (PORT d[7] (2771:2771:2771) (2884:2884:2884))
        (PORT d[8] (2918:2918:2918) (2879:2879:2879))
        (PORT d[9] (2813:2813:2813) (2690:2690:2690))
        (PORT d[10] (2520:2520:2520) (2548:2548:2548))
        (PORT d[11] (2944:2944:2944) (2977:2977:2977))
        (PORT d[12] (2820:2820:2820) (2807:2807:2807))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (PORT d[0] (1670:1670:1670) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1689:1689:1689) (1710:1710:1710))
        (PORT datab (2646:2646:2646) (2606:2606:2606))
        (PORT datac (966:966:966) (909:909:909))
        (PORT datad (1006:1006:1006) (952:952:952))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1690:1690:1690) (1711:1711:1711))
        (PORT datab (995:995:995) (941:941:941))
        (PORT datac (1392:1392:1392) (1230:1230:1230))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (1892:1892:1892) (1823:1823:1823))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2274:2274:2274))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1922:1922:1922) (1894:1894:1894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_g\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (721:721:721) (732:732:732))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1890:1890:1890))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1915:1915:1915) (1886:1886:1886))
        (PORT ena (2020:2020:2020) (1966:1966:1966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4033:4033:4033) (3952:3952:3952))
        (PORT d[1] (3836:3836:3836) (3605:3605:3605))
        (PORT d[2] (4547:4547:4547) (4344:4344:4344))
        (PORT d[3] (3837:3837:3837) (3900:3900:3900))
        (PORT d[4] (2270:2270:2270) (2236:2236:2236))
        (PORT d[5] (2906:2906:2906) (2955:2955:2955))
        (PORT d[6] (3497:3497:3497) (3292:3292:3292))
        (PORT d[7] (2157:2157:2157) (2175:2175:2175))
        (PORT d[8] (3286:3286:3286) (3244:3244:3244))
        (PORT d[9] (3404:3404:3404) (3329:3329:3329))
        (PORT d[10] (2603:2603:2603) (2640:2640:2640))
        (PORT d[11] (2960:2960:2960) (3004:3004:3004))
        (PORT d[12] (3618:3618:3618) (3538:3538:3538))
        (PORT clk (2203:2203:2203) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2226:2226:2226))
        (PORT d[0] (1570:1570:1570) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2411:2411:2411))
        (PORT d[1] (3170:3170:3170) (3032:3032:3032))
        (PORT d[2] (2470:2470:2470) (2357:2357:2357))
        (PORT d[3] (3589:3589:3589) (3628:3628:3628))
        (PORT d[4] (2231:2231:2231) (2158:2158:2158))
        (PORT d[5] (2910:2910:2910) (2967:2967:2967))
        (PORT d[6] (2195:2195:2195) (2133:2133:2133))
        (PORT d[7] (2534:2534:2534) (2566:2566:2566))
        (PORT d[8] (2328:2328:2328) (2249:2249:2249))
        (PORT d[9] (2751:2751:2751) (2628:2628:2628))
        (PORT d[10] (2244:2244:2244) (2298:2298:2298))
        (PORT d[11] (2872:2872:2872) (2894:2894:2894))
        (PORT d[12] (1588:1588:1588) (1543:1543:1543))
        (PORT clk (2225:2225:2225) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2247:2247:2247))
        (PORT d[0] (914:914:914) (834:834:834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2156:2156:2156))
        (PORT d[1] (3171:3171:3171) (3028:3028:3028))
        (PORT d[2] (2778:2778:2778) (2647:2647:2647))
        (PORT d[3] (3556:3556:3556) (3605:3605:3605))
        (PORT d[4] (2184:2184:2184) (2112:2112:2112))
        (PORT d[5] (2932:2932:2932) (2990:2990:2990))
        (PORT d[6] (2527:2527:2527) (2443:2443:2443))
        (PORT d[7] (1877:1877:1877) (1936:1936:1936))
        (PORT d[8] (2247:2247:2247) (2168:2168:2168))
        (PORT d[9] (2729:2729:2729) (2605:2605:2605))
        (PORT d[10] (2229:2229:2229) (2280:2280:2280))
        (PORT d[11] (2619:2619:2619) (2663:2663:2663))
        (PORT d[12] (1900:1900:1900) (1843:1843:1843))
        (PORT clk (2216:2216:2216) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2239:2239:2239))
        (PORT d[0] (1170:1170:1170) (1096:1096:1096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2172:2172:2172) (2180:2180:2180))
        (PORT datab (1642:1642:1642) (1581:1581:1581))
        (PORT datac (968:968:968) (911:911:911))
        (PORT datad (1000:1000:1000) (946:946:946))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1539:1539:1539) (1481:1481:1481))
        (PORT datab (1452:1452:1452) (1312:1312:1312))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1652:1652:1652) (1598:1598:1598))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1487:1487:1487))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2281:2281:2281))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1930:1930:1930) (1902:1902:1902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_g\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datad (1001:1001:1001) (991:991:991))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_g\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1914:1914:1914))
        (PORT ena (1101:1101:1101) (1065:1065:1065))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1125:1125:1125) (1141:1141:1141))
        (PORT d[1] (1194:1194:1194) (1206:1206:1206))
        (PORT d[2] (1808:1808:1808) (1792:1792:1792))
        (PORT d[3] (1136:1136:1136) (1147:1147:1147))
        (PORT d[4] (1202:1202:1202) (1211:1211:1211))
        (PORT d[5] (1100:1100:1100) (1094:1094:1094))
        (PORT d[6] (1410:1410:1410) (1402:1402:1402))
        (PORT d[7] (2259:2259:2259) (2338:2338:2338))
        (PORT d[8] (1051:1051:1051) (1056:1056:1056))
        (PORT d[9] (1468:1468:1468) (1464:1464:1464))
        (PORT d[10] (1088:1088:1088) (1082:1082:1082))
        (PORT d[11] (1087:1087:1087) (1079:1079:1079))
        (PORT d[12] (1111:1111:1111) (1119:1119:1119))
        (PORT clk (2216:2216:2216) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2239:2239:2239))
        (PORT d[0] (1436:1436:1436) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1414:1414:1414))
        (PORT d[1] (1509:1509:1509) (1505:1505:1505))
        (PORT d[2] (1484:1484:1484) (1479:1479:1479))
        (PORT d[3] (1470:1470:1470) (1461:1461:1461))
        (PORT d[4] (1473:1473:1473) (1452:1452:1452))
        (PORT d[5] (1402:1402:1402) (1385:1385:1385))
        (PORT d[6] (1393:1393:1393) (1386:1386:1386))
        (PORT d[7] (2262:2262:2262) (2345:2345:2345))
        (PORT d[8] (1323:1323:1323) (1310:1310:1310))
        (PORT d[9] (1421:1421:1421) (1415:1415:1415))
        (PORT d[10] (1400:1400:1400) (1378:1378:1378))
        (PORT d[11] (2173:2173:2173) (2198:2198:2198))
        (PORT d[12] (1461:1461:1461) (1452:1452:1452))
        (PORT clk (2207:2207:2207) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2230:2230:2230))
        (PORT d[0] (1636:1636:1636) (1599:1599:1599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1297:1297:1297))
        (PORT datab (1308:1308:1308) (1273:1273:1273))
        (PORT datac (907:907:907) (834:834:834))
        (PORT datad (686:686:686) (648:648:648))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2429:2429:2429) (2396:2396:2396))
        (PORT d[1] (1354:1354:1354) (1331:1331:1331))
        (PORT d[2] (1175:1175:1175) (1189:1189:1189))
        (PORT d[3] (1124:1124:1124) (1124:1124:1124))
        (PORT d[4] (1471:1471:1471) (1468:1468:1468))
        (PORT d[5] (1086:1086:1086) (1071:1071:1071))
        (PORT d[6] (1079:1079:1079) (1080:1080:1080))
        (PORT d[7] (1397:1397:1397) (1393:1393:1393))
        (PORT d[8] (2375:2375:2375) (2331:2331:2331))
        (PORT d[9] (1084:1084:1084) (1094:1094:1094))
        (PORT d[10] (1040:1040:1040) (1021:1021:1021))
        (PORT d[11] (1060:1060:1060) (1046:1046:1046))
        (PORT d[12] (1728:1728:1728) (1714:1714:1714))
        (PORT clk (2232:2232:2232) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2255:2255:2255))
        (PORT d[0] (2193:2193:2193) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1298:1298:1298))
        (PORT datab (1043:1043:1043) (989:989:989))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (714:714:714) (674:674:674))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1108:1108:1108) (1067:1067:1067))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2274:2274:2274))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1922:1922:1922) (1894:1894:1894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_g\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (430:430:430) (452:452:452))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_g\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2282:2282:2282))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1925:1925:1925) (1897:1897:1897))
        (PORT ena (1940:1940:1940) (1881:1881:1881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2086:2086:2086))
        (PORT d[1] (2838:2838:2838) (2720:2720:2720))
        (PORT d[2] (2798:2798:2798) (2669:2669:2669))
        (PORT d[3] (3556:3556:3556) (3584:3584:3584))
        (PORT d[4] (2200:2200:2200) (2124:2124:2124))
        (PORT d[5] (3215:3215:3215) (3252:3252:3252))
        (PORT d[6] (2499:2499:2499) (2420:2420:2420))
        (PORT d[7] (2197:2197:2197) (2224:2224:2224))
        (PORT d[8] (2222:2222:2222) (2134:2134:2134))
        (PORT d[9] (2791:2791:2791) (2648:2648:2648))
        (PORT d[10] (2311:2311:2311) (2362:2362:2362))
        (PORT d[11] (2896:2896:2896) (2913:2913:2913))
        (PORT d[12] (2168:2168:2168) (2097:2097:2097))
        (PORT clk (2203:2203:2203) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2227:2227:2227))
        (PORT d[0] (1252:1252:1252) (1162:1162:1162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3298:3298:3298) (3247:3247:3247))
        (PORT d[1] (3513:3513:3513) (3360:3360:3360))
        (PORT d[2] (2745:2745:2745) (2620:2620:2620))
        (PORT d[3] (3216:3216:3216) (3283:3283:3283))
        (PORT d[4] (1632:1632:1632) (1585:1585:1585))
        (PORT d[5] (2602:2602:2602) (2672:2672:2672))
        (PORT d[6] (2219:2219:2219) (2155:2155:2155))
        (PORT d[7] (2241:2241:2241) (2288:2288:2288))
        (PORT d[8] (1995:1995:1995) (1931:1931:1931))
        (PORT d[9] (3115:3115:3115) (2980:2980:2980))
        (PORT d[10] (2226:2226:2226) (2281:2281:2281))
        (PORT d[11] (2684:2684:2684) (2747:2747:2747))
        (PORT d[12] (1589:1589:1589) (1545:1545:1545))
        (PORT clk (2232:2232:2232) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2255:2255:2255))
        (PORT d[0] (908:908:908) (829:829:829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3701:3701:3701) (3634:3634:3634))
        (PORT d[1] (4443:4443:4443) (4165:4165:4165))
        (PORT d[2] (4850:4850:4850) (4635:4635:4635))
        (PORT d[3] (3690:3690:3690) (3784:3784:3784))
        (PORT d[4] (1961:1961:1961) (1941:1941:1941))
        (PORT d[5] (2880:2880:2880) (2928:2928:2928))
        (PORT d[6] (3197:3197:3197) (3011:3011:3011))
        (PORT d[7] (2534:2534:2534) (2540:2540:2540))
        (PORT d[8] (3607:3607:3607) (3556:3556:3556))
        (PORT d[9] (3382:3382:3382) (3305:3305:3305))
        (PORT d[10] (2936:2936:2936) (2960:2960:2960))
        (PORT d[11] (3278:3278:3278) (3304:3304:3304))
        (PORT d[12] (3633:3633:3633) (3576:3576:3576))
        (PORT clk (2215:2215:2215) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2238:2238:2238))
        (PORT d[0] (2252:2252:2252) (2185:2185:2185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2168:2168:2168) (2176:2176:2176))
        (PORT datab (1641:1641:1641) (1580:1580:1580))
        (PORT datac (681:681:681) (639:639:639))
        (PORT datad (1311:1311:1311) (1167:1167:1167))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1320:1320:1320))
        (PORT datab (1642:1642:1642) (1581:1581:1581))
        (PORT datac (1275:1275:1275) (1203:1203:1203))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1560:1560:1560) (1492:1492:1492))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2281:2281:2281))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1930:1930:1930) (1902:1902:1902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_g\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datad (999:999:999) (985:985:985))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_g\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1918:1918:1918))
        (PORT asdata (762:762:762) (738:738:738))
        (PORT clrn (1943:1943:1943) (1914:1914:1914))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (2660:2660:2660))
        (PORT d[1] (2810:2810:2810) (2689:2689:2689))
        (PORT d[2] (1859:1859:1859) (1891:1891:1891))
        (PORT d[3] (3663:3663:3663) (3732:3732:3732))
        (PORT d[4] (3526:3526:3526) (3387:3387:3387))
        (PORT d[5] (3612:3612:3612) (3651:3651:3651))
        (PORT d[6] (2793:2793:2793) (2720:2720:2720))
        (PORT d[7] (2819:2819:2819) (2855:2855:2855))
        (PORT d[8] (3286:3286:3286) (3253:3253:3253))
        (PORT d[9] (3493:3493:3493) (3356:3356:3356))
        (PORT d[10] (3152:3152:3152) (3155:3155:3155))
        (PORT d[11] (3216:3216:3216) (3240:3240:3240))
        (PORT d[12] (3195:3195:3195) (3196:3196:3196))
        (PORT clk (2206:2206:2206) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2229:2229:2229))
        (PORT d[0] (2016:2016:2016) (1975:1975:1975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1474:1474:1474) (1477:1477:1477))
        (PORT d[1] (1185:1185:1185) (1196:1196:1196))
        (PORT d[2] (1791:1791:1791) (1776:1776:1776))
        (PORT d[3] (1153:1153:1153) (1161:1161:1161))
        (PORT d[4] (1155:1155:1155) (1153:1153:1153))
        (PORT d[5] (1066:1066:1066) (1061:1061:1061))
        (PORT d[6] (1064:1064:1064) (1070:1070:1070))
        (PORT d[7] (2298:2298:2298) (2376:2376:2376))
        (PORT d[8] (1695:1695:1695) (1662:1662:1662))
        (PORT d[9] (1102:1102:1102) (1111:1111:1111))
        (PORT d[10] (1079:1079:1079) (1071:1071:1071))
        (PORT d[11] (1078:1078:1078) (1069:1069:1069))
        (PORT d[12] (1134:1134:1134) (1141:1141:1141))
        (PORT clk (2224:2224:2224) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2246:2246:2246))
        (PORT d[0] (1307:1307:1307) (1271:1271:1271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1128:1128:1128) (1139:1139:1139))
        (PORT d[1] (2061:2061:2061) (2019:2019:2019))
        (PORT d[2] (1790:1790:1790) (1775:1775:1775))
        (PORT d[3] (2065:2065:2065) (2022:2022:2022))
        (PORT d[4] (1106:1106:1106) (1115:1115:1115))
        (PORT d[5] (1099:1099:1099) (1094:1094:1094))
        (PORT d[6] (1066:1066:1066) (1056:1056:1056))
        (PORT d[7] (1744:1744:1744) (1717:1717:1717))
        (PORT d[8] (1026:1026:1026) (1028:1028:1028))
        (PORT d[9] (1110:1110:1110) (1119:1119:1119))
        (PORT d[10] (1120:1120:1120) (1113:1113:1113))
        (PORT d[11] (1356:1356:1356) (1330:1330:1330))
        (PORT d[12] (2032:2032:2032) (1999:1999:1999))
        (PORT clk (2220:2220:2220) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2244:2244:2244))
        (PORT d[0] (1408:1408:1408) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1297:1297:1297))
        (PORT datab (1307:1307:1307) (1272:1272:1272))
        (PORT datac (594:594:594) (536:536:536))
        (PORT datad (930:930:930) (859:859:859))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1298:1298:1298))
        (PORT datab (764:764:764) (717:717:717))
        (PORT datac (1321:1321:1321) (1186:1186:1186))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1109:1109:1109) (1068:1068:1068))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2274:2274:2274))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1922:1922:1922) (1894:1894:1894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_b\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (668:668:668) (688:688:688))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2282:2282:2282))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1925:1925:1925) (1897:1897:1897))
        (PORT ena (1940:1940:1940) (1881:1881:1881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (2917:2917:2917))
        (PORT d[1] (4032:4032:4032) (3781:3781:3781))
        (PORT d[2] (3571:3571:3571) (3387:3387:3387))
        (PORT d[3] (3476:3476:3476) (3454:3454:3454))
        (PORT d[4] (2160:2160:2160) (2179:2179:2179))
        (PORT d[5] (3234:3234:3234) (3232:3232:3232))
        (PORT d[6] (3446:3446:3446) (3472:3472:3472))
        (PORT d[7] (2170:2170:2170) (2194:2194:2194))
        (PORT d[8] (2710:2710:2710) (2705:2705:2705))
        (PORT d[9] (3048:3048:3048) (2958:2958:2958))
        (PORT d[10] (2200:2200:2200) (2229:2229:2229))
        (PORT d[11] (3015:3015:3015) (3086:3086:3086))
        (PORT d[12] (3023:3023:3023) (2972:2972:2972))
        (PORT clk (2217:2217:2217) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2242:2242:2242))
        (PORT d[0] (1605:1605:1605) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2505:2505:2505))
        (PORT d[1] (3026:3026:3026) (2876:2876:2876))
        (PORT d[2] (2626:2626:2626) (2546:2546:2546))
        (PORT d[3] (2851:2851:2851) (2893:2893:2893))
        (PORT d[4] (2746:2746:2746) (2764:2764:2764))
        (PORT d[5] (2642:2642:2642) (2705:2705:2705))
        (PORT d[6] (2852:2852:2852) (2761:2761:2761))
        (PORT d[7] (1872:1872:1872) (1924:1924:1924))
        (PORT d[8] (2512:2512:2512) (2434:2434:2434))
        (PORT d[9] (2861:2861:2861) (2781:2781:2781))
        (PORT d[10] (2184:2184:2184) (2213:2213:2213))
        (PORT d[11] (3054:3054:3054) (3129:3129:3129))
        (PORT d[12] (2607:2607:2607) (2529:2529:2529))
        (PORT clk (2229:2229:2229) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2252:2252:2252))
        (PORT d[0] (1528:1528:1528) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2420:2420:2420))
        (PORT d[1] (3017:3017:3017) (2865:2865:2865))
        (PORT d[2] (2602:2602:2602) (2531:2531:2531))
        (PORT d[3] (3177:3177:3177) (3206:3206:3206))
        (PORT d[4] (2801:2801:2801) (2837:2837:2837))
        (PORT d[5] (2574:2574:2574) (2636:2636:2636))
        (PORT d[6] (2535:2535:2535) (2460:2460:2460))
        (PORT d[7] (2663:2663:2663) (2741:2741:2741))
        (PORT d[8] (2877:2877:2877) (2784:2784:2784))
        (PORT d[9] (2256:2256:2256) (2207:2207:2207))
        (PORT d[10] (1885:1885:1885) (1930:1930:1930))
        (PORT d[11] (3058:3058:3058) (3135:3135:3135))
        (PORT d[12] (2628:2628:2628) (2550:2550:2550))
        (PORT clk (2233:2233:2233) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2257:2257:2257))
        (PORT d[0] (1505:1505:1505) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1836:1836:1836) (1854:1854:1854))
        (PORT datab (2296:2296:2296) (2234:2234:2234))
        (PORT datac (947:947:947) (893:893:893))
        (PORT datad (990:990:990) (936:936:936))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1325:1325:1325))
        (PORT datab (2296:2296:2296) (2234:2234:2234))
        (PORT datac (1628:1628:1628) (1572:1572:1572))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (1909:1909:1909) (1827:1827:1827))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2285:2285:2285))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1904:1904:1904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_b\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1414:1414:1414) (1443:1443:1443))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2297:2297:2297))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1946:1946:1946) (1918:1918:1918))
        (PORT ena (1350:1350:1350) (1292:1292:1292))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2487:2487:2487))
        (PORT d[1] (3016:3016:3016) (2866:2866:2866))
        (PORT d[2] (2581:2581:2581) (2503:2503:2503))
        (PORT d[3] (3208:3208:3208) (3234:3234:3234))
        (PORT d[4] (3125:3125:3125) (3146:3146:3146))
        (PORT d[5] (2610:2610:2610) (2674:2674:2674))
        (PORT d[6] (2853:2853:2853) (2762:2762:2762))
        (PORT d[7] (2628:2628:2628) (2704:2704:2704))
        (PORT d[8] (2543:2543:2543) (2464:2464:2464))
        (PORT d[9] (2874:2874:2874) (2793:2793:2793))
        (PORT d[10] (2195:2195:2195) (2224:2224:2224))
        (PORT d[11] (3027:3027:3027) (3105:3105:3105))
        (PORT d[12] (2638:2638:2638) (2559:2559:2559))
        (PORT clk (2227:2227:2227) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2251:2251:2251))
        (PORT d[0] (1232:1232:1232) (1159:1159:1159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (2814:2814:2814))
        (PORT d[1] (2401:2401:2401) (2280:2280:2280))
        (PORT d[2] (3255:3255:3255) (3161:3161:3161))
        (PORT d[3] (2019:2019:2019) (2003:2003:2003))
        (PORT d[4] (1634:1634:1634) (1602:1602:1602))
        (PORT d[5] (2579:2579:2579) (2643:2643:2643))
        (PORT d[6] (2201:2201:2201) (2135:2135:2135))
        (PORT d[7] (1816:1816:1816) (1826:1826:1826))
        (PORT d[8] (1985:1985:1985) (1919:1919:1919))
        (PORT clk (2246:2246:2246) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2269:2269:2269))
        (PORT d[0] (870:870:870) (782:782:782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2215:2215:2215))
        (PORT d[1] (2723:2723:2723) (2601:2601:2601))
        (PORT d[2] (2282:2282:2282) (2227:2227:2227))
        (PORT d[3] (2894:2894:2894) (2941:2941:2941))
        (PORT d[4] (2791:2791:2791) (2829:2829:2829))
        (PORT d[5] (2562:2562:2562) (2627:2627:2627))
        (PORT d[6] (2833:2833:2833) (2743:2743:2743))
        (PORT d[7] (2315:2315:2315) (2409:2409:2409))
        (PORT d[8] (1965:1965:1965) (1932:1932:1932))
        (PORT d[9] (2591:2591:2591) (2527:2527:2527))
        (PORT d[10] (2130:2130:2130) (2154:2154:2154))
        (PORT d[11] (3010:3010:3010) (3093:3093:3093))
        (PORT d[12] (2337:2337:2337) (2271:2271:2271))
        (PORT clk (2232:2232:2232) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2255:2255:2255))
        (PORT d[0] (1519:1519:1519) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2346:2346:2346))
        (PORT d[1] (2715:2715:2715) (2579:2579:2579))
        (PORT d[2] (2587:2587:2587) (2508:2508:2508))
        (PORT d[3] (3164:3164:3164) (3193:3193:3193))
        (PORT d[4] (2798:2798:2798) (2838:2838:2838))
        (PORT d[5] (2602:2602:2602) (2665:2665:2665))
        (PORT d[6] (2851:2851:2851) (2764:2764:2764))
        (PORT d[7] (2611:2611:2611) (2687:2687:2687))
        (PORT d[8] (2797:2797:2797) (2705:2705:2705))
        (PORT d[9] (2580:2580:2580) (2517:2517:2517))
        (PORT d[10] (1925:1925:1925) (1969:1969:1969))
        (PORT d[11] (3009:3009:3009) (3088:3088:3088))
        (PORT d[12] (2561:2561:2561) (2482:2482:2482))
        (PORT clk (2230:2230:2230) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2254:2254:2254))
        (PORT d[0] (1455:1455:1455) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2135:2135:2135) (2137:2137:2137))
        (PORT datab (1899:1899:1899) (1864:1864:1864))
        (PORT datac (649:649:649) (611:611:611))
        (PORT datad (938:938:938) (874:874:874))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2134:2134:2134) (2135:2135:2135))
        (PORT datab (1003:1003:1003) (961:961:961))
        (PORT datac (1315:1315:1315) (1247:1247:1247))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (1881:1881:1881) (1810:1810:1810))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2291:2291:2291))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1931:1931:1931) (1902:1902:1902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_b\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (1677:1677:1677) (1652:1652:1652))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1914:1914:1914))
        (PORT ena (1101:1101:1101) (1065:1065:1065))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2494:2494:2494))
        (PORT d[1] (2410:2410:2410) (2296:2296:2296))
        (PORT d[2] (2600:2600:2600) (2532:2532:2532))
        (PORT d[3] (3224:3224:3224) (3255:3255:3255))
        (PORT d[4] (1859:1859:1859) (1782:1782:1782))
        (PORT d[5] (2583:2583:2583) (2648:2648:2648))
        (PORT d[6] (2547:2547:2547) (2477:2477:2477))
        (PORT d[7] (2685:2685:2685) (2764:2764:2764))
        (PORT d[8] (2280:2280:2280) (2226:2226:2226))
        (PORT d[9] (2236:2236:2236) (2184:2184:2184))
        (PORT d[10] (1865:1865:1865) (1896:1896:1896))
        (PORT d[11] (3061:3061:3061) (3138:3138:3138))
        (PORT d[12] (2650:2650:2650) (2575:2575:2575))
        (PORT clk (2235:2235:2235) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2259:2259:2259))
        (PORT d[0] (1532:1532:1532) (1437:1437:1437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2436:2436:2436))
        (PORT d[1] (3053:3053:3053) (2900:2900:2900))
        (PORT d[2] (2592:2592:2592) (2522:2522:2522))
        (PORT d[3] (3167:3167:3167) (3197:3197:3197))
        (PORT d[4] (2485:2485:2485) (2533:2533:2533))
        (PORT d[5] (2562:2562:2562) (2625:2625:2625))
        (PORT d[6] (2534:2534:2534) (2459:2459:2459))
        (PORT d[7] (2671:2671:2671) (2748:2748:2748))
        (PORT d[8] (2846:2846:2846) (2753:2753:2753))
        (PORT d[9] (2250:2250:2250) (2200:2200:2200))
        (PORT d[10] (1872:1872:1872) (1916:1916:1916))
        (PORT d[11] (2999:2999:2999) (3076:3076:3076))
        (PORT d[12] (2642:2642:2642) (2566:2566:2566))
        (PORT clk (2234:2234:2234) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2259:2259:2259))
        (PORT d[0] (1242:1242:1242) (1154:1154:1154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1836:1836:1836) (1853:1853:1853))
        (PORT datab (2296:2296:2296) (2234:2234:2234))
        (PORT datac (970:970:970) (914:914:914))
        (PORT datad (656:656:656) (617:617:617))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2597:2597:2597))
        (PORT d[1] (3433:3433:3433) (3208:3208:3208))
        (PORT d[2] (2985:2985:2985) (2829:2829:2829))
        (PORT d[3] (2864:2864:2864) (2880:2880:2880))
        (PORT d[4] (2120:2120:2120) (2140:2140:2140))
        (PORT d[5] (2835:2835:2835) (2847:2847:2847))
        (PORT d[6] (3095:3095:3095) (3136:3136:3136))
        (PORT d[7] (2174:2174:2174) (2200:2200:2200))
        (PORT d[8] (2713:2713:2713) (2710:2710:2710))
        (PORT d[9] (3054:3054:3054) (2965:2965:2965))
        (PORT d[10] (2251:2251:2251) (2278:2278:2278))
        (PORT d[11] (3002:3002:3002) (3074:3074:3074))
        (PORT d[12] (2992:2992:2992) (2925:2925:2925))
        (PORT clk (2215:2215:2215) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2238:2238:2238))
        (PORT d[0] (1637:1637:1637) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2197:2197:2197) (2139:2139:2139))
        (PORT datab (1054:1054:1054) (992:992:992))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1400:1400:1400) (1364:1364:1364))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (1905:1905:1905) (1823:1823:1823))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2285:2285:2285))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1904:1904:1904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_b\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (1585:1585:1585) (1523:1523:1523))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2297:2297:2297))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1946:1946:1946) (1918:1918:1918))
        (PORT ena (1350:1350:1350) (1292:1292:1292))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (2950:2950:2950))
        (PORT d[1] (4022:4022:4022) (3771:3771:3771))
        (PORT d[2] (3838:3838:3838) (3623:3623:3623))
        (PORT d[3] (3182:3182:3182) (3188:3188:3188))
        (PORT d[4] (2114:2114:2114) (2140:2140:2140))
        (PORT d[5] (3242:3242:3242) (3241:3241:3241))
        (PORT d[6] (3549:3549:3549) (3345:3345:3345))
        (PORT d[7] (2494:2494:2494) (2510:2510:2510))
        (PORT d[8] (3043:3043:3043) (3028:3028:3028))
        (PORT d[9] (3019:3019:3019) (2917:2917:2917))
        (PORT d[10] (2233:2233:2233) (2267:2267:2267))
        (PORT d[11] (3328:3328:3328) (3393:3393:3393))
        (PORT d[12] (3032:3032:3032) (2982:2982:2982))
        (PORT clk (2218:2218:2218) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (PORT d[0] (1628:1628:1628) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2979:2979:2979) (2926:2926:2926))
        (PORT d[1] (4063:4063:4063) (3814:3814:3814))
        (PORT d[2] (3563:3563:3563) (3377:3377:3377))
        (PORT d[3] (3199:3199:3199) (3205:3205:3205))
        (PORT d[4] (2103:2103:2103) (2123:2123:2123))
        (PORT d[5] (3184:3184:3184) (3185:3185:3185))
        (PORT d[6] (3460:3460:3460) (3484:3484:3484))
        (PORT d[7] (2451:2451:2451) (2466:2466:2466))
        (PORT d[8] (3067:3067:3067) (3051:3051:3051))
        (PORT d[9] (3068:3068:3068) (2976:2976:2976))
        (PORT d[10] (1942:1942:1942) (1984:1984:1984))
        (PORT d[11] (3365:3365:3365) (3427:3427:3427))
        (PORT d[12] (3031:3031:3031) (2981:2981:2981))
        (PORT clk (2218:2218:2218) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (PORT d[0] (1944:1944:1944) (1881:1881:1881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3339:3339:3339) (3284:3284:3284))
        (PORT d[1] (4387:4387:4387) (4120:4120:4120))
        (PORT d[2] (3890:3890:3890) (3692:3692:3692))
        (PORT d[3] (3801:3801:3801) (3776:3776:3776))
        (PORT d[4] (1785:1785:1785) (1794:1794:1794))
        (PORT d[5] (2635:2635:2635) (2701:2701:2701))
        (PORT d[6] (3207:3207:3207) (3020:3020:3020))
        (PORT d[7] (2513:2513:2513) (2532:2532:2532))
        (PORT d[8] (2982:2982:2982) (2973:2973:2973))
        (PORT d[9] (3126:3126:3126) (3042:3042:3042))
        (PORT d[10] (2292:2292:2292) (2329:2329:2329))
        (PORT d[11] (3353:3353:3353) (3413:3413:3413))
        (PORT d[12] (3363:3363:3363) (3300:3300:3300))
        (PORT clk (2229:2229:2229) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2252:2252:2252))
        (PORT d[0] (1844:1844:1844) (1764:1764:1764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2358:2358:2358) (2329:2329:2329))
        (PORT datab (1857:1857:1857) (1871:1871:1871))
        (PORT datac (745:745:745) (711:711:711))
        (PORT datad (384:384:384) (364:364:364))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2027:2027:2027) (2022:2022:2022))
        (PORT datab (800:800:800) (761:761:761))
        (PORT datac (1350:1350:1350) (1215:1215:1215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (1909:1909:1909) (1848:1848:1848))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2284:2284:2284))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1905:1905:1905))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_b\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (2361:2361:2361) (2244:2244:2244))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2282:2282:2282))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1925:1925:1925) (1897:1897:1897))
        (PORT ena (1940:1940:1940) (1881:1881:1881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3987:3987:3987) (3906:3906:3906))
        (PORT d[1] (4462:4462:4462) (4182:4182:4182))
        (PORT d[2] (4493:4493:4493) (4267:4267:4267))
        (PORT d[3] (3702:3702:3702) (3796:3796:3796))
        (PORT d[4] (1961:1961:1961) (1941:1941:1941))
        (PORT d[5] (2898:2898:2898) (2945:2945:2945))
        (PORT d[6] (3230:3230:3230) (3043:3043:3043))
        (PORT d[7] (2527:2527:2527) (2532:2532:2532))
        (PORT d[8] (3567:3567:3567) (3518:3518:3518))
        (PORT d[9] (3386:3386:3386) (3312:3312:3312))
        (PORT d[10] (2897:2897:2897) (2921:2921:2921))
        (PORT d[11] (3223:3223:3223) (3255:3255:3255))
        (PORT d[12] (3332:3332:3332) (3292:3292:3292))
        (PORT clk (2212:2212:2212) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2235:2235:2235))
        (PORT d[0] (1509:1509:1509) (1425:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (2936:2936:2936))
        (PORT d[1] (3180:3180:3180) (3030:3030:3030))
        (PORT d[2] (2731:2731:2731) (2606:2606:2606))
        (PORT d[3] (3579:3579:3579) (3629:3629:3629))
        (PORT d[4] (2257:2257:2257) (2184:2184:2184))
        (PORT d[5] (2603:2603:2603) (2672:2672:2672))
        (PORT d[6] (2194:2194:2194) (2132:2132:2132))
        (PORT d[7] (2535:2535:2535) (2567:2567:2567))
        (PORT d[8] (2297:2297:2297) (2218:2218:2218))
        (PORT d[9] (2784:2784:2784) (2661:2661:2661))
        (PORT d[10] (2272:2272:2272) (2323:2323:2323))
        (PORT d[11] (2878:2878:2878) (2900:2900:2900))
        (PORT d[12] (1598:1598:1598) (1552:1552:1552))
        (PORT clk (2229:2229:2229) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2252:2252:2252))
        (PORT d[0] (916:916:916) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1916:1916:1916) (1853:1853:1853))
        (PORT d[1] (2566:2566:2566) (2464:2464:2464))
        (PORT d[2] (1955:1955:1955) (1881:1881:1881))
        (PORT d[3] (3243:3243:3243) (3316:3316:3316))
        (PORT d[4] (1917:1917:1917) (1859:1859:1859))
        (PORT d[5] (2933:2933:2933) (2991:2991:2991))
        (PORT d[6] (2498:2498:2498) (2419:2419:2419))
        (PORT d[7] (2202:2202:2202) (2243:2243:2243))
        (PORT d[8] (1996:1996:1996) (1926:1926:1926))
        (PORT d[9] (2452:2452:2452) (2338:2338:2338))
        (PORT d[10] (2241:2241:2241) (2296:2296:2296))
        (PORT d[11] (2851:2851:2851) (2871:2871:2871))
        (PORT d[12] (1914:1914:1914) (1857:1857:1857))
        (PORT clk (2209:2209:2209) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (PORT d[0] (1217:1217:1217) (1140:1140:1140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2168:2168:2168) (2175:2175:2175))
        (PORT datab (1641:1641:1641) (1579:1579:1579))
        (PORT datac (956:956:956) (901:901:901))
        (PORT datad (1286:1286:1286) (1212:1212:1212))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1540:1540:1540) (1481:1481:1481))
        (PORT datab (1302:1302:1302) (1231:1231:1231))
        (PORT datac (1542:1542:1542) (1471:1471:1471))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1495:1495:1495))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2281:2281:2281))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1930:1930:1930) (1902:1902:1902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_b\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datad (972:972:972) (962:962:962))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1914:1914:1914))
        (PORT ena (1101:1101:1101) (1065:1065:1065))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4001:4001:4001) (3921:3921:3921))
        (PORT d[1] (3842:3842:3842) (3612:3612:3612))
        (PORT d[2] (4833:4833:4833) (4618:4618:4618))
        (PORT d[3] (3667:3667:3667) (3757:3757:3757))
        (PORT d[4] (2304:2304:2304) (2262:2262:2262))
        (PORT d[5] (3188:3188:3188) (3222:3222:3222))
        (PORT d[6] (3522:3522:3522) (3312:3312:3312))
        (PORT d[7] (2487:2487:2487) (2492:2492:2492))
        (PORT d[8] (3586:3586:3586) (3535:3535:3535))
        (PORT d[9] (3398:3398:3398) (3323:3323:3323))
        (PORT d[10] (2883:2883:2883) (2907:2907:2907))
        (PORT d[11] (2991:2991:2991) (3033:3033:3033))
        (PORT d[12] (3399:3399:3399) (3345:3345:3345))
        (PORT clk (2208:2208:2208) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2230:2230:2230))
        (PORT d[0] (2259:2259:2259) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3731:3731:3731) (3670:3670:3670))
        (PORT d[1] (4733:4733:4733) (4456:4456:4456))
        (PORT d[2] (4212:4212:4212) (4001:4001:4001))
        (PORT d[3] (3698:3698:3698) (3793:3793:3793))
        (PORT d[4] (1749:1749:1749) (1751:1751:1751))
        (PORT d[5] (2928:2928:2928) (2981:2981:2981))
        (PORT d[6] (3208:3208:3208) (3017:3017:3017))
        (PORT d[7] (1885:1885:1885) (1908:1908:1908))
        (PORT d[8] (2691:2691:2691) (2696:2696:2696))
        (PORT d[9] (3426:3426:3426) (3338:3338:3338))
        (PORT d[10] (2654:2654:2654) (2681:2681:2681))
        (PORT d[11] (3310:3310:3310) (3336:3336:3336))
        (PORT d[12] (3653:3653:3653) (3596:3596:3596))
        (PORT clk (2222:2222:2222) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2245:2245:2245))
        (PORT d[0] (2171:2171:2171) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3733:3733:3733) (3661:3661:3661))
        (PORT d[1] (4682:4682:4682) (4407:4407:4407))
        (PORT d[2] (4211:4211:4211) (4001:4001:4001))
        (PORT d[3] (3806:3806:3806) (3792:3792:3792))
        (PORT d[4] (1762:1762:1762) (1770:1770:1770))
        (PORT d[5] (2928:2928:2928) (2980:2980:2980))
        (PORT d[6] (2697:2697:2697) (2554:2554:2554))
        (PORT d[7] (1881:1881:1881) (1902:1902:1902))
        (PORT d[8] (2978:2978:2978) (2946:2946:2946))
        (PORT d[9] (3444:3444:3444) (3354:3354:3354))
        (PORT d[10] (2229:2229:2229) (2288:2288:2288))
        (PORT d[11] (3376:3376:3376) (3439:3439:3439))
        (PORT d[12] (3653:3653:3653) (3597:3597:3597))
        (PORT clk (2224:2224:2224) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2246:2246:2246))
        (PORT d[0] (1578:1578:1578) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2107:2107:2107) (2118:2118:2118))
        (PORT datab (2676:2676:2676) (2629:2629:2629))
        (PORT datac (709:709:709) (667:667:667))
        (PORT datad (957:957:957) (897:897:897))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2107:2107:2107) (2119:2119:2119))
        (PORT datab (988:988:988) (932:932:932))
        (PORT datac (1555:1555:1555) (1495:1495:1495))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (1731:1731:1731) (1706:1706:1706))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2263:2263:2263))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1913:1913:1913) (1884:1884:1884))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_b\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (1295:1295:1295) (1298:1298:1298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_b\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2297:2297:2297))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1946:1946:1946) (1918:1918:1918))
        (PORT ena (1350:1350:1350) (1292:1292:1292))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3731:3731:3731) (3671:3671:3671))
        (PORT d[1] (4444:4444:4444) (4166:4166:4166))
        (PORT d[2] (4501:4501:4501) (4273:4273:4273))
        (PORT d[3] (3697:3697:3697) (3793:3793:3793))
        (PORT d[4] (1932:1932:1932) (1909:1909:1909))
        (PORT d[5] (2635:2635:2635) (2695:2695:2695))
        (PORT d[6] (3190:3190:3190) (3002:3002:3002))
        (PORT d[7] (2542:2542:2542) (2548:2548:2548))
        (PORT d[8] (3575:3575:3575) (3526:3526:3526))
        (PORT d[9] (3484:3484:3484) (3394:3394:3394))
        (PORT d[10] (2905:2905:2905) (2930:2930:2930))
        (PORT d[11] (3264:3264:3264) (3291:3291:3291))
        (PORT d[12] (3311:3311:3311) (3265:3265:3265))
        (PORT clk (2218:2218:2218) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2241:2241:2241))
        (PORT d[0] (1572:1572:1572) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3310:3310:3310) (3257:3257:3257))
        (PORT d[1] (3502:3502:3502) (3352:3352:3352))
        (PORT d[2] (2801:2801:2801) (2676:2676:2676))
        (PORT d[3] (2458:2458:2458) (2333:2333:2333))
        (PORT d[4] (1560:1560:1560) (1510:1510:1510))
        (PORT d[5] (2627:2627:2627) (2694:2694:2694))
        (PORT d[6] (2226:2226:2226) (2153:2153:2153))
        (PORT d[7] (2525:2525:2525) (2556:2556:2556))
        (PORT d[8] (2001:2001:2001) (1937:1937:1937))
        (PORT d[9] (3088:3088:3088) (2956:2956:2956))
        (PORT d[10] (2282:2282:2282) (2319:2319:2319))
        (PORT d[11] (2977:2977:2977) (3030:3030:3030))
        (PORT d[12] (2098:2098:2098) (2008:2008:2008))
        (PORT clk (2235:2235:2235) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2259:2259:2259))
        (PORT d[0] (793:793:793) (701:701:701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2237:2237:2237) (2154:2154:2154))
        (PORT d[1] (3187:3187:3187) (3049:3049:3049))
        (PORT d[2] (2501:2501:2501) (2383:2383:2383))
        (PORT d[3] (3860:3860:3860) (3891:3891:3891))
        (PORT d[4] (1958:1958:1958) (1896:1896:1896))
        (PORT d[5] (2957:2957:2957) (3013:3013:3013))
        (PORT d[6] (2528:2528:2528) (2443:2443:2443))
        (PORT d[7] (2494:2494:2494) (2529:2529:2529))
        (PORT d[8] (2287:2287:2287) (2208:2208:2208))
        (PORT d[9] (2776:2776:2776) (2652:2652:2652))
        (PORT d[10] (2218:2218:2218) (2270:2270:2270))
        (PORT d[11] (2860:2860:2860) (2881:2881:2881))
        (PORT d[12] (1862:1862:1862) (1804:1804:1804))
        (PORT clk (2220:2220:2220) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2243:2243:2243))
        (PORT d[0] (1197:1197:1197) (1105:1105:1105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2181:2181:2181) (2182:2182:2182))
        (PORT datab (1321:1321:1321) (1266:1266:1266))
        (PORT datac (682:682:682) (640:640:640))
        (PORT datad (1001:1001:1001) (945:945:945))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1199:1199:1199))
        (PORT datab (1124:1124:1124) (998:998:998))
        (PORT datac (1319:1319:1319) (1252:1252:1252))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_generate\|data_display\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (1531:1531:1531) (1443:1443:1443))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_generate\|data_display\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2285:2285:2285))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1905:1905:1905))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_contro\|vga_b\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datad (922:922:922) (898:898:898))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_contro\|vga_b\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1914:1914:1914))
        (PORT ena (1101:1101:1101) (1065:1065:1065))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
)
