Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/CSD Labs/Final Lab/FinalProject/tb_lcd_driver_isim_beh.exe -prj E:/CSD Labs/Final Lab/FinalProject/tb_lcd_driver_beh.prj work.tb_lcd_driver work.glbl 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/CSD Labs/Final Lab/FinalProject/LCD_program.v" into library work
Analyzing Verilog file "E:/CSD Labs/Final Lab/FinalProject/kcpsm6.v" into library work
Analyzing Verilog file "E:/CSD Labs/Final Lab/FinalProject/picoblaze.v" into library work
Analyzing Verilog file "E:/CSD Labs/Final Lab/FinalProject/LCD_testing.v" into library work
Analyzing Verilog file "E:/CSD Labs/Final Lab/FinalProject/tb_lcd_driver.v" into library work
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module lcd_driver
Compiling module tb_lcd_driver
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable E:/CSD Labs/Final Lab/FinalProject/tb_lcd_driver_isim_beh.exe
Fuse Memory Usage: 28580 KB
Fuse CPU Usage: 327 ms
