

================================================================
== Vitis HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config12_s'
================================================================
* Date:           Wed Aug 14 11:30:50 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.344 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 8 [1/1] (1.40ns)   --->   "%layer11_out_read = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %layer11_out" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 8 'read' 'layer11_out_read' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln199 = trunc i48 %layer11_out_read" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 9 'trunc' 'trunc_ln199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln199_1 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %layer11_out_read, i32 16, i32 31" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 10 'partselect' 'trunc_ln199_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln199_2 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %layer11_out_read, i32 32, i32 47" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 11 'partselect' 'trunc_ln199_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.34>
ST_2 : Operation 12 [1/1] (0.78ns)   --->   "%icmp_ln65 = icmp_slt  i16 %trunc_ln199, i16 %trunc_ln199_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 12 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln65 = xor i1 %icmp_ln65, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 13 'xor' 'xor_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln65, i16 %trunc_ln199, i16 %trunc_ln199_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 14 'select' 'select_ln65' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.78ns)   --->   "%icmp_ln65_1 = icmp_slt  i16 %select_ln65, i16 %trunc_ln199_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 15 'icmp' 'icmp_ln65_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node x_max)   --->   "%xor_ln65_1 = xor i1 %icmp_ln65_1, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 16 'xor' 'xor_ln65_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.24ns) (out node of the LUT)   --->   "%x_max = select i1 %xor_ln65_1, i16 %select_ln65, i16 %trunc_ln199_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 17 'select' 'x_max' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i16 %trunc_ln199" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 18 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i16 %x_max" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 19 'sext' 'sext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.78ns)   --->   "%sub_ln215 = sub i17 %sext_ln215, i17 %sext_ln215_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 20 'sub' 'sub_ln215' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215, i32 16" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 21 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215, i32 15" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 22 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%xor_ln215 = xor i1 %tmp_4, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 23 'xor' 'xor_ln215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%and_ln215 = and i1 %tmp_5, i1 %xor_ln215" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 24 'and' 'and_ln215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%xor_ln215_1 = xor i1 %tmp_4, i1 %tmp_5" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 25 'xor' 'xor_ln215_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i16 %trunc_ln199_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 26 'sext' 'sext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.78ns)   --->   "%sub_ln215_1 = sub i17 %sext_ln215_2, i17 %sext_ln215_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 27 'sub' 'sub_ln215_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215_1, i32 16" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 28 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215_1, i32 15" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 29 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%xor_ln215_2 = xor i1 %tmp_6, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 30 'xor' 'xor_ln215_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%and_ln215_1 = and i1 %tmp_7, i1 %xor_ln215_2" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 31 'and' 'and_ln215_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%xor_ln215_3 = xor i1 %tmp_6, i1 %tmp_7" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 32 'xor' 'xor_ln215_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i16 %trunc_ln199_2" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 33 'sext' 'sext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.78ns)   --->   "%sub_ln215_2 = sub i17 %sext_ln215_3, i17 %sext_ln215_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 34 'sub' 'sub_ln215_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215_2, i32 16" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 35 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215_2, i32 15" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 36 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%xor_ln215_4 = xor i1 %tmp_8, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 37 'xor' 'xor_ln215_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%and_ln215_2 = and i1 %tmp_9, i1 %xor_ln215_4" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 38 'and' 'and_ln215_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%xor_ln215_5 = xor i1 %tmp_8, i1 %tmp_9" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 39 'xor' 'xor_ln215_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%select_ln215 = select i1 %and_ln215, i10 511, i10 512" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 40 'select' 'select_ln215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln215, i32 6, i32 15" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 41 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln215_1 = select i1 %xor_ln215_1, i10 %select_ln215, i10 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 42 'select' 'select_ln215_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i10 %select_ln215_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 43 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 44 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (1.20ns)   --->   "%exp_table_load = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 45 'load' 'exp_table_load' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%select_ln215_2 = select i1 %and_ln215_1, i10 511, i10 512" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 46 'select' 'select_ln215_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln215_1, i32 6, i32 15" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 47 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln215_3 = select i1 %xor_ln215_3, i10 %select_ln215_2, i10 %tmp_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 48 'select' 'select_ln215_3' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i10 %select_ln215_3" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 49 'zext' 'zext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 50 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (1.20ns)   --->   "%exp_table_load_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 51 'load' 'exp_table_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%select_ln215_4 = select i1 %and_ln215_2, i10 511, i10 512" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 52 'select' 'select_ln215_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln215_2, i32 6, i32 15" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 53 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln215_5 = select i1 %xor_ln215_5, i10 %select_ln215_4, i10 %tmp_2" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 54 'select' 'select_ln215_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i10 %select_ln215_5" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 55 'zext' 'zext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 56 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (1.20ns)   --->   "%exp_table_load_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 57 'load' 'exp_table_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 4.28>
ST_3 : Operation 58 [1/2] (1.20ns)   --->   "%exp_table_load = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 58 'load' 'exp_table_load' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%exp_table_load_cast1 = zext i17 %exp_table_load" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 59 'zext' 'exp_table_load_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/2] (1.20ns)   --->   "%exp_table_load_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 60 'load' 'exp_table_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%exp_table_load_1_cast2 = zext i17 %exp_table_load_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 61 'zext' 'exp_table_load_1_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (1.20ns)   --->   "%exp_table_load_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 62 'load' 'exp_table_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%exp_table_load_2_cast3 = zext i17 %exp_table_load_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 63 'zext' 'exp_table_load_2_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.79ns)   --->   "%add_ln50 = add i18 %exp_table_load_1_cast2, i18 %exp_table_load_cast1" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 64 'add' 'add_ln50' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.79ns)   --->   "%add_ln50_2 = add i17 %exp_table_load_1, i17 %exp_table_load" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 65 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50, i32 17" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 66 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%select_ln50 = select i1 %tmp_10, i17 131071, i17 %add_ln50_2" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 67 'select' 'select_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%zext_ln50 = zext i17 %select_ln50" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 68 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln50_1 = add i18 %zext_ln50, i18 %exp_table_load_2_cast3" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 69 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50_1, i32 17" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 70 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %add_ln50_1, i32 8, i32 17" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 71 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.30ns)   --->   "%select_ln50_1 = select i1 %tmp_11, i10 511, i10 %tmp_3" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 72 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i10 %select_ln50_1" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 73 'zext' 'zext_ln235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln235" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 74 'getelementptr' 'invert_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (1.20ns)   --->   "%inv_exp_sum = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 75 'load' 'inv_exp_sum' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 3.23>
ST_4 : Operation 76 [1/2] (1.20ns)   --->   "%inv_exp_sum = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 76 'load' 'inv_exp_sum' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln244 = sext i18 %inv_exp_sum" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 77 'sext' 'sext_ln244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i17 %exp_table_load" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 78 'zext' 'zext_ln244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (2.03ns)   --->   "%mul_ln244 = mul i26 %sext_ln244, i26 %zext_ln244" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 79 'mul' 'mul_ln244' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln244, i32 10, i32 25" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 80 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.03>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln244_1 = zext i17 %exp_table_load_1" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 81 'zext' 'zext_ln244_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (2.03ns)   --->   "%mul_ln244_1 = mul i26 %sext_ln244, i26 %zext_ln244_1" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 82 'mul' 'mul_ln244_1' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln244_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln244_1, i32 10, i32 25" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 83 'partselect' 'trunc_ln244_1' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.03>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln244_2 = zext i17 %exp_table_load_2" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 84 'zext' 'zext_ln244_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (2.03ns)   --->   "%mul_ln244_2 = mul i26 %sext_ln244, i26 %zext_ln244_2" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 85 'mul' 'mul_ln244_2' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln244_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln244_2, i32 10, i32 25" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 86 'partselect' 'trunc_ln244_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %trunc_ln244_2, i16 %trunc_ln244_1, i16 %trunc_ln2" [firmware/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 87 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln246 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %layer12_out, i48 %p_0" [firmware/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 88 'write' 'write_ln246' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer12_out, void @empty_2, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer11_out, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 91 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_9, void @empty, void @empty, void @empty" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 92 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%rend5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin4" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 93 'specregionend' 'rend5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 94 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_9, void @empty, void @empty, void @empty" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 95 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%rend3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin2" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 96 'specregionend' 'rend3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 97 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_9, void @empty, void @empty, void @empty" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 98 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 99 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln248 = ret" [firmware/nnet_utils/nnet_activation_stream.h:248]   --->   Operation 100 'ret' 'ret_ln248' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 1.409ns
The critical path consists of the following:
	fifo read operation ('layer11_out_read', firmware/nnet_utils/nnet_activation_stream.h:199) on port 'layer11_out' (firmware/nnet_utils/nnet_activation_stream.h:199) [7]  (1.409 ns)

 <State 2>: 4.344ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln65', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209) [11]  (0.785 ns)
	'xor' operation ('xor_ln65', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209) [12]  (0.000 ns)
	'select' operation ('select_ln65', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209) [13]  (0.243 ns)
	'icmp' operation ('icmp_ln65_1', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209) [14]  (0.785 ns)
	'xor' operation ('xor_ln65_1', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209) [15]  (0.000 ns)
	'select' operation ('x_max', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209) [16]  (0.243 ns)
	'sub' operation ('sub_ln215', firmware/nnet_utils/nnet_activation_stream.h:215) [19]  (0.785 ns)
	'and' operation ('and_ln215', firmware/nnet_utils/nnet_activation_stream.h:215) [23]  (0.000 ns)
	'select' operation ('select_ln215', firmware/nnet_utils/nnet_activation_stream.h:215) [39]  (0.000 ns)
	'select' operation ('select_ln215_1', firmware/nnet_utils/nnet_activation_stream.h:215) [41]  (0.303 ns)
	'getelementptr' operation ('exp_table_addr', firmware/nnet_utils/nnet_activation_stream.h:225) [43]  (0.000 ns)
	'load' operation ('exp_table_load', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table' [44]  (1.200 ns)

 <State 3>: 4.285ns
The critical path consists of the following:
	'load' operation ('exp_table_load', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table' [44]  (1.200 ns)
	'add' operation ('add_ln50_2', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [61]  (0.791 ns)
	'select' operation ('select_ln50', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [63]  (0.000 ns)
	'add' operation ('add_ln50_1', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [65]  (0.791 ns)
	'select' operation ('select_ln50_1', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [68]  (0.303 ns)
	'getelementptr' operation ('invert_table_addr', firmware/nnet_utils/nnet_activation_stream.h:235) [70]  (0.000 ns)
	'load' operation ('inv_exp_sum', firmware/nnet_utils/nnet_activation_stream.h:235) on array 'invert_table' [71]  (1.200 ns)

 <State 4>: 3.233ns
The critical path consists of the following:
	'load' operation ('inv_exp_sum', firmware/nnet_utils/nnet_activation_stream.h:235) on array 'invert_table' [71]  (1.200 ns)
	'mul' operation ('mul_ln244', firmware/nnet_utils/nnet_activation_stream.h:244) [75]  (2.033 ns)

 <State 5>: 2.033ns
The critical path consists of the following:
	'mul' operation ('mul_ln244_1', firmware/nnet_utils/nnet_activation_stream.h:244) [81]  (2.033 ns)

 <State 6>: 2.033ns
The critical path consists of the following:
	'mul' operation ('mul_ln244_2', firmware/nnet_utils/nnet_activation_stream.h:244) [87]  (2.033 ns)

 <State 7>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
