Running maxjc ...
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/ecj.jar
MAXAPPJCP=.:../../../src:../../../test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar \
	MAXAPPPKG=depthwise_separable_conv MAXSOURCEDIRS=../../src:../../../src \
	maxJavaRun -v -m 8192 DepthwiseSeparableConvLayerManager \
	DFEModel=MAIA maxFileName=DepthwiseSeparableConvLayer target='DFE' enableMPCX=false \
	bitWidth=16 WBW=16 COEFF_ON_CHIP=true PF=1 PK=1 PC=1 H=14 W=14 C=512 F=512 K=3 SEQ=0 USE_DRAM=true FREQ=100 VERSION=1 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/depthwise_separable_conv/data/data-mobilenet-v1-big.txt
]0; maxJavaRun: DepthwiseSeparableConvLayerManager DFEModel=MAIA maxFileName=DepthwiseSeparableConvLayer target=DFE enableMPCX=false bitWidth=16 WBW=16 COEFF_ON_CHIP=true PF=1 PK=1 PC=1 H=14 W=14 C=512 F=512 K=3 SEQ=0 USE_DRAM=true FREQ=100 VERSION=1 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/depthwise_separable_conv/data/data-mobilenet-v1-big.txt maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
MaxCompiler JAR     : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:../../../src:../../../test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
MAXSOURCEDIRS       : ../../src:../../../src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : depthwise_separable_conv
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 
JACOCO_AGENT        : 
JACOCO_AGENT_OPTIONS: 

----------------------------------------------------------
Java class to run   : depthwise_separable_conv.DepthwiseSeparableConvLayerManager
Class arguments     : DFEModel=MAIA maxFileName=DepthwiseSeparableConvLayer target=DFE enableMPCX=false bitWidth=16 WBW=16 COEFF_ON_CHIP=true PF=1 PK=1 PC=1 H=14 W=14 C=512 F=512 K=3 SEQ=0 USE_DRAM=true FREQ=100 VERSION=1 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/depthwise_separable_conv/data/data-mobilenet-v1-big.txt
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar:
                      .:
                      ../../../src:
                      ../../../test:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
JVM memory limit    : 8192 MB
----------------------------------------------------------

Thu 19:35: MaxCompiler version: 2021.1
Thu 19:35: Build "DepthwiseSeparableConvLayer" start time: Thu Dec 16 19:35:36 GMT 2021
Thu 19:35: Main build process running as user rz3515 on host cccad5.doc.ic.ac.uk
Thu 19:35: Build location: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1
Thu 19:35: Detailed build log available in "_build.log"
Thu 19:35: 
Thu 19:35: ENGINE BUILD PARAMETERS
Thu 19:35: 	              Build name: DepthwiseSeparableConvLayer_MAIA_DFE_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1                
Thu 19:35: 	             maxFileName: DepthwiseSeparableConvLayer                                                                                    
Thu 19:35: 	                  target: DFE                                                                                                            
Thu 19:35: 	                DFEModel: MAIA                                                                                                           
Thu 19:35: 	              enableMPCX: false                                                                                                          
Thu 19:35: 	                bitWidth: 16                                                                                                             
Thu 19:35: 	                     WBW: 16                                                                                                             
Thu 19:35: 	                   DTYPE: fixed                                                                                                          
Thu 19:35: 	           NUM_FRAC_BITS: 8                                                                                                              
Thu 19:35: 	                      PF: 1                                                                                                              
Thu 19:35: 	                      PC: 1                                                                                                              
Thu 19:35: 	                      PK: 1                                                                                                              
Thu 19:35: 	                       H: 14                                                                                                             
Thu 19:35: 	                       W: 14                                                                                                             
Thu 19:35: 	                       C: 512                                                                                                            
Thu 19:35: 	                       F: 512                                                                                                            
Thu 19:35: 	                       K: 3                                                                                                              
Thu 19:35: 	                     PAD: 0                                                                                                              
Thu 19:35: 	                       S: 1                                                                                                              
Thu 19:35: 	                     SEQ: 0                                                                                                              
Thu 19:35: 	                    FREQ: 100                                                                                                            
Thu 19:35: 	                USE_DRAM: true                                                                                                           
Thu 19:35: 	                 USE_BNN: false                                                                                                          
Thu 19:35: 	            USE_WINOGRAD: false                                                                                                          
Thu 19:35: 	WINOGRAD_WEIGHTS_OFFLINE: false                                                                                                          
Thu 19:35: 	   NUM_COEFF_FIFO_SPLITS: 1                                                                                                              
Thu 19:35: 	                   DEBUG: false                                                                                                          
Thu 19:35: 	           COEFF_ON_CHIP: true                                                                                                           
Thu 19:35: 	              INIT_COEFF: false                                                                                                          
Thu 19:35: 	              COEFF_FILE: /mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/depthwise_separable_conv/data/data-mobilenet-v1-big.txt
Thu 19:35: 	                 VERSION: 1                                                                                                              
Thu 19:37: Generating kernel conv ...
Thu 19:37: Instantiating kernel "conv"
Thu 19:37: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 19:37: coeffOnChip = true
Thu 19:37: Input height = 16, output height = 16, pad = 0
Thu 19:37: Counter H = 16 W = 16
Thu 19:37: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 8, TWOSCOMPLEMENT)}
Thu 19:37: Building line buffer for "conv" ...
Thu 19:37: Line buffer shape 3 x 16, produces 1 number of 3 x 3 tiles per cycle
Thu 19:37: Line buffer input vector size: 1, output vector size: 9.
Thu 19:37: Number of separated line buffers: 1
Thu 19:37: Initialising line buffer kernel with 3 x 16 x 1
Thu 19:37: Size of line buffer output: 3
Thu 19:37: Number of line buffer output chunks: 3
Thu 19:37: Connecting outputs from chunk (#000) ...
Thu 19:37: Connecting outputs from chunk (#001) ...
Thu 19:37: Connecting outputs from chunk (#002) ...
vecLen = 9 rawVec.getSize() = 9 cp.PC = 1
vecLen = 9 rawVec.getSize() = 9 cp.PC = 1
Thu 19:37: Building the CORE arithmetic unit for "conv_dw" ...
Thu 19:37: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 19:37: CORE ifmap vector size: 9
Thu 19:37: CORE coefficient vector size: 9
Thu 19:37: CORE ofmap vector size: 1
Thu 19:37: Ifmap buffer configuration 256 x 1
Thu 19:37: loop = false
Thu 19:37: Building the CORE arithmetic unit for "conv_pw" ...
Thu 19:37: WT = dfeFix(8, 8, TWOSCOMPLEMENT)
Thu 19:37: CORE ifmap vector size: 1
Thu 19:37: CORE coefficient vector size: 1
Thu 19:37: CORE ofmap vector size: 1
Thu 19:37: [ConvLayerOfmapBuffer] depth = 131072 addr_bits =    17
Thu 19:37: Depthwise coeff ROM depth = 512
Thu 19:37: Pointwise coeff ROM depth = 262144
Thu 19:37: Compiling kernel "conv"
Thu 19:37: 
Thu 19:37: Generating padding kernels for DRAM access
Thu 19:37: Instantiating kernel "ifmap_unpad"
Thu 19:37: Compiling kernel "ifmap_unpad"
Thu 19:37: 
Thu 19:37: Instantiating kernel "ofmap_pad"
Thu 19:37: Compiling kernel "ofmap_pad"
Thu 19:37: 
Thu 19:37: Setting up stream connections for conv
Thu 19:37: DRAM will be used to build the design
Thu 19:37: Setup streams for kernel "conv"
Thu 19:37: # cycles:       67108864
Thu 19:37: # ifmap stream: 131072
Thu 19:37: # coeff stream: 2363904
Thu 19:37: # ofmap stream: 100352
Thu 19:37: coeff vec size: 9
Thu 19:37: coeff stream bit width: 144
Thu 19:37: coeff stream chunk size: 9
Thu 19:37: Generating input files (VHDL, netlists, vendor specific IP cores)
Thu 21:22: Running back-end  build (15 phases)
Thu 21:22: (1/15) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Thu 21:22: (2/15) - Synthesize DFE Modules (VivadoSynth)
Thu 21:22: Executing Synthesis Strategy VIVADO_DEFAULT
Thu 21:38: (3/15) - Generate Resource Report (VivadoResourceUsage)
Thu 21:39: (4/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Thu 21:39: (5/15) - Analyse Resource Usage (VivadoResourceCounter)
Thu 21:39: 
Thu 21:39: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Thu 21:39: For this compile, we estimate this process may take longer than 1 hour.
Thu 21:39: We recommend running in simulation to verify correctness before building hardware.
Thu 21:39: 
Thu 21:39: PRELIMINARY RESOURCE USAGE
Thu 21:39: FPGA: xcVU9P-FLGB2104-2-E
Thu 21:39: Logic utilization:      215622 / 3546720 (6.08%)
Thu 21:39:   LUTs:                  85540 / 1182240 (7.24%)
Thu 21:39:   Primary FFs:          130082 / 2364480 (5.50%)
Thu 21:39: DSP blocks:                 19 / 6840    (0.28%)
Thu 21:39: Block memory (BRAM18):     821 / 4320    (19.00%)
Thu 21:39: Block memory (URAM):        10 / 960     (1.04%)
Thu 21:39: 
Thu 21:39: (6/15) - Analyse Power Usage (PreliminaryVivadoReportPower)
Thu 21:39: 
Thu 21:39: PRELIMINARY POWER REPORT
Thu 21:39: Total On-Chip Power (W) 9.65 (budget: 91.80) 
Thu 21:39: Dynamic Power (W)       6.99 
Thu 21:39: Device Static Power(W)  2.66 
Thu 21:39: 
Thu 21:39: (7/15) - Place DFE (VivadoImplementation)
Thu 21:39: Executing the following 5 Implementation Strategies in 5 threads:
Thu 21:39:  - VIVADO_DEFAULT
Thu 21:39:  - MAXELER1
Thu 21:39:  - MAXELER2
Thu 21:39:  - MAXELER3
Thu 21:39:  - MAXELER4
Thu 22:55: Implementation: Strategy "MAXELER1" met timing with score 0 (best score 0)
Thu 22:55: Implementation: Strategy "VIVADO_DEFAULT" was cancelled (no timing score)
Thu 22:55: Implementation: Strategy "MAXELER4" was cancelled (no timing score)
Thu 22:55: Implementation: Strategy "MAXELER2" was cancelled (no timing score)
Thu 22:55: (8/15) - Generate Resource Report (VivadoResourceUsage)
Thu 22:55: (9/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Thu 22:56: (10/15) - Analyse Power Usage (FinalVivadoReportPower)
Thu 22:56: 
Thu 22:56: FINAL POWER REPORT
Thu 22:56: Total On-Chip Power (W) 11.07 (budget: 91.80) 
Thu 22:56: Dynamic Power (W)        8.38 
Thu 22:56: Device Static Power(W)   2.68 
Thu 22:56: 
Thu 22:56: (11/15) - Generate Configuration (VivadoBitgen)
Thu 23:05: (12/15) - Update Checksum (VivadoUpdateChecksum)
Thu 23:07: (13/15) - Convert Programming File (VivadoCfgfileGen)
Thu 23:07: (14/15) - Generate MaxFile (VivadoGenerateMaxFile)
Thu 23:07: (15/15) - Clean Build Directory (VivadoCleanBuildDirectory)
Thu 23:07: 
Thu 23:07: FINAL RESOURCE USAGE
Thu 23:07: FPGA: xcVU9P-FLGB2104-2-E
Thu 23:07: Logic utilization:      197944 / 3546720 (5.58%)
Thu 23:07:   LUTs:                  76653 / 1182240 (6.48%)
Thu 23:07:   Primary FFs:          121291 / 2364480 (5.13%)
Thu 23:07: DSP blocks:                 19 / 6840    (0.28%)
Thu 23:07: Block memory (BRAM18):     821 / 4320    (19.00%)
Thu 23:07: Block memory (URAM):        10 / 960     (1.04%)
Thu 23:07: 
Thu 23:07: MaxFile: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1/results/DepthwiseSeparableConvLayer.max (MD5Sum: 3b478dc08154562ad26dcb1a0f3ecb80)
Thu 23:07: Build completed: Thu Dec 16 23:07:57 GMT 2021 (took 3 hours, 32 mins, 20 secs)
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1/results/DepthwiseSeparableConvLayer.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1/results/Maxfiles.h
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1/results/DepthwiseSeparableConvLayer.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1/results/DepthwiseSeparableConvLayer_backup.max
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1/results/DepthwiseSeparableConvLayer.h
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1/results/DepthwiseSeparableConvLayer.max
mv /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1/results/DepthwiseSeparableConvLayer_backup.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1/results/DepthwiseSeparableConvLayer.max
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1/results/../scratch/DepthwiseSeparableConvLayer.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1/results/DepthwiseSeparableConvLayer.h
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1/results/../scratch/DepthwiseSeparableConvLayer.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1/results/DepthwiseSeparableConvLayer.max
# rm -rf /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1/results/../scratch
sliccompile /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1/results/DepthwiseSeparableConvLayer.max DepthwiseSeparableConvLayer_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1_dfe.o
Processing maxfile for MAX5_LIMA from '/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1/results/DepthwiseSeparableConvLayer.max'.
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/dev/null" -DSLIC_NO_DESTRUCTORS -c /tmp/sliccompile_53122519967175935/cobject/max_8007713410152370927.c -o /tmp/sliccompile_53122519967175935/cobject/max_8007713410152370927.c.o 
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1/results/DepthwiseSeparableConvLayer.max" -DSLIC_NO_DESTRUCTORS -c /vol/cc/opt/maxeler/maxcompiler-2021.1/src/slicinterface/MaxFileInit.c -o max_7752442482061459199.o 
ld -r /tmp/sliccompile_53122519967175935/cobject/max_8007713410152370927.c.o max_7752442482061459199.o -o DepthwiseSeparableConvLayer_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1_dfe.o 
Copying .max file C object into '/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/depthwise_separable_conv'
g++ ../../src/depthwise_separable_conv/DepthwiseSeparableConvLayerCpuCode.cpp -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I../../../runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I../../../lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_ -DUSE_DRAM -DBIT_WIDTH=16 -DWBW=16 -DDEPTHWISE_SEPARABLE_V2  -I/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/DepthwiseSeparableConvLayer_MAIA_DFE_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1/results -DDESIGN_NAME=DepthwiseSeparableConvLayer -c -o DepthwiseSeparableConvLayer_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1_dfec.o
g++ -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I../../../runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I../../../lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_ -DUSE_DRAM -DBIT_WIDTH=16 -DWBW=16 -DDEPTHWISE_SEPARABLE_V2  -o DepthwiseSeparableConvLayer_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1_dfe DepthwiseSeparableConvLayer_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1_dfe.o DepthwiseSeparableConvLayer_b16_16_H14_W14_C512_F512_K3_f1_c1_k1_SEQ0_DRAM_FREQ_100_V1_dfec.o -L/mnt/ccnas2/bdp/rz3515/cccad/opt/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/maxeleros-sim/lib -L/lib/maxeleros-sim/lib -L./ -lmaxeleros -lglog -lgflags -lslic -lm -lpthread -lcurl
