#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* I2CM_SCB */
I2CM_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
I2CM_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
I2CM_SCB__CTRL EQU CYREG_SCB0_CTRL
I2CM_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
I2CM_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
I2CM_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
I2CM_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
I2CM_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
I2CM_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
I2CM_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
I2CM_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
I2CM_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
I2CM_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
I2CM_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2CM_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2CM_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2CM_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2CM_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2CM_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2CM_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2CM_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2CM_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2CM_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2CM_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2CM_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2CM_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2CM_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2CM_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2CM_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2CM_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2CM_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2CM_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2CM_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2CM_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2CM_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2CM_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2CM_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2CM_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2CM_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2CM_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2CM_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2CM_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2CM_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2CM_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2CM_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2CM_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2CM_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2CM_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2CM_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2CM_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2CM_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2CM_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2CM_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2CM_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2CM_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2CM_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2CM_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2CM_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2CM_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2CM_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2CM_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2CM_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2CM_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2CM_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2CM_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2CM_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2CM_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2CM_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2CM_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2CM_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2CM_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2CM_SCB__SS0_POSISTION EQU 0
I2CM_SCB__SS1_POSISTION EQU 1
I2CM_SCB__SS2_POSISTION EQU 2
I2CM_SCB__SS3_POSISTION EQU 3
I2CM_SCB__STATUS EQU CYREG_SCB0_STATUS
I2CM_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2CM_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2CM_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2CM_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2CM_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2CM_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2CM_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2CM_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* I2CM_SCB_IRQ */
I2CM_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2CM_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2CM_SCB_IRQ__INTC_MASK EQU 0x400
I2CM_SCB_IRQ__INTC_NUMBER EQU 10
I2CM_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2CM_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2CM_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2CM_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2CM_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2CM_SCBCLK */
I2CM_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2CM_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
I2CM_SCBCLK__ENABLE_MASK EQU 0x80000000
I2CM_SCBCLK__MASK EQU 0x80000000
I2CM_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* I2CM_scl */
I2CM_scl__0__DM__MASK EQU 0x07
I2CM_scl__0__DM__SHIFT EQU 0
I2CM_scl__0__DR EQU CYREG_PRT4_DR
I2CM_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2CM_scl__0__HSIOM_MASK EQU 0x0000000F
I2CM_scl__0__HSIOM_SHIFT EQU 0
I2CM_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
I2CM_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2CM_scl__0__MASK EQU 0x01
I2CM_scl__0__PC EQU CYREG_PRT4_PC
I2CM_scl__0__PC2 EQU CYREG_PRT4_PC2
I2CM_scl__0__PORT EQU 4
I2CM_scl__0__PS EQU CYREG_PRT4_PS
I2CM_scl__0__SHIFT EQU 0
I2CM_scl__DR EQU CYREG_PRT4_DR
I2CM_scl__INTCFG EQU CYREG_PRT4_INTCFG
I2CM_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
I2CM_scl__MASK EQU 0x01
I2CM_scl__PC EQU CYREG_PRT4_PC
I2CM_scl__PC2 EQU CYREG_PRT4_PC2
I2CM_scl__PORT EQU 4
I2CM_scl__PS EQU CYREG_PRT4_PS
I2CM_scl__SHIFT EQU 0

/* I2CM_sda */
I2CM_sda__0__DM__MASK EQU 0x38
I2CM_sda__0__DM__SHIFT EQU 3
I2CM_sda__0__DR EQU CYREG_PRT4_DR
I2CM_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2CM_sda__0__HSIOM_MASK EQU 0x000000F0
I2CM_sda__0__HSIOM_SHIFT EQU 4
I2CM_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
I2CM_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2CM_sda__0__MASK EQU 0x02
I2CM_sda__0__PC EQU CYREG_PRT4_PC
I2CM_sda__0__PC2 EQU CYREG_PRT4_PC2
I2CM_sda__0__PORT EQU 4
I2CM_sda__0__PS EQU CYREG_PRT4_PS
I2CM_sda__0__SHIFT EQU 1
I2CM_sda__DR EQU CYREG_PRT4_DR
I2CM_sda__INTCFG EQU CYREG_PRT4_INTCFG
I2CM_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
I2CM_sda__MASK EQU 0x02
I2CM_sda__PC EQU CYREG_PRT4_PC
I2CM_sda__PC2 EQU CYREG_PRT4_PC2
I2CM_sda__PORT EQU 4
I2CM_sda__PS EQU CYREG_PRT4_PS
I2CM_sda__SHIFT EQU 1

/* Knap */
Knap__0__DM__MASK EQU 0x07
Knap__0__DM__SHIFT EQU 0
Knap__0__DR EQU CYREG_PRT1_DR
Knap__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Knap__0__HSIOM_MASK EQU 0x0000000F
Knap__0__HSIOM_SHIFT EQU 0
Knap__0__INTCFG EQU CYREG_PRT1_INTCFG
Knap__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Knap__0__MASK EQU 0x01
Knap__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Knap__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Knap__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Knap__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Knap__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Knap__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Knap__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Knap__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Knap__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Knap__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Knap__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Knap__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Knap__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Knap__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Knap__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Knap__0__PC EQU CYREG_PRT1_PC
Knap__0__PC2 EQU CYREG_PRT1_PC2
Knap__0__PORT EQU 1
Knap__0__PS EQU CYREG_PRT1_PS
Knap__0__SHIFT EQU 0
Knap__DR EQU CYREG_PRT1_DR
Knap__INTCFG EQU CYREG_PRT1_INTCFG
Knap__INTSTAT EQU CYREG_PRT1_INTSTAT
Knap__MASK EQU 0x01
Knap__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Knap__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Knap__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Knap__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Knap__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Knap__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Knap__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Knap__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Knap__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Knap__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Knap__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Knap__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Knap__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Knap__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Knap__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Knap__PC EQU CYREG_PRT1_PC
Knap__PC2 EQU CYREG_PRT1_PC2
Knap__PORT EQU 1
Knap__PS EQU CYREG_PRT1_PS
Knap__SHIFT EQU 0

/* SPIS_miso_s */
SPIS_miso_s__0__DM__MASK EQU 0x38
SPIS_miso_s__0__DM__SHIFT EQU 3
SPIS_miso_s__0__DR EQU CYREG_PRT3_DR
SPIS_miso_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SPIS_miso_s__0__HSIOM_MASK EQU 0x000000F0
SPIS_miso_s__0__HSIOM_SHIFT EQU 4
SPIS_miso_s__0__INTCFG EQU CYREG_PRT3_INTCFG
SPIS_miso_s__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SPIS_miso_s__0__MASK EQU 0x02
SPIS_miso_s__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
SPIS_miso_s__0__OUT_SEL_SHIFT EQU 2
SPIS_miso_s__0__OUT_SEL_VAL EQU -1
SPIS_miso_s__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPIS_miso_s__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPIS_miso_s__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPIS_miso_s__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPIS_miso_s__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPIS_miso_s__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPIS_miso_s__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPIS_miso_s__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPIS_miso_s__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPIS_miso_s__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPIS_miso_s__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPIS_miso_s__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPIS_miso_s__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPIS_miso_s__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPIS_miso_s__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPIS_miso_s__0__PC EQU CYREG_PRT3_PC
SPIS_miso_s__0__PC2 EQU CYREG_PRT3_PC2
SPIS_miso_s__0__PORT EQU 3
SPIS_miso_s__0__PS EQU CYREG_PRT3_PS
SPIS_miso_s__0__SHIFT EQU 1
SPIS_miso_s__DR EQU CYREG_PRT3_DR
SPIS_miso_s__INTCFG EQU CYREG_PRT3_INTCFG
SPIS_miso_s__INTSTAT EQU CYREG_PRT3_INTSTAT
SPIS_miso_s__MASK EQU 0x02
SPIS_miso_s__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPIS_miso_s__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPIS_miso_s__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPIS_miso_s__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPIS_miso_s__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPIS_miso_s__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPIS_miso_s__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPIS_miso_s__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPIS_miso_s__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPIS_miso_s__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPIS_miso_s__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPIS_miso_s__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPIS_miso_s__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPIS_miso_s__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPIS_miso_s__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPIS_miso_s__PC EQU CYREG_PRT3_PC
SPIS_miso_s__PC2 EQU CYREG_PRT3_PC2
SPIS_miso_s__PORT EQU 3
SPIS_miso_s__PS EQU CYREG_PRT3_PS
SPIS_miso_s__SHIFT EQU 1

/* SPIS_mosi_s */
SPIS_mosi_s__0__DM__MASK EQU 0x07
SPIS_mosi_s__0__DM__SHIFT EQU 0
SPIS_mosi_s__0__DR EQU CYREG_PRT3_DR
SPIS_mosi_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SPIS_mosi_s__0__HSIOM_MASK EQU 0x0000000F
SPIS_mosi_s__0__HSIOM_SHIFT EQU 0
SPIS_mosi_s__0__INTCFG EQU CYREG_PRT3_INTCFG
SPIS_mosi_s__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SPIS_mosi_s__0__MASK EQU 0x01
SPIS_mosi_s__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPIS_mosi_s__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPIS_mosi_s__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPIS_mosi_s__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPIS_mosi_s__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPIS_mosi_s__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPIS_mosi_s__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPIS_mosi_s__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPIS_mosi_s__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPIS_mosi_s__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPIS_mosi_s__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPIS_mosi_s__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPIS_mosi_s__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPIS_mosi_s__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPIS_mosi_s__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPIS_mosi_s__0__PC EQU CYREG_PRT3_PC
SPIS_mosi_s__0__PC2 EQU CYREG_PRT3_PC2
SPIS_mosi_s__0__PORT EQU 3
SPIS_mosi_s__0__PS EQU CYREG_PRT3_PS
SPIS_mosi_s__0__SHIFT EQU 0
SPIS_mosi_s__DR EQU CYREG_PRT3_DR
SPIS_mosi_s__INTCFG EQU CYREG_PRT3_INTCFG
SPIS_mosi_s__INTSTAT EQU CYREG_PRT3_INTSTAT
SPIS_mosi_s__MASK EQU 0x01
SPIS_mosi_s__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPIS_mosi_s__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPIS_mosi_s__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPIS_mosi_s__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPIS_mosi_s__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPIS_mosi_s__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPIS_mosi_s__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPIS_mosi_s__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPIS_mosi_s__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPIS_mosi_s__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPIS_mosi_s__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPIS_mosi_s__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPIS_mosi_s__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPIS_mosi_s__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPIS_mosi_s__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPIS_mosi_s__PC EQU CYREG_PRT3_PC
SPIS_mosi_s__PC2 EQU CYREG_PRT3_PC2
SPIS_mosi_s__PORT EQU 3
SPIS_mosi_s__PS EQU CYREG_PRT3_PS
SPIS_mosi_s__SHIFT EQU 0

/* SPIS_SCB */
SPIS_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
SPIS_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
SPIS_SCB__CTRL EQU CYREG_SCB1_CTRL
SPIS_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
SPIS_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
SPIS_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
SPIS_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
SPIS_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
SPIS_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
SPIS_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
SPIS_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
SPIS_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
SPIS_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
SPIS_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SPIS_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SPIS_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SPIS_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SPIS_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SPIS_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SPIS_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SPIS_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SPIS_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SPIS_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SPIS_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SPIS_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SPIS_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SPIS_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SPIS_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SPIS_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SPIS_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SPIS_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SPIS_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SPIS_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SPIS_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SPIS_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SPIS_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SPIS_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SPIS_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SPIS_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SPIS_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SPIS_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SPIS_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SPIS_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SPIS_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SPIS_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SPIS_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SPIS_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SPIS_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SPIS_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SPIS_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SPIS_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SPIS_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SPIS_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SPIS_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SPIS_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SPIS_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SPIS_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SPIS_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SPIS_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SPIS_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SPIS_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SPIS_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SPIS_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SPIS_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SPIS_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SPIS_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SPIS_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SPIS_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SPIS_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SPIS_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SPIS_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SPIS_SCB__SS0_POSISTION EQU 0
SPIS_SCB__SS1_POSISTION EQU 1
SPIS_SCB__SS2_POSISTION EQU 2
SPIS_SCB__SS3_POSISTION EQU 3
SPIS_SCB__STATUS EQU CYREG_SCB1_STATUS
SPIS_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SPIS_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SPIS_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SPIS_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SPIS_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SPIS_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SPIS_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SPIS_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* SPIS_SCBCLK */
SPIS_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
SPIS_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
SPIS_SCBCLK__ENABLE_MASK EQU 0x80000000
SPIS_SCBCLK__MASK EQU 0x80000000
SPIS_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* SPIS_sclk_s */
SPIS_sclk_s__0__DM__MASK EQU 0x1C0000
SPIS_sclk_s__0__DM__SHIFT EQU 18
SPIS_sclk_s__0__DR EQU CYREG_PRT0_DR
SPIS_sclk_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPIS_sclk_s__0__HSIOM_MASK EQU 0x0F000000
SPIS_sclk_s__0__HSIOM_SHIFT EQU 24
SPIS_sclk_s__0__INTCFG EQU CYREG_PRT0_INTCFG
SPIS_sclk_s__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPIS_sclk_s__0__MASK EQU 0x40
SPIS_sclk_s__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPIS_sclk_s__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPIS_sclk_s__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPIS_sclk_s__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPIS_sclk_s__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPIS_sclk_s__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPIS_sclk_s__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPIS_sclk_s__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPIS_sclk_s__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPIS_sclk_s__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPIS_sclk_s__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPIS_sclk_s__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPIS_sclk_s__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPIS_sclk_s__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPIS_sclk_s__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPIS_sclk_s__0__PC EQU CYREG_PRT0_PC
SPIS_sclk_s__0__PC2 EQU CYREG_PRT0_PC2
SPIS_sclk_s__0__PORT EQU 0
SPIS_sclk_s__0__PS EQU CYREG_PRT0_PS
SPIS_sclk_s__0__SHIFT EQU 6
SPIS_sclk_s__DR EQU CYREG_PRT0_DR
SPIS_sclk_s__INTCFG EQU CYREG_PRT0_INTCFG
SPIS_sclk_s__INTSTAT EQU CYREG_PRT0_INTSTAT
SPIS_sclk_s__MASK EQU 0x40
SPIS_sclk_s__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPIS_sclk_s__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPIS_sclk_s__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPIS_sclk_s__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPIS_sclk_s__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPIS_sclk_s__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPIS_sclk_s__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPIS_sclk_s__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPIS_sclk_s__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPIS_sclk_s__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPIS_sclk_s__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPIS_sclk_s__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPIS_sclk_s__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPIS_sclk_s__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPIS_sclk_s__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPIS_sclk_s__PC EQU CYREG_PRT0_PC
SPIS_sclk_s__PC2 EQU CYREG_PRT0_PC2
SPIS_sclk_s__PORT EQU 0
SPIS_sclk_s__PS EQU CYREG_PRT0_PS
SPIS_sclk_s__SHIFT EQU 6

/* SPIS_ss_s */
SPIS_ss_s__0__DM__MASK EQU 0xE00000
SPIS_ss_s__0__DM__SHIFT EQU 21
SPIS_ss_s__0__DR EQU CYREG_PRT0_DR
SPIS_ss_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPIS_ss_s__0__HSIOM_MASK EQU 0xF0000000
SPIS_ss_s__0__HSIOM_SHIFT EQU 28
SPIS_ss_s__0__INTCFG EQU CYREG_PRT0_INTCFG
SPIS_ss_s__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPIS_ss_s__0__MASK EQU 0x80
SPIS_ss_s__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPIS_ss_s__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPIS_ss_s__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPIS_ss_s__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPIS_ss_s__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPIS_ss_s__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPIS_ss_s__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPIS_ss_s__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPIS_ss_s__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPIS_ss_s__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPIS_ss_s__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPIS_ss_s__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPIS_ss_s__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPIS_ss_s__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPIS_ss_s__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPIS_ss_s__0__PC EQU CYREG_PRT0_PC
SPIS_ss_s__0__PC2 EQU CYREG_PRT0_PC2
SPIS_ss_s__0__PORT EQU 0
SPIS_ss_s__0__PS EQU CYREG_PRT0_PS
SPIS_ss_s__0__SHIFT EQU 7
SPIS_ss_s__DR EQU CYREG_PRT0_DR
SPIS_ss_s__INTCFG EQU CYREG_PRT0_INTCFG
SPIS_ss_s__INTSTAT EQU CYREG_PRT0_INTSTAT
SPIS_ss_s__MASK EQU 0x80
SPIS_ss_s__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPIS_ss_s__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPIS_ss_s__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPIS_ss_s__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPIS_ss_s__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPIS_ss_s__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPIS_ss_s__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPIS_ss_s__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPIS_ss_s__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPIS_ss_s__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPIS_ss_s__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPIS_ss_s__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPIS_ss_s__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPIS_ss_s__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPIS_ss_s__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPIS_ss_s__PC EQU CYREG_PRT0_PC
SPIS_ss_s__PC2 EQU CYREG_PRT0_PC2
SPIS_ss_s__PORT EQU 0
SPIS_ss_s__PS EQU CYREG_PRT0_PS
SPIS_ss_s__SHIFT EQU 7

/* LED_RED */
LED_RED__0__DM__MASK EQU 0x1C0000
LED_RED__0__DM__SHIFT EQU 18
LED_RED__0__DR EQU CYREG_PRT1_DR
LED_RED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_RED__0__HSIOM_MASK EQU 0x0F000000
LED_RED__0__HSIOM_SHIFT EQU 24
LED_RED__0__INTCFG EQU CYREG_PRT1_INTCFG
LED_RED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_RED__0__MASK EQU 0x40
LED_RED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_RED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_RED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_RED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_RED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_RED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_RED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_RED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_RED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_RED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_RED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_RED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_RED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_RED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_RED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_RED__0__PC EQU CYREG_PRT1_PC
LED_RED__0__PC2 EQU CYREG_PRT1_PC2
LED_RED__0__PORT EQU 1
LED_RED__0__PS EQU CYREG_PRT1_PS
LED_RED__0__SHIFT EQU 6
LED_RED__DR EQU CYREG_PRT1_DR
LED_RED__INTCFG EQU CYREG_PRT1_INTCFG
LED_RED__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_RED__MASK EQU 0x40
LED_RED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_RED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_RED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_RED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_RED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_RED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_RED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_RED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_RED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_RED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_RED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_RED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_RED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_RED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_RED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_RED__PC EQU CYREG_PRT1_PC
LED_RED__PC2 EQU CYREG_PRT1_PC2
LED_RED__PORT EQU 1
LED_RED__PS EQU CYREG_PRT1_PS
LED_RED__SHIFT EQU 6

/* LED_BLUE */
LED_BLUE__0__DM__MASK EQU 0xE00
LED_BLUE__0__DM__SHIFT EQU 9
LED_BLUE__0__DR EQU CYREG_PRT0_DR
LED_BLUE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_BLUE__0__HSIOM_MASK EQU 0x0000F000
LED_BLUE__0__HSIOM_SHIFT EQU 12
LED_BLUE__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_BLUE__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_BLUE__0__MASK EQU 0x08
LED_BLUE__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_BLUE__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_BLUE__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_BLUE__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_BLUE__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_BLUE__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_BLUE__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_BLUE__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_BLUE__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_BLUE__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_BLUE__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_BLUE__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_BLUE__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_BLUE__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_BLUE__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_BLUE__0__PC EQU CYREG_PRT0_PC
LED_BLUE__0__PC2 EQU CYREG_PRT0_PC2
LED_BLUE__0__PORT EQU 0
LED_BLUE__0__PS EQU CYREG_PRT0_PS
LED_BLUE__0__SHIFT EQU 3
LED_BLUE__DR EQU CYREG_PRT0_DR
LED_BLUE__INTCFG EQU CYREG_PRT0_INTCFG
LED_BLUE__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_BLUE__MASK EQU 0x08
LED_BLUE__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_BLUE__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_BLUE__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_BLUE__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_BLUE__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_BLUE__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_BLUE__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_BLUE__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_BLUE__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_BLUE__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_BLUE__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_BLUE__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_BLUE__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_BLUE__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_BLUE__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_BLUE__PC EQU CYREG_PRT0_PC
LED_BLUE__PC2 EQU CYREG_PRT0_PC2
LED_BLUE__PORT EQU 0
LED_BLUE__PS EQU CYREG_PRT0_PS
LED_BLUE__SHIFT EQU 3

/* LED_GREEN */
LED_GREEN__0__DM__MASK EQU 0x1C0
LED_GREEN__0__DM__SHIFT EQU 6
LED_GREEN__0__DR EQU CYREG_PRT0_DR
LED_GREEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_GREEN__0__HSIOM_MASK EQU 0x00000F00
LED_GREEN__0__HSIOM_SHIFT EQU 8
LED_GREEN__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_GREEN__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_GREEN__0__MASK EQU 0x04
LED_GREEN__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_GREEN__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_GREEN__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_GREEN__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_GREEN__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_GREEN__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_GREEN__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_GREEN__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_GREEN__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_GREEN__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_GREEN__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_GREEN__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_GREEN__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_GREEN__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_GREEN__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_GREEN__0__PC EQU CYREG_PRT0_PC
LED_GREEN__0__PC2 EQU CYREG_PRT0_PC2
LED_GREEN__0__PORT EQU 0
LED_GREEN__0__PS EQU CYREG_PRT0_PS
LED_GREEN__0__SHIFT EQU 2
LED_GREEN__DR EQU CYREG_PRT0_DR
LED_GREEN__INTCFG EQU CYREG_PRT0_INTCFG
LED_GREEN__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_GREEN__MASK EQU 0x04
LED_GREEN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_GREEN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_GREEN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_GREEN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_GREEN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_GREEN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_GREEN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_GREEN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_GREEN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_GREEN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_GREEN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_GREEN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_GREEN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_GREEN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_GREEN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_GREEN__PC EQU CYREG_PRT0_PC
LED_GREEN__PC2 EQU CYREG_PRT0_PC2
LED_GREEN__PORT EQU 0
LED_GREEN__PS EQU CYREG_PRT0_PS
LED_GREEN__SHIFT EQU 2

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
