;buildInfoPackage: chisel3, version: 3.1.8, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2019-07-08 17:44:42.884, builtAtMillis: 1562607882884
circuit Forwarding : 
  module Forwarding : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip rs1_sel_id : UInt<5>, flip rs2_sel_id : UInt<5>, flip ex_mem_rd : UInt<5>, flip mem_wb_rd : UInt<5>, flip ex_mem_regwrite : UInt<1>, flip mem_wb_regwrite : UInt<1>, flip ex_mem_aluout : SInt<32>, flip mem_wb_aluout : SInt<32>, forward_a : UInt<2>, forward_b : UInt<2>}
    
    io.forward_a <= UInt<1>("h00") @[Forwarding.scala 17:29]
    io.forward_b <= UInt<1>("h00") @[Forwarding.scala 18:29]
    node _T_28 = eq(io.ex_mem_regwrite, UInt<1>("h01")) @[Forwarding.scala 20:42]
    node _T_30 = neq(io.ex_mem_rd, UInt<1>("h00")) @[Forwarding.scala 20:69]
    node _T_31 = and(_T_28, _T_30) @[Forwarding.scala 20:53]
    node _T_32 = eq(io.ex_mem_rd, io.rs1_sel_id) @[Forwarding.scala 20:102]
    node _T_33 = and(_T_31, _T_32) @[Forwarding.scala 20:85]
    node _T_34 = eq(io.ex_mem_rd, io.rs2_sel_id) @[Forwarding.scala 20:138]
    node _T_35 = and(_T_33, _T_34) @[Forwarding.scala 20:121]
    when _T_35 : @[Forwarding.scala 20:160]
      io.forward_a <= UInt<1>("h01") @[Forwarding.scala 21:37]
      io.forward_b <= UInt<1>("h01") @[Forwarding.scala 22:37]
      skip @[Forwarding.scala 20:160]
    else : @[Forwarding.scala 23:125]
      node _T_39 = eq(io.ex_mem_regwrite, UInt<1>("h01")) @[Forwarding.scala 23:48]
      node _T_41 = neq(io.ex_mem_rd, UInt<1>("h00")) @[Forwarding.scala 23:74]
      node _T_42 = and(_T_39, _T_41) @[Forwarding.scala 23:59]
      node _T_43 = eq(io.ex_mem_rd, io.rs1_sel_id) @[Forwarding.scala 23:106]
      node _T_44 = and(_T_42, _T_43) @[Forwarding.scala 23:90]
      when _T_44 : @[Forwarding.scala 23:125]
        io.forward_a <= UInt<1>("h01") @[Forwarding.scala 24:45]
        skip @[Forwarding.scala 23:125]
      else : @[Forwarding.scala 25:126]
        node _T_47 = eq(io.ex_mem_regwrite, UInt<1>("h01")) @[Forwarding.scala 25:49]
        node _T_49 = neq(io.ex_mem_rd, UInt<1>("h00")) @[Forwarding.scala 25:75]
        node _T_50 = and(_T_47, _T_49) @[Forwarding.scala 25:60]
        node _T_51 = eq(io.ex_mem_rd, io.rs2_sel_id) @[Forwarding.scala 25:107]
        node _T_52 = and(_T_50, _T_51) @[Forwarding.scala 25:91]
        when _T_52 : @[Forwarding.scala 25:126]
          io.forward_b <= UInt<1>("h01") @[Forwarding.scala 26:45]
          skip @[Forwarding.scala 25:126]
    node _T_55 = eq(io.mem_wb_regwrite, UInt<1>("h01")) @[Forwarding.scala 30:42]
    node _T_57 = neq(io.mem_wb_rd, UInt<1>("h00")) @[Forwarding.scala 30:71]
    node _T_58 = and(_T_55, _T_57) @[Forwarding.scala 30:54]
    node _T_60 = eq(io.ex_mem_regwrite, UInt<1>("h01")) @[Forwarding.scala 30:112]
    node _T_62 = neq(io.ex_mem_rd, UInt<1>("h00")) @[Forwarding.scala 30:141]
    node _T_63 = and(_T_60, _T_62) @[Forwarding.scala 30:124]
    node _T_64 = eq(io.ex_mem_rd, io.rs1_sel_id) @[Forwarding.scala 30:174]
    node _T_65 = and(_T_63, _T_64) @[Forwarding.scala 30:157]
    node _T_66 = eq(io.ex_mem_rd, io.rs2_sel_id) @[Forwarding.scala 30:210]
    node _T_67 = and(_T_65, _T_66) @[Forwarding.scala 30:193]
    node _T_68 = not(_T_67) @[Forwarding.scala 30:90]
    node _T_69 = and(_T_58, _T_68) @[Forwarding.scala 30:87]
    node _T_70 = eq(io.mem_wb_rd, io.rs1_sel_id) @[Forwarding.scala 30:247]
    node _T_71 = and(_T_69, _T_70) @[Forwarding.scala 30:230]
    node _T_72 = eq(io.mem_wb_rd, io.rs2_sel_id) @[Forwarding.scala 30:283]
    node _T_73 = and(_T_71, _T_72) @[Forwarding.scala 30:266]
    when _T_73 : @[Forwarding.scala 30:303]
      io.forward_a <= UInt<2>("h02") @[Forwarding.scala 31:38]
      io.forward_b <= UInt<2>("h02") @[Forwarding.scala 32:38]
      skip @[Forwarding.scala 30:303]
    else : @[Forwarding.scala 34:235]
      node _T_77 = eq(io.mem_wb_regwrite, UInt<1>("h01")) @[Forwarding.scala 34:48]
      node _T_79 = neq(io.mem_wb_rd, UInt<1>("h00")) @[Forwarding.scala 34:75]
      node _T_80 = and(_T_77, _T_79) @[Forwarding.scala 34:59]
      node _T_82 = eq(io.ex_mem_regwrite, UInt<1>("h01")) @[Forwarding.scala 34:116]
      node _T_84 = neq(io.ex_mem_rd, UInt<1>("h00")) @[Forwarding.scala 34:145]
      node _T_85 = and(_T_82, _T_84) @[Forwarding.scala 34:128]
      node _T_86 = eq(io.ex_mem_rd, io.rs1_sel_id) @[Forwarding.scala 34:178]
      node _T_87 = and(_T_85, _T_86) @[Forwarding.scala 34:161]
      node _T_88 = not(_T_87) @[Forwarding.scala 34:94]
      node _T_89 = and(_T_80, _T_88) @[Forwarding.scala 34:91]
      node _T_90 = eq(io.mem_wb_rd, io.rs1_sel_id) @[Forwarding.scala 34:215]
      node _T_91 = and(_T_89, _T_90) @[Forwarding.scala 34:198]
      when _T_91 : @[Forwarding.scala 34:235]
        io.forward_b <= UInt<2>("h02") @[Forwarding.scala 35:22]
        skip @[Forwarding.scala 34:235]
      else : @[Forwarding.scala 36:236]
        node _T_94 = eq(io.mem_wb_regwrite, UInt<1>("h01")) @[Forwarding.scala 36:48]
        node _T_96 = neq(io.mem_wb_rd, UInt<1>("h00")) @[Forwarding.scala 36:75]
        node _T_97 = and(_T_94, _T_96) @[Forwarding.scala 36:59]
        node _T_99 = eq(io.ex_mem_regwrite, UInt<1>("h01")) @[Forwarding.scala 36:116]
        node _T_101 = neq(io.ex_mem_rd, UInt<1>("h00")) @[Forwarding.scala 36:145]
        node _T_102 = and(_T_99, _T_101) @[Forwarding.scala 36:128]
        node _T_103 = eq(io.ex_mem_rd, io.rs1_sel_id) @[Forwarding.scala 36:178]
        node _T_104 = and(_T_102, _T_103) @[Forwarding.scala 36:161]
        node _T_105 = not(_T_104) @[Forwarding.scala 36:94]
        node _T_106 = and(_T_97, _T_105) @[Forwarding.scala 36:91]
        node _T_107 = eq(io.mem_wb_rd, io.rs1_sel_id) @[Forwarding.scala 36:216]
        node _T_108 = and(_T_106, _T_107) @[Forwarding.scala 36:199]
        when _T_108 : @[Forwarding.scala 36:236]
          io.forward_a <= UInt<2>("h02") @[Forwarding.scala 37:22]
          skip @[Forwarding.scala 36:236]
    
