

================================================================
== Vitis HLS Report for 'read_romcode_Pipeline_VITIS_LOOP_31_1'
================================================================
* Date:           Mon May 22 15:26:15 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_read_romcode.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_31_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      74|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      74|     84|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_108_p2                |         +|   0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_102_p2               |      icmp|   0|  0|  12|          12|          12|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  30|          27|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |BUS0_blk_n_R             |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   12|         24|
    |i_fu_56                  |   9|          2|   12|         24|
    |internal_bram_WEN_A      |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   31|         62|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |BUS0_addr_read_reg_150            |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_reg_141                       |  12|   0|   12|          0|
    |i_1_reg_141_pp0_iter1_reg         |  12|   0|   12|          0|
    |i_fu_56                           |  12|   0|   12|          0|
    |icmp_ln31_reg_146                 |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  74|   0|   74|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  read_romcode_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  read_romcode_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  read_romcode_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  read_romcode_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  read_romcode_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  read_romcode_Pipeline_VITIS_LOOP_31_1|  return value|
|m_axi_BUS0_AWVALID    |  out|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_AWREADY    |   in|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_AWADDR     |  out|   64|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_AWID       |  out|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_AWLEN      |  out|   32|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_AWSIZE     |  out|    3|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_AWBURST    |  out|    2|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_AWLOCK     |  out|    2|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_AWCACHE    |  out|    4|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_AWPROT     |  out|    3|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_AWQOS      |  out|    4|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_AWREGION   |  out|    4|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_AWUSER     |  out|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_WVALID     |  out|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_WREADY     |   in|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_WDATA      |  out|   32|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_WSTRB      |  out|    4|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_WLAST      |  out|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_WID        |  out|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_WUSER      |  out|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_ARVALID    |  out|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_ARREADY    |   in|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_ARADDR     |  out|   64|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_ARID       |  out|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_ARLEN      |  out|   32|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_ARSIZE     |  out|    3|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_ARBURST    |  out|    2|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_ARLOCK     |  out|    2|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_ARCACHE    |  out|    4|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_ARPROT     |  out|    3|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_ARQOS      |  out|    4|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_ARREGION   |  out|    4|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_ARUSER     |  out|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_RVALID     |   in|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_RREADY     |  out|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_RDATA      |   in|   32|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_RLAST      |   in|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_RID        |   in|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_RFIFONUM   |   in|   11|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_RUSER      |   in|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_RRESP      |   in|    2|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_BVALID     |   in|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_BREADY     |  out|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_BRESP      |   in|    2|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_BID        |   in|    1|       m_axi|                                   BUS0|       pointer|
|m_axi_BUS0_BUSER      |   in|    1|       m_axi|                                   BUS0|       pointer|
|sext_ln31             |   in|   62|     ap_none|                              sext_ln31|        scalar|
|select_ln26           |   in|   12|     ap_none|                            select_ln26|        scalar|
|internal_bram_Addr_A  |  out|   32|        bram|                          internal_bram|         array|
|internal_bram_EN_A    |  out|    1|        bram|                          internal_bram|         array|
|internal_bram_WEN_A   |  out|    4|        bram|                          internal_bram|         array|
|internal_bram_Din_A   |  out|   32|        bram|                          internal_bram|         array|
|internal_bram_Dout_A  |   in|   32|        bram|                          internal_bram|         array|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

