acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0019: Instruction Decode Execute.vhd : (284, 5): Keyword 'begin' expected.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (284, 26): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: Instruction Decode Execute.vhd : (284, 39): Keyword 'is' expected.
# Error: COMP96_0019: Instruction Decode Execute.vhd : (284, 39): Keyword 'end' expected.
# Error: COMP96_0015: Instruction Decode Execute.vhd : (284, 39): ';' expected.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (284, 40): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: Instruction Decode Execute.vhd : (308, 35): Keyword 'is' expected.
# Error: COMP96_0019: Instruction Decode Execute.vhd : (308, 35): Keyword 'end' expected.
# Error: COMP96_0015: Instruction Decode Execute.vhd : (308, 35): ';' expected.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (308, 36): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: Instruction Decode Execute.vhd : (325, 26): Keyword 'is' expected.
# Error: COMP96_0019: Instruction Decode Execute.vhd : (325, 26): Keyword 'end' expected.
# Error: COMP96_0015: Instruction Decode Execute.vhd : (325, 26): ';' expected.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (325, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: Instruction Decode Execute.vhd : (334, 28): Keyword 'is' expected.
# Error: COMP96_0019: Instruction Decode Execute.vhd : (334, 28): Keyword 'end' expected.
# Error: COMP96_0015: Instruction Decode Execute.vhd : (334, 28): ';' expected.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (334, 29): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: Instruction Decode Execute.vhd : (345, 34): Keyword 'is' expected.
# Error: COMP96_0019: Instruction Decode Execute.vhd : (345, 34): Keyword 'end' expected.
# Error: COMP96_0015: Instruction Decode Execute.vhd : (345, 34): ';' expected.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (345, 35): Design unit declaration expected.
# Error: COMP96_0019: Instruction Decode Execute.vhd : (370, 28): Keyword 'of' expected.
# Error: COMP96_0018: Instruction Decode Execute.vhd : (370, 28): Identifier expected.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 30 Errors 1 Warnings  Analysis time :  1.0 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (261, 1): Multiple architecture "Structural" of entity "Processor" found in "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (288, 23): Unknown identifier "pc".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (319, 30): Unknown identifier "write_data".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (320, 31): Unknown identifier "read_data_1".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (321, 31): Unknown identifier "read_data_2".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (328, 18): Unknown identifier "read_data_1".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (330, 18): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (337, 32): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (338, 31): Unknown identifier "read_data_2".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (347, 12): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (360, 21): Unknown identifier "write_data".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (360, 21): Cannot find object declaration.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (360, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (361, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (361, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (361, 35): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (363, 21): Unknown identifier "write_data".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (363, 21): Cannot find object declaration.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 23 Errors 2 Warnings  Analysis time :  0.4 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (261, 1): Multiple architecture "Structural" of entity "Processor" found in "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (291, 13): Actual parameter type in port map does not match the type of the formal port 'instruction_out'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (321, 30): Unknown identifier "write_data".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (322, 31): Unknown identifier "read_data_1".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (323, 31): Unknown identifier "read_data_2".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (330, 18): Unknown identifier "read_data_1".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (332, 18): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (339, 32): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (340, 31): Unknown identifier "read_data_2".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (349, 12): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (362, 21): Unknown identifier "write_data".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (362, 21): Cannot find object declaration.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (362, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (363, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (363, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (363, 35): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (365, 21): Unknown identifier "write_data".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (365, 21): Cannot find object declaration.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 23 Errors 2 Warnings  Analysis time :  0.5 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (261, 1): Multiple architecture "Structural" of entity "Processor" found in "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd".
# Error: COMP96_0617: Instruction Decode Execute.vhd : (297, 16): Assignment target incompatible with right side. Cannot convert 'STD_LOGIC_VECTOR' to 'SIGNED'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (321, 30): Unknown identifier "write_data".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (322, 31): Unknown identifier "read_data_1".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (323, 31): Unknown identifier "read_data_2".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (330, 18): Unknown identifier "read_data_1".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (332, 18): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (339, 32): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (340, 31): Unknown identifier "read_data_2".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (349, 12): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (362, 21): Unknown identifier "write_data".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (362, 21): Cannot find object declaration.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (362, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (363, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (363, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (363, 35): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (365, 21): Unknown identifier "write_data".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (365, 21): Cannot find object declaration.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 23 Errors 2 Warnings  Analysis time :  0.4 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# Error: COMP96_0100: Instruction Fetch.vhd : (54, 13): Actual parameter type in port map does not match the type of the formal port 'pc'.
# Error: COMP96_0100: Instruction Fetch.vhd : (55, 13): Actual parameter type in port map does not match the type of the formal port 'instruction'.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (261, 1): Multiple architecture "Structural" of entity "Processor" found in "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (321, 30): Unknown identifier "write_data".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (322, 31): Unknown identifier "read_data_1".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (323, 31): Unknown identifier "read_data_2".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (330, 18): Unknown identifier "read_data_1".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (332, 18): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (339, 32): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (340, 31): Unknown identifier "read_data_2".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (349, 12): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (362, 21): Unknown identifier "write_data".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (362, 21): Cannot find object declaration.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (362, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (363, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (363, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (363, 35): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (365, 21): Unknown identifier "write_data".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (365, 21): Cannot find object declaration.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 24 Errors 2 Warnings  Analysis time :  0.6 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (261, 1): Multiple architecture "Structural" of entity "Processor" found in "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (290, 13): Actual parameter type in port map does not match the type of the formal port 'pc_out'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (291, 13): Actual parameter type in port map does not match the type of the formal port 'instruction_out'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (321, 30): Unknown identifier "write_data".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (322, 31): Unknown identifier "read_data_1".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (323, 31): Unknown identifier "read_data_2".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (330, 18): Unknown identifier "read_data_1".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (332, 18): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (339, 32): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (340, 31): Unknown identifier "read_data_2".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (349, 12): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (362, 21): Unknown identifier "write_data".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (362, 21): Cannot find object declaration.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (362, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (363, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (363, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (363, 35): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (365, 21): Unknown identifier "write_data".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (365, 21): Cannot find object declaration.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 24 Errors 2 Warnings  Analysis time :  0.4 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (261, 1): Multiple architecture "Structural" of entity "Processor" found in "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd".
# Error: COMP96_0617: Instruction Decode Execute.vhd : (297, 16): Assignment target incompatible with right side. Cannot convert 'STD_LOGIC_VECTOR' to 'SIGNED'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (321, 30): Unknown identifier "write_data".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (322, 31): Unknown identifier "read_data_1".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (323, 31): Unknown identifier "read_data_2".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (330, 18): Unknown identifier "read_data_1".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (332, 18): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (339, 32): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (340, 31): Unknown identifier "read_data_2".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (349, 12): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (362, 21): Unknown identifier "write_data".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (362, 21): Cannot find object declaration.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (362, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (363, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (363, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (363, 35): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (365, 21): Unknown identifier "write_data".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (365, 21): Cannot find object declaration.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 23 Errors 2 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (261, 1): Multiple architecture "Structural" of entity "Processor" found in "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (321, 30): Unknown identifier "write_data".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (322, 31): Unknown identifier "read_data_1".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (323, 31): Unknown identifier "read_data_2".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (330, 18): Unknown identifier "read_data_1".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (332, 18): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (339, 32): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (340, 31): Unknown identifier "read_data_2".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (349, 12): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (362, 21): Unknown identifier "write_data".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (362, 21): Cannot find object declaration.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (362, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (363, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (363, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (363, 35): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (365, 21): Unknown identifier "write_data".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (365, 21): Cannot find object declaration.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 22 Errors 2 Warnings  Analysis time :  0.4 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (261, 1): Multiple architecture "Structural" of entity "Processor" found in "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (319, 12): Actual parameter type in port map does not match the type of the formal port 'reg_write_dest'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (317, 12): Actual parameter type in port map does not match the type of the formal port 'reg_read_addr_1'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (318, 12): Actual parameter type in port map does not match the type of the formal port 'reg_read_addr_2'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (332, 18): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (339, 32): Unknown identifier "alu_result_s".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (349, 12): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (362, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (362, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (362, 35): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (363, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (363, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (363, 35): Undefined type of expression. Expected type 'SIGNED'.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 18 Errors 2 Warnings  Analysis time :  0.4 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (261, 1): Multiple architecture "Structural" of entity "Processor" found in "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (319, 12): Actual parameter type in port map does not match the type of the formal port 'reg_write_dest'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (317, 12): Actual parameter type in port map does not match the type of the formal port 'reg_read_addr_1'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (318, 12): Actual parameter type in port map does not match the type of the formal port 'reg_read_addr_2'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (332, 18): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (339, 32): Unknown identifier "alu_result_s".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (349, 12): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (362, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (362, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (362, 35): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (363, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (363, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (363, 35): Undefined type of expression. Expected type 'SIGNED'.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 18 Errors 2 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (261, 1): Multiple architecture "Structural" of entity "Processor" found in "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd".
# Error: COMP96_0115: Instruction Decode Execute.vhd : (317, 30): Actual is not a globally static expression.
# Error: COMP96_0115: Instruction Decode Execute.vhd : (318, 25): Actual is not a globally static expression.
# Error: COMP96_0115: Instruction Decode Execute.vhd : (319, 25): Actual is not a globally static expression.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (332, 18): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (339, 32): Unknown identifier "alu_result_s".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (349, 12): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (362, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (362, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (362, 35): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (363, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (363, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (363, 35): Undefined type of expression. Expected type 'SIGNED'.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 18 Errors 2 Warnings  Analysis time :  0.4 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (261, 1): Multiple architecture "Structural" of entity "Processor" found in "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd".
# Error: COMP96_0093: Instruction Decode Execute.vhd : (317, 41): The type of a parameter in a subprogram call does not match to a formal parameter of the "ieee.NUMERIC_STD.TO_SIGNED(ARG : INTEGER; SIZE : NATURAL) return SIGNED" subprogram.
# Error: COMP96_0755: Instruction Decode Execute.vhd : (317, 31): The conversion function "TO_SIGNED" should have only one parameter.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (319, 12): Actual parameter type in port map does not match the type of the formal port 'reg_write_dest'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (318, 12): Actual parameter type in port map does not match the type of the formal port 'reg_read_addr_2'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (332, 18): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (339, 32): Unknown identifier "alu_result_s".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (349, 12): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (362, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (362, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (362, 35): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (363, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (363, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (363, 35): Undefined type of expression. Expected type 'SIGNED'.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 19 Errors 2 Warnings  Analysis time :  0.5 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_write_dest".
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_read_addr_1".
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_read_addr_2".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (261, 1): Multiple architecture "Structural" of entity "Processor" found in "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd".
# Error: COMP96_0093: Instruction Decode Execute.vhd : (317, 41): The type of a parameter in a subprogram call does not match to a formal parameter of the "ieee.NUMERIC_STD.TO_SIGNED(ARG : INTEGER; SIZE : NATURAL) return SIGNED" subprogram.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (317, 12): Actual parameter type in port map does not match the type of the formal port 'reg_read_addr_1'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (332, 18): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (339, 32): Unknown identifier "alu_result_s".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (349, 12): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (362, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (362, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (362, 35): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (363, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (363, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (363, 35): Undefined type of expression. Expected type 'SIGNED'.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 20 Errors 2 Warnings  Analysis time :  0.5 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_write_dest".
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_read_addr_1".
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_read_addr_2".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (261, 1): Multiple architecture "Structural" of entity "Processor" found in "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (332, 18): Unknown identifier "alu_result_s".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (339, 32): Unknown identifier "alu_result_s".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (349, 12): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (362, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (362, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (362, 35): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (363, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (363, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (363, 35): Undefined type of expression. Expected type 'SIGNED'.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 18 Errors 2 Warnings  Analysis time :  0.4 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_write_dest".
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_read_addr_1".
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_read_addr_2".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (261, 1): Multiple architecture "Structural" of entity "Processor" found in "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (329, 13): Actual parameter type in port map does not match the type of the formal port 'sel'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (349, 12): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (362, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (362, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (362, 35): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (363, 35): Unknown identifier "alu_result_s".
# Error: COMP96_0133: Instruction Decode Execute.vhd : (363, 35): Cannot find object declaration.
# Error: COMP96_0077: Instruction Decode Execute.vhd : (363, 35): Undefined type of expression. Expected type 'SIGNED'.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 17 Errors 2 Warnings  Analysis time :  0.4 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_write_dest".
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_read_addr_1".
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_read_addr_2".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (261, 1): Multiple architecture "Structural" of entity "Processor" found in "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (329, 13): Actual parameter type in port map does not match the type of the formal port 'sel'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (349, 12): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 11 Errors 2 Warnings  Analysis time :  0.4 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_write_dest".
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_read_addr_1".
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_read_addr_2".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0015: Instruction Decode Execute.vhd : (334, 13): '(' expected.
# Error: COMP96_0015: Instruction Decode Execute.vhd : (334, 15): ';' expected.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 11 Errors 1 Warnings  Analysis time :  0.6 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_write_dest".
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_read_addr_1".
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_read_addr_2".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (261, 1): Multiple architecture "Structural" of entity "Processor" found in "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd".
# Error: COMP96_0367: Instruction Decode Execute.vhd : (302, 23): Improper array length (3). Expected length is 16.
# Error: COMP96_0078: Instruction Decode Execute.vhd : (355, 22): Unknown identifier "opcode".
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 11 Errors 2 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_write_dest".
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_read_addr_1".
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_read_addr_2".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (261, 1): Multiple architecture "Structural" of entity "Processor" found in "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd".
# Error: COMP96_0078: Instruction Decode Execute.vhd : (355, 22): Unknown identifier "opcode".
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 10 Errors 2 Warnings  Analysis time :  0.4 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_write_dest".
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_read_addr_1".
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_read_addr_2".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (261, 1): Multiple architecture "Structural" of entity "Processor" found in "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (355, 12): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 10 Errors 2 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Error: COMP96_0016: Instruction Decode Execute.vhd : (18, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_write_dest".
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_read_addr_1".
# Error: ELAB1_0021: Instruction Decode Execute.vhd : (145, 0): Types do not match for port "reg_read_addr_2".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (183, 7): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (184, 7): Actual parameter type in port map does not match the type of the formal port 'reg_dst'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (185, 7): Actual parameter type in port map does not match the type of the formal port 'mem_to_reg'.
# Error: COMP96_0100: Instruction Decode Execute.vhd : (186, 7): Actual parameter type in port map does not match the type of the formal port 'alu_op'.
# Error: COMP96_0016: Instruction Decode Execute.vhd : (248, 1): Design unit declaration expected.
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Warning: COMP96_0994: Instruction Decode Execute.vhd : (261, 1): Multiple architecture "Structural" of entity "Processor" found in "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd", "C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd".
# Error: COMP96_0100: Instruction Decode Execute.vhd : (355, 12): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on the entity).
# Compile failure 10 Errors 2 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work Simple_Processor -2002  $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/sixteen_bit_adder.vhd $dsn/src/sixteen_bit_subtractor.vhd $dsn/src/sixteen_bit_multiplier.vhd $dsn/src/sixteen_bit_multiplexer.vhd $dsn/src/ALU.vhd "$dsn/src/Data Memory.vhd" "$dsn/src/Register File.vhd" "$dsn/src/Control Unit.vhd" "$dsn/src/Instruction Memory.vhd" "$dsn/src/Instruction Fetch.vhd" "$dsn/src/Instruction Decode Execute.vhd" $dsn/src/Testbench/tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/full_adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/sixteen_bit_multiplexer.vhd
# Compile Entity "mux_16bit"
# Compile Architecture "structural" of Entity "mux_16bit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/ALU.vhd
# Compile Entity "alu"
# Compile Architecture "structural" of Entity "ALU"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Data Memory.vhd
# Compile Entity "DataMemory"
# Compile Architecture "Behavioral" of Entity "DataMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Control Unit.vhd
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Memory.vhd
# Compile Entity "InstructionMemory"
# Compile Architecture "Behavioral" of Entity "InstructionMemory"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Fetch.vhd
# Compile Entity "InstructionFetch"
# Compile Architecture "Behavioral" of Entity "InstructionFetch"
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Instruction Decode Execute.vhd
# Compile Entity "Processor"
# Compile Architecture "Structural" of Entity "Processor"
# Error: COMP96_0100: Instruction Decode Execute.vhd : (122, 12): Actual parameter type in port map does not match the type of the formal port 'opcode'.
# File: C:/My_Designs/ece443_finalproject/Simple_Processor/Simple Processor/src/Testbench/tb.vhd
# Compile Entity "tb"
# Compile Architecture "behavior" of Entity "tb"
# Warning: ELAB1_0026: Testbench/tb.vhd : (41, 0): There is no default binding for component "Processor". (Port "pc_out" is not on t