amemory[0]=8454153
memory[1]=8519690
memory[2]=655363
memory[3]=6029317
memory[4]=3342343
memory[5]=16777217
memory[6]=10354698
memory[7]=15859724
memory[8]=25165824
memory[9]=1
memory[10]=2
memory[11]=3
memory[12]=4
memory[13]=5
memory[14]=6
memory[15]=7
memory[16]=8
memory[17]=9
memory[18]=10
memory[19]=11
20 memory words
	instruction memory:
		instrMem[ 0 ] lw 0 1 9
		instrMem[ 1 ] lw 0 2 10
		instrMem[ 2 ] add 1 2 3
		instrMem[ 3 ] nand 3 4 5
		instrMem[ 4 ] add 6 3 7
		instrMem[ 5 ] beq 0 0 1
		instrMem[ 6 ] lw 3 6 10
		instrMem[ 7 ] sw 6 2 12
		instrMem[ 8 ] halt 0 0 0
		instrMem[ 9 ] add 0 0 1
		instrMem[ 10 ] add 0 0 2
		instrMem[ 11 ] add 0 0 3
		instrMem[ 12 ] add 0 0 4
		instrMem[ 13 ] add 0 0 5
		instrMem[ 14 ] add 0 0 6
		instrMem[ 15 ] add 0 0 7
		instrMem[ 16 ] add 0 0 8
		instrMem[ 17 ] add 0 0 9
		instrMem[ 18 ] add 0 0 10
		instrMem[ 19 ] add 0 0 11


@@@
state before cycle 0 starts
	pc 0
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 6029317
		dataMem[ 4 ] 3342343
		dataMem[ 5 ] 16777217
		dataMem[ 6 ] 10354698
		dataMem[ 7 ] 15859724
		dataMem[ 8 ] 25165824
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
		dataMem[ 12 ] 4
		dataMem[ 13 ] 5
		dataMem[ 14 ] 6
		dataMem[ 15 ] 7
		dataMem[ 16 ] 8
		dataMem[ 17 ] 9
		dataMem[ 18 ] 10
		dataMem[ 19 ] 11
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 6
	IDEX:
		instruction noop 0 0 0
		pcPlus1 1685382482
		readRegA -1217190323
		readRegB -1218982993
		offset -1217227300
	EXMEM:
		instruction noop 0 0 0
		branchTarget -1217093644
		aluResult -1074837796
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 2
	WBEND:
		instruction noop 0 0 0
		writeData -1217234240

@@@
state before cycle 1 starts
	pc 1
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 6029317
		dataMem[ 4 ] 3342343
		dataMem[ 5 ] 16777217
		dataMem[ 6 ] 10354698
		dataMem[ 7 ] 15859724
		dataMem[ 8 ] 25165824
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
		dataMem[ 12 ] 4
		dataMem[ 13 ] 5
		dataMem[ 14 ] 6
		dataMem[ 15 ] 7
		dataMem[ 16 ] 8
		dataMem[ 17 ] 9
		dataMem[ 18 ] 10
		dataMem[ 19 ] 11
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 1 9
		pcPlus1 1
	IDEX:
		instruction noop 0 0 0
		pcPlus1 6
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 468155182
		aluResult 1858793980
		readRegB -1218982993
	MEMWB:
		instruction noop 0 0 0
		writeData 2
	WBEND:
		instruction noop 0 0 0
		writeData 2

@@@
state before cycle 2 starts
	pc 2
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 6029317
		dataMem[ 4 ] 3342343
		dataMem[ 5 ] 16777217
		dataMem[ 6 ] 10354698
		dataMem[ 7 ] 15859724
		dataMem[ 8 ] 25165824
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
		dataMem[ 12 ] 4
		dataMem[ 13 ] 5
		dataMem[ 14 ] 6
		dataMem[ 15 ] 7
		dataMem[ 16 ] 8
		dataMem[ 17 ] 9
		dataMem[ 18 ] 10
		dataMem[ 19 ] 11
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 2 10
		pcPlus1 2
	IDEX:
		instruction lw 0 1 9
		pcPlus1 1
		readRegA 0
		readRegB 0
		offset 9
	EXMEM:
		instruction noop 0 0 0
		branchTarget 6
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 2
	WBEND:
		instruction noop 0 0 0
		writeData 2

@@@
state before cycle 3 starts
	pc 3
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 6029317
		dataMem[ 4 ] 3342343
		dataMem[ 5 ] 16777217
		dataMem[ 6 ] 10354698
		dataMem[ 7 ] 15859724
		dataMem[ 8 ] 25165824
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
		dataMem[ 12 ] 4
		dataMem[ 13 ] 5
		dataMem[ 14 ] 6
		dataMem[ 15 ] 7
		dataMem[ 16 ] 8
		dataMem[ 17 ] 9
		dataMem[ 18 ] 10
		dataMem[ 19 ] 11
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 2 3
		pcPlus1 3
	IDEX:
		instruction lw 0 2 10
		pcPlus1 2
		readRegA 0
		readRegB 0
		offset 10
	EXMEM:
		instruction lw 0 1 9
		branchTarget 10
		aluResult 9
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 2
	WBEND:
		instruction noop 0 0 0
		writeData 2

@@@
state before cycle 4 starts
	pc 3
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 6029317
		dataMem[ 4 ] 3342343
		dataMem[ 5 ] 16777217
		dataMem[ 6 ] 10354698
		dataMem[ 7 ] 15859724
		dataMem[ 8 ] 25165824
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
		dataMem[ 12 ] 4
		dataMem[ 13 ] 5
		dataMem[ 14 ] 6
		dataMem[ 15 ] 7
		dataMem[ 16 ] 8
		dataMem[ 17 ] 9
		dataMem[ 18 ] 10
		dataMem[ 19 ] 11
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 2 3
		pcPlus1 3
	IDEX:
		instruction noop 0 0 0
		pcPlus1 3
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction lw 0 2 10
		branchTarget 12
		aluResult 10
		readRegB 0
	MEMWB:
		instruction lw 0 1 9
		writeData 1
	WBEND:
		instruction noop 0 0 0
		writeData 2

@@@
state before cycle 5 starts
	pc 4
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 6029317
		dataMem[ 4 ] 3342343
		dataMem[ 5 ] 16777217
		dataMem[ 6 ] 10354698
		dataMem[ 7 ] 15859724
		dataMem[ 8 ] 25165824
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
		dataMem[ 12 ] 4
		dataMem[ 13 ] 5
		dataMem[ 14 ] 6
		dataMem[ 15 ] 7
		dataMem[ 16 ] 8
		dataMem[ 17 ] 9
		dataMem[ 18 ] 10
		dataMem[ 19 ] 11
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction nand 3 4 5
		pcPlus1 4
	IDEX:
		instruction add 1 2 3
		pcPlus1 3
		readRegA 0
		readRegB 0
		offset 3
	EXMEM:
		instruction noop 0 0 0
		branchTarget 3
		aluResult 0
		readRegB 0
	MEMWB:
		instruction lw 0 2 10
		writeData 2
	WBEND:
		instruction lw 0 1 9
		writeData 1

@@@
state before cycle 6 starts
	pc 5
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 6029317
		dataMem[ 4 ] 3342343
		dataMem[ 5 ] 16777217
		dataMem[ 6 ] 10354698
		dataMem[ 7 ] 15859724
		dataMem[ 8 ] 25165824
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
		dataMem[ 12 ] 4
		dataMem[ 13 ] 5
		dataMem[ 14 ] 6
		dataMem[ 15 ] 7
		dataMem[ 16 ] 8
		dataMem[ 17 ] 9
		dataMem[ 18 ] 10
		dataMem[ 19 ] 11
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 6 3 7
		pcPlus1 5
	IDEX:
		instruction nand 3 4 5
		pcPlus1 4
		readRegA 0
		readRegB 0
		offset 5
	EXMEM:
		instruction add 1 2 3
		branchTarget 6
		aluResult 3
		readRegB 2
	MEMWB:
		instruction noop 0 0 0
		writeData 2
	WBEND:
		instruction lw 0 2 10
		writeData 2

@@@
state before cycle 7 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 6029317
		dataMem[ 4 ] 3342343
		dataMem[ 5 ] 16777217
		dataMem[ 6 ] 10354698
		dataMem[ 7 ] 15859724
		dataMem[ 8 ] 25165824
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
		dataMem[ 12 ] 4
		dataMem[ 13 ] 5
		dataMem[ 14 ] 6
		dataMem[ 15 ] 7
		dataMem[ 16 ] 8
		dataMem[ 17 ] 9
		dataMem[ 18 ] 10
		dataMem[ 19 ] 11
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 1
		pcPlus1 6
	IDEX:
		instruction add 6 3 7
		pcPlus1 5
		readRegA 0
		readRegB 0
		offset 7
	EXMEM:
		instruction nand 3 4 5
		branchTarget 9
		aluResult -1
		readRegB 0
	MEMWB:
		instruction add 1 2 3
		writeData 3
	WBEND:
		instruction noop 0 0 0
		writeData 2

@@@
state before cycle 8 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 6029317
		dataMem[ 4 ] 3342343
		dataMem[ 5 ] 16777217
		dataMem[ 6 ] 10354698
		dataMem[ 7 ] 15859724
		dataMem[ 8 ] 25165824
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
		dataMem[ 12 ] 4
		dataMem[ 13 ] 5
		dataMem[ 14 ] 6
		dataMem[ 15 ] 7
		dataMem[ 16 ] 8
		dataMem[ 17 ] 9
		dataMem[ 18 ] 10
		dataMem[ 19 ] 11
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 3
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 3 6 10
		pcPlus1 7
	IDEX:
		instruction beq 0 0 1
		pcPlus1 6
		readRegA 0
		readRegB 0
		offset 1
	EXMEM:
		instruction add 6 3 7
		branchTarget 12
		aluResult 3
		readRegB 3
	MEMWB:
		instruction nand 3 4 5
		writeData -1
	WBEND:
		instruction add 1 2 3
		writeData 3

@@@
state before cycle 9 starts
	pc 8
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 6029317
		dataMem[ 4 ] 3342343
		dataMem[ 5 ] 16777217
		dataMem[ 6 ] 10354698
		dataMem[ 7 ] 15859724
		dataMem[ 8 ] 25165824
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
		dataMem[ 12 ] 4
		dataMem[ 13 ] 5
		dataMem[ 14 ] 6
		dataMem[ 15 ] 7
		dataMem[ 16 ] 8
		dataMem[ 17 ] 9
		dataMem[ 18 ] 10
		dataMem[ 19 ] 11
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 3
		reg[ 4 ] 0
		reg[ 5 ] -1
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 6 2 12
		pcPlus1 8
	IDEX:
		instruction lw 3 6 10
		pcPlus1 7
		readRegA 3
		readRegB 0
		offset 10
	EXMEM:
		instruction beq 0 0 1
		branchTarget 7
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 6 3 7
		writeData 3
	WBEND:
		instruction nand 3 4 5
		writeData -1

@@@
state before cycle 10 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 6029317
		dataMem[ 4 ] 3342343
		dataMem[ 5 ] 16777217
		dataMem[ 6 ] 10354698
		dataMem[ 7 ] 15859724
		dataMem[ 8 ] 25165824
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
		dataMem[ 12 ] 4
		dataMem[ 13 ] 5
		dataMem[ 14 ] 6
		dataMem[ 15 ] 7
		dataMem[ 16 ] 8
		dataMem[ 17 ] 9
		dataMem[ 18 ] 10
		dataMem[ 19 ] 11
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 3
		reg[ 4 ] 0
		reg[ 5 ] -1
		reg[ 6 ] 0
		reg[ 7 ] 3
	IFID:
		instruction noop 0 0 0
		pcPlus1 8
	IDEX:
		instruction noop 0 0 0
		pcPlus1 8
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 17
		aluResult 13
		readRegB 0
	MEMWB:
		instruction beq 0 0 1
		writeData 3
	WBEND:
		instruction add 6 3 7
		writeData 3

@@@
state before cycle 11 starts
	pc 8
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 6029317
		dataMem[ 4 ] 3342343
		dataMem[ 5 ] 16777217
		dataMem[ 6 ] 10354698
		dataMem[ 7 ] 15859724
		dataMem[ 8 ] 25165824
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
		dataMem[ 12 ] 4
		dataMem[ 13 ] 5
		dataMem[ 14 ] 6
		dataMem[ 15 ] 7
		dataMem[ 16 ] 8
		dataMem[ 17 ] 9
		dataMem[ 18 ] 10
		dataMem[ 19 ] 11
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 3
		reg[ 4 ] 0
		reg[ 5 ] -1
		reg[ 6 ] 0
		reg[ 7 ] 3
	IFID:
		instruction sw 6 2 12
		pcPlus1 8
	IDEX:
		instruction noop 0 0 0
		pcPlus1 8
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 8
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 3
	WBEND:
		instruction beq 0 0 1
		writeData 3

@@@
state before cycle 12 starts
	pc 9
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 6029317
		dataMem[ 4 ] 3342343
		dataMem[ 5 ] 16777217
		dataMem[ 6 ] 10354698
		dataMem[ 7 ] 15859724
		dataMem[ 8 ] 25165824
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
		dataMem[ 12 ] 4
		dataMem[ 13 ] 5
		dataMem[ 14 ] 6
		dataMem[ 15 ] 7
		dataMem[ 16 ] 8
		dataMem[ 17 ] 9
		dataMem[ 18 ] 10
		dataMem[ 19 ] 11
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 3
		reg[ 4 ] 0
		reg[ 5 ] -1
		reg[ 6 ] 0
		reg[ 7 ] 3
	IFID:
		instruction halt 0 0 0
		pcPlus1 9
	IDEX:
		instruction sw 6 2 12
		pcPlus1 8
		readRegA 0
		readRegB 2
		offset 12
	EXMEM:
		instruction noop 0 0 0
		branchTarget 8
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 3
	WBEND:
		instruction noop 0 0 0
		writeData 3

@@@
state before cycle 13 starts
	pc 10
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 6029317
		dataMem[ 4 ] 3342343
		dataMem[ 5 ] 16777217
		dataMem[ 6 ] 10354698
		dataMem[ 7 ] 15859724
		dataMem[ 8 ] 25165824
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
		dataMem[ 12 ] 4
		dataMem[ 13 ] 5
		dataMem[ 14 ] 6
		dataMem[ 15 ] 7
		dataMem[ 16 ] 8
		dataMem[ 17 ] 9
		dataMem[ 18 ] 10
		dataMem[ 19 ] 11
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 3
		reg[ 4 ] 0
		reg[ 5 ] -1
		reg[ 6 ] 0
		reg[ 7 ] 3
	IFID:
		instruction add 0 0 1
		pcPlus1 10
	IDEX:
		instruction halt 0 0 0
		pcPlus1 9
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction sw 6 2 12
		branchTarget 20
		aluResult 12
		readRegB 2
	MEMWB:
		instruction noop 0 0 0
		writeData 3
	WBEND:
		instruction noop 0 0 0
		writeData 3

@@@
state before cycle 14 starts
	pc 11
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 6029317
		dataMem[ 4 ] 3342343
		dataMem[ 5 ] 16777217
		dataMem[ 6 ] 10354698
		dataMem[ 7 ] 15859724
		dataMem[ 8 ] 25165824
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
		dataMem[ 12 ] 2
		dataMem[ 13 ] 5
		dataMem[ 14 ] 6
		dataMem[ 15 ] 7
		dataMem[ 16 ] 8
		dataMem[ 17 ] 9
		dataMem[ 18 ] 10
		dataMem[ 19 ] 11
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 3
		reg[ 4 ] 0
		reg[ 5 ] -1
		reg[ 6 ] 0
		reg[ 7 ] 3
	IFID:
		instruction add 0 0 2
		pcPlus1 11
	IDEX:
		instruction add 0 0 1
		pcPlus1 10
		readRegA 0
		readRegB 0
		offset 1
	EXMEM:
		instruction halt 0 0 0
		branchTarget 9
		aluResult 0
		readRegB 0
	MEMWB:
		instruction sw 6 2 12
		writeData 3
	WBEND:
		instruction noop 0 0 0
		writeData 3

@@@
state before cycle 15 starts
	pc 12
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 655363
		dataMem[ 3 ] 6029317
		dataMem[ 4 ] 3342343
		dataMem[ 5 ] 16777217
		dataMem[ 6 ] 10354698
		dataMem[ 7 ] 15859724
		dataMem[ 8 ] 25165824
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
		dataMem[ 12 ] 2
		dataMem[ 13 ] 5
		dataMem[ 14 ] 6
		dataMem[ 15 ] 7
		dataMem[ 16 ] 8
		dataMem[ 17 ] 9
		dataMem[ 18 ] 10
		dataMem[ 19 ] 11
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 3
		reg[ 4 ] 0
		reg[ 5 ] -1
		reg[ 6 ] 0
		reg[ 7 ] 3
	IFID:
		instruction add 0 0 3
		pcPlus1 12
	IDEX:
		instruction add 0 0 2
		pcPlus1 11
		readRegA 0
		readRegB 0
		offset 2
	EXMEM:
		instruction add 0 0 1
		branchTarget 11
		aluResult 0
		readRegB 0
	MEMWB:
		instruction halt 0 0 0
		writeData 3
	WBEND:
		instruction sw 6 2 12
		writeData 3
machine halted
total of 15 cycles executed
