# JPEG_verilog
<img width="822" alt="dct_1D_architecture" src="https://user-images.githubusercontent.com/42515992/214253480-6492453b-cd59-426e-bb1e-987d60d12db8.png">
