// Seed: 492746247
module module_0 (
    id_1
);
  inout wor id_1;
  wire id_2;
  assign id_1 = -1 === 1;
  logic id_3;
  assign module_1.id_14 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd37
) (
    input supply1 id_0,
    input uwire id_1,
    output tri1 id_2,
    input uwire id_3[(  -1  ) : 1 'b0],
    input wire id_4,
    input uwire id_5,
    output wand id_6,
    output wor id_7,
    output supply1 id_8,
    output wire id_9,
    output supply0 id_10[id_14 : 1]
    , id_17,
    input supply0 id_11,
    output wire id_12,
    output tri1 id_13[-1 : 1],
    input wand _id_14,
    output supply0 id_15
);
  wire id_18;
  wire id_19, id_20, id_21, \id_22 , id_23;
  wire id_24;
  module_0 modCall_1 (id_21);
  assign id_18 = id_20;
endmodule
