// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module I_calc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        output_r_TDATA,
        output_r_TVALID,
        output_r_TREADY,
        output_r_TLAST,
        simConfig_rowsToSimu_dout,
        simConfig_rowsToSimu_empty_n,
        simConfig_rowsToSimu_read,
        simConfig_BLOCK_NUMBERS_V_dout,
        simConfig_BLOCK_NUMBERS_V_empty_n,
        simConfig_BLOCK_NUMBERS_V_read,
        F_acc_V_data_0_dout,
        F_acc_V_data_0_empty_n,
        F_acc_V_data_0_read,
        F_acc_V_data_1_dout,
        F_acc_V_data_1_empty_n,
        F_acc_V_data_1_read,
        F_acc_V_data_2_dout,
        F_acc_V_data_2_empty_n,
        F_acc_V_data_2_read,
        F_acc_V_data_3_dout,
        F_acc_V_data_3_empty_n,
        F_acc_V_data_3_read,
        V_acc_V_data_0_dout,
        V_acc_V_data_0_empty_n,
        V_acc_V_data_0_read,
        V_acc_V_data_1_dout,
        V_acc_V_data_1_empty_n,
        V_acc_V_data_1_read,
        V_acc_V_data_2_dout,
        V_acc_V_data_2_empty_n,
        V_acc_V_data_2_read,
        V_acc_V_data_3_dout,
        V_acc_V_data_3_empty_n,
        V_acc_V_data_3_read
);

parameter    ap_ST_fsm_state1 = 14'b1;
parameter    ap_ST_fsm_state2 = 14'b10;
parameter    ap_ST_fsm_state3 = 14'b100;
parameter    ap_ST_fsm_pp0_stage0 = 14'b1000;
parameter    ap_ST_fsm_pp0_stage1 = 14'b10000;
parameter    ap_ST_fsm_pp0_stage2 = 14'b100000;
parameter    ap_ST_fsm_pp0_stage3 = 14'b1000000;
parameter    ap_ST_fsm_pp0_stage4 = 14'b10000000;
parameter    ap_ST_fsm_pp0_stage5 = 14'b100000000;
parameter    ap_ST_fsm_pp0_stage6 = 14'b1000000000;
parameter    ap_ST_fsm_pp0_stage7 = 14'b10000000000;
parameter    ap_ST_fsm_state22 = 14'b100000000000;
parameter    ap_ST_fsm_state23 = 14'b1000000000000;
parameter    ap_ST_fsm_state24 = 14'b10000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv26_0 = 26'b00000000000000000000000000;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv26_1 = 26'b1;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_1 = 3'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [31:0] output_r_TDATA;
output   output_r_TVALID;
input   output_r_TREADY;
output  [0:0] output_r_TLAST;
input  [26:0] simConfig_rowsToSimu_dout;
input   simConfig_rowsToSimu_empty_n;
output   simConfig_rowsToSimu_read;
input  [26:0] simConfig_BLOCK_NUMBERS_V_dout;
input   simConfig_BLOCK_NUMBERS_V_empty_n;
output   simConfig_BLOCK_NUMBERS_V_read;
input  [31:0] F_acc_V_data_0_dout;
input   F_acc_V_data_0_empty_n;
output   F_acc_V_data_0_read;
input  [31:0] F_acc_V_data_1_dout;
input   F_acc_V_data_1_empty_n;
output   F_acc_V_data_1_read;
input  [31:0] F_acc_V_data_2_dout;
input   F_acc_V_data_2_empty_n;
output   F_acc_V_data_2_read;
input  [31:0] F_acc_V_data_3_dout;
input   F_acc_V_data_3_empty_n;
output   F_acc_V_data_3_read;
input  [31:0] V_acc_V_data_0_dout;
input   V_acc_V_data_0_empty_n;
output   V_acc_V_data_0_read;
input  [31:0] V_acc_V_data_1_dout;
input   V_acc_V_data_1_empty_n;
output   V_acc_V_data_1_read;
input  [31:0] V_acc_V_data_2_dout;
input   V_acc_V_data_2_empty_n;
output   V_acc_V_data_2_read;
input  [31:0] V_acc_V_data_3_dout;
input   V_acc_V_data_3_empty_n;
output   V_acc_V_data_3_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg simConfig_rowsToSimu_read;
reg simConfig_BLOCK_NUMBERS_V_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg    simConfig_rowsToSimu_blk_n;
reg    simConfig_BLOCK_NUMBERS_V_blk_n;
reg    F_acc_V_data_0_blk_n;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] tmp_35_i_i_reg_525;
reg    F_acc_V_data_1_blk_n;
reg    F_acc_V_data_2_blk_n;
reg    F_acc_V_data_3_blk_n;
reg    V_acc_V_data_0_blk_n;
reg    V_acc_V_data_1_blk_n;
reg    V_acc_V_data_2_blk_n;
reg    V_acc_V_data_3_blk_n;
reg   [31:0] V_temp_data_i_i_load_3_reg_238;
reg   [31:0] F_temp_data_i_i_load_3_reg_250;
reg   [31:0] V_temp_data_i_i_load_2_reg_262;
reg   [31:0] F_temp_data_i_i_load_2_reg_274;
reg   [31:0] V_temp_data_i_i_load_1_reg_286;
reg   [31:0] F_temp_data_i_i_load_1_reg_298;
reg   [31:0] V_temp_data_i_i_load_reg_310;
reg   [31:0] F_temp_data_i_i_load_reg_322;
reg   [25:0] block_i_i_reg_334;
reg   [26:0] simConfig_BLOCK_NUMB_reg_458;
reg    ap_condition_135;
reg   [26:0] simConfig_rowsToSimu_8_reg_463;
wire   [25:0] RowOfBlocks_V_1_fu_393_p2;
reg   [25:0] RowOfBlocks_V_1_reg_520;
wire   [0:0] ap_CS_fsm_state2;
wire   [0:0] tmp_35_i_i_fu_403_p2;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525;
reg   [0:0] ap_pipeline_reg_pp0_iter2_tmp_35_i_i_reg_525;
wire   [25:0] block_fu_408_p2;
reg   [25:0] block_reg_529;
reg   [31:0] tmp_data_0_reg_534;
wire    F_acc_V_data_00_status;
wire    V_acc_V_data_00_status;
reg    ap_condition_188;
reg   [31:0] tmp_data_1_reg_539;
reg   [31:0] tmp_data_2_reg_544;
reg   [31:0] tmp_data_3_reg_549;
reg   [31:0] tmp_data_0_9_reg_554;
reg   [31:0] tmp_data_1_9_reg_559;
reg   [31:0] tmp_data_2_9_reg_564;
reg   [31:0] tmp_data_3_9_reg_569;
wire   [31:0] grp_fu_372_p2;
reg   [31:0] tmp_53_i_i_reg_574;
reg    ap_enable_reg_pp0_iter1;
reg   [31:0] tmp_54_i_i_reg_580;
wire   [0:0] ap_CS_fsm_pp0_stage2;
reg   [31:0] tmp_53_1_i_i_reg_586;
wire   [0:0] ap_CS_fsm_pp0_stage3;
reg   [31:0] tmp_54_1_i_i_reg_592;
wire   [0:0] ap_CS_fsm_pp0_stage4;
reg   [31:0] tmp_53_2_i_i_reg_598;
wire   [0:0] ap_CS_fsm_pp0_stage5;
reg   [31:0] tmp_54_2_i_i_reg_604;
wire   [0:0] ap_CS_fsm_pp0_stage6;
reg   [31:0] tmp_53_3_i_i_reg_610;
wire   [0:0] ap_CS_fsm_pp0_stage7;
reg   [31:0] tmp_54_3_i_i_reg_616;
reg    ap_enable_reg_pp0_iter2;
wire   [2:0] row_fu_452_p2;
reg   [2:0] row_reg_625;
wire   [0:0] ap_CS_fsm_state23;
wire   [0:0] ap_CS_fsm_state3;
reg   [1:0] F_temp_data_address0;
reg    F_temp_data_ce0;
reg    F_temp_data_we0;
reg   [31:0] F_temp_data_d0;
wire   [31:0] F_temp_data_q0;
reg   [1:0] F_temp_data_address1;
reg    F_temp_data_ce1;
reg    F_temp_data_we1;
reg   [31:0] F_temp_data_d1;
reg   [1:0] V_temp_data_address0;
reg    V_temp_data_ce0;
reg    V_temp_data_we0;
reg   [31:0] V_temp_data_d0;
wire   [31:0] V_temp_data_q0;
reg   [1:0] V_temp_data_address1;
reg    V_temp_data_ce1;
reg    V_temp_data_we1;
reg   [31:0] V_temp_data_d1;
wire    grp_getTotalCurrent_fu_357_ap_start;
wire    grp_getTotalCurrent_fu_357_ap_done;
wire    grp_getTotalCurrent_fu_357_ap_idle;
wire    grp_getTotalCurrent_fu_357_ap_ready;
wire   [31:0] grp_getTotalCurrent_fu_357_output_r_TDATA;
wire    grp_getTotalCurrent_fu_357_output_r_TVALID;
wire   [0:0] grp_getTotalCurrent_fu_357_output_r_TLAST;
wire   [1:0] grp_getTotalCurrent_fu_357_F_temp_data_address0;
wire    grp_getTotalCurrent_fu_357_F_temp_data_ce0;
wire   [1:0] grp_getTotalCurrent_fu_357_V_temp_data_address0;
wire    grp_getTotalCurrent_fu_357_V_temp_data_ce0;
reg   [25:0] RowOfBlocks_V_reg_226;
wire   [0:0] exitcond_i_i_fu_446_p2;
reg   [31:0] V_temp_data_i_i_load_3_phi_fu_242_p4;
reg   [31:0] F_temp_data_i_i_load_3_phi_fu_254_p4;
reg   [31:0] V_temp_data_i_i_load_2_phi_fu_266_p4;
reg   [31:0] F_temp_data_i_i_load_2_phi_fu_278_p4;
reg   [31:0] V_temp_data_i_i_load_1_phi_fu_290_p4;
reg   [31:0] F_temp_data_i_i_load_1_phi_fu_302_p4;
reg   [31:0] V_temp_data_i_i_load_phi_fu_314_p4;
reg   [31:0] F_temp_data_i_i_load_phi_fu_326_p4;
reg   [25:0] block_i_i_phi_fu_338_p4;
reg   [2:0] val_assign_reg_345;
wire   [0:0] ap_CS_fsm_state24;
wire   [0:0] ap_CS_fsm_state22;
reg    ap_reg_grp_getTotalCurrent_fu_357_ap_start;
reg    F_acc_V_data_00_update;
reg    V_acc_V_data_00_update;
wire   [0:0] tmp_i_i_fu_388_p2;
reg   [31:0] grp_fu_372_p0;
reg   [31:0] grp_fu_372_p1;
wire   [26:0] RowOfBlocks_V_cast_i_fu_384_p1;
wire   [26:0] block_i_i_cast_fu_399_p1;
reg    grp_fu_372_ce;
reg   [13:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 14'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_reg_grp_getTotalCurrent_fu_357_ap_start = 1'b0;
end

I_calc_F_temp_data #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
F_temp_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(F_temp_data_address0),
    .ce0(F_temp_data_ce0),
    .we0(F_temp_data_we0),
    .d0(F_temp_data_d0),
    .q0(F_temp_data_q0),
    .address1(F_temp_data_address1),
    .ce1(F_temp_data_ce1),
    .we1(F_temp_data_we1),
    .d1(F_temp_data_d1)
);

I_calc_F_temp_data #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
V_temp_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(V_temp_data_address0),
    .ce0(V_temp_data_ce0),
    .we0(V_temp_data_we0),
    .d0(V_temp_data_d0),
    .q0(V_temp_data_q0),
    .address1(V_temp_data_address1),
    .ce1(V_temp_data_ce1),
    .we1(V_temp_data_we1),
    .d1(V_temp_data_d1)
);

getTotalCurrent grp_getTotalCurrent_fu_357(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_getTotalCurrent_fu_357_ap_start),
    .ap_done(grp_getTotalCurrent_fu_357_ap_done),
    .ap_idle(grp_getTotalCurrent_fu_357_ap_idle),
    .ap_ready(grp_getTotalCurrent_fu_357_ap_ready),
    .row_V(val_assign_reg_345),
    .output_r_TDATA(grp_getTotalCurrent_fu_357_output_r_TDATA),
    .output_r_TVALID(grp_getTotalCurrent_fu_357_output_r_TVALID),
    .output_r_TREADY(output_r_TREADY),
    .output_r_TLAST(grp_getTotalCurrent_fu_357_output_r_TLAST),
    .RowOfBlocks_V_read(RowOfBlocks_V_reg_226),
    .simConfig_rowsToSimulate_V_read(simConfig_rowsToSimu_8_reg_463),
    .F_temp_data_address0(grp_getTotalCurrent_fu_357_F_temp_data_address0),
    .F_temp_data_ce0(grp_getTotalCurrent_fu_357_F_temp_data_ce0),
    .F_temp_data_q0(F_temp_data_q0),
    .V_temp_data_address0(grp_getTotalCurrent_fu_357_V_temp_data_address0),
    .V_temp_data_ce0(grp_getTotalCurrent_fu_357_V_temp_data_ce0),
    .V_temp_data_q0(V_temp_data_q0)
);

GapJunctionIP_fadvdy #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
GapJunctionIP_fadvdy_x_U201(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_372_p0),
    .din1(grp_fu_372_p1),
    .ce(grp_fu_372_ce),
    .dout(grp_fu_372_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_i_i_fu_388_p2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == tmp_35_i_i_fu_403_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((~(tmp_35_i_i_reg_525 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state3) | ((tmp_35_i_i_reg_525 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_getTotalCurrent_fu_357_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state23) & (1'b0 == exitcond_i_i_fu_446_p2))) begin
            ap_reg_grp_getTotalCurrent_fu_357_ap_start <= 1'b1;
        end else if ((1'b1 == grp_getTotalCurrent_fu_357_ap_ready)) begin
            ap_reg_grp_getTotalCurrent_fu_357_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        F_temp_data_i_i_load_1_reg_298 <= ap_const_lv32_0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        F_temp_data_i_i_load_1_reg_298 <= tmp_53_1_i_i_reg_586;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        F_temp_data_i_i_load_2_reg_274 <= ap_const_lv32_0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        F_temp_data_i_i_load_2_reg_274 <= tmp_53_2_i_i_reg_598;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        F_temp_data_i_i_load_3_reg_250 <= ap_const_lv32_0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        F_temp_data_i_i_load_3_reg_250 <= tmp_53_3_i_i_reg_610;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        F_temp_data_i_i_load_reg_322 <= ap_const_lv32_0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        F_temp_data_i_i_load_reg_322 <= tmp_53_i_i_reg_574;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_135 == 1'b1))) begin
        RowOfBlocks_V_reg_226 <= ap_const_lv26_0;
    end else if (((1'b1 == ap_CS_fsm_state23) & ~(1'b0 == exitcond_i_i_fu_446_p2))) begin
        RowOfBlocks_V_reg_226 <= RowOfBlocks_V_1_reg_520;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        V_temp_data_i_i_load_1_reg_286 <= ap_const_lv32_0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        V_temp_data_i_i_load_1_reg_286 <= tmp_54_1_i_i_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        V_temp_data_i_i_load_2_reg_262 <= ap_const_lv32_0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        V_temp_data_i_i_load_2_reg_262 <= tmp_54_2_i_i_reg_604;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        V_temp_data_i_i_load_3_reg_238 <= ap_const_lv32_0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_188 == 1'b1)) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(1'b0 == ap_pipeline_reg_pp0_iter2_tmp_35_i_i_reg_525))) begin
        V_temp_data_i_i_load_3_reg_238 <= tmp_54_3_i_i_reg_616;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        V_temp_data_i_i_load_reg_310 <= ap_const_lv32_0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        V_temp_data_i_i_load_reg_310 <= tmp_54_i_i_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_i_i_reg_334 <= ap_const_lv26_0;
    end else if ((~(tmp_35_i_i_reg_525 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        block_i_i_reg_334 <= block_reg_529;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        val_assign_reg_345 <= ap_const_lv3_0;
    end else if (((1'b1 == ap_CS_fsm_state24) & ~(1'b0 == grp_getTotalCurrent_fu_357_ap_done))) begin
        val_assign_reg_345 <= row_reg_625;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        RowOfBlocks_V_1_reg_520 <= RowOfBlocks_V_1_fu_393_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525 <= tmp_35_i_i_reg_525;
        ap_pipeline_reg_pp0_iter2_tmp_35_i_i_reg_525 <= ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525;
        tmp_35_i_i_reg_525 <= tmp_35_i_i_fu_403_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        block_reg_529 <= block_fu_408_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        row_reg_625 <= row_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_135 == 1'b1))) begin
        simConfig_BLOCK_NUMB_reg_458 <= simConfig_BLOCK_NUMBERS_V_dout;
        simConfig_rowsToSimu_8_reg_463 <= simConfig_rowsToSimu_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_53_1_i_i_reg_586 <= grp_fu_372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_53_2_i_i_reg_598 <= grp_fu_372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_53_3_i_i_reg_610 <= grp_fu_372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_188 == 1'b1)) & (1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525))) begin
        tmp_53_i_i_reg_574 <= grp_fu_372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_54_1_i_i_reg_592 <= grp_fu_372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_54_2_i_i_reg_604 <= grp_fu_372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        tmp_54_3_i_i_reg_616 <= grp_fu_372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_54_i_i_reg_580 <= grp_fu_372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & ~(tmp_35_i_i_reg_525 == 1'b0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_188 == 1'b1)))) begin
        tmp_data_0_9_reg_554 <= V_acc_V_data_0_dout;
        tmp_data_0_reg_534 <= F_acc_V_data_0_dout;
        tmp_data_1_9_reg_559 <= V_acc_V_data_1_dout;
        tmp_data_1_reg_539 <= F_acc_V_data_1_dout;
        tmp_data_2_9_reg_564 <= V_acc_V_data_2_dout;
        tmp_data_2_reg_544 <= F_acc_V_data_2_dout;
        tmp_data_3_9_reg_569 <= V_acc_V_data_3_dout;
        tmp_data_3_reg_549 <= F_acc_V_data_3_dout;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(tmp_35_i_i_reg_525 == 1'b0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_188 == 1'b1)))) begin
        F_acc_V_data_00_update = 1'b1;
    end else begin
        F_acc_V_data_00_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(tmp_35_i_i_reg_525 == 1'b0))) begin
        F_acc_V_data_0_blk_n = F_acc_V_data_0_empty_n;
    end else begin
        F_acc_V_data_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(tmp_35_i_i_reg_525 == 1'b0))) begin
        F_acc_V_data_1_blk_n = F_acc_V_data_1_empty_n;
    end else begin
        F_acc_V_data_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(tmp_35_i_i_reg_525 == 1'b0))) begin
        F_acc_V_data_2_blk_n = F_acc_V_data_2_empty_n;
    end else begin
        F_acc_V_data_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(tmp_35_i_i_reg_525 == 1'b0))) begin
        F_acc_V_data_3_blk_n = F_acc_V_data_3_empty_n;
    end else begin
        F_acc_V_data_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        F_temp_data_address0 = ap_const_lv64_3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        F_temp_data_address0 = ap_const_lv64_1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        F_temp_data_address0 = ap_const_lv64_2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        F_temp_data_address0 = ap_const_lv64_0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        F_temp_data_address0 = grp_getTotalCurrent_fu_357_F_temp_data_address0;
    end else begin
        F_temp_data_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        F_temp_data_address1 = ap_const_lv64_2;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        F_temp_data_address1 = ap_const_lv64_0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        F_temp_data_address1 = ap_const_lv64_3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        F_temp_data_address1 = ap_const_lv64_1;
    end else begin
        F_temp_data_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2)) | (1'b1 == ap_CS_fsm_state3))) begin
        F_temp_data_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        F_temp_data_ce0 = grp_getTotalCurrent_fu_357_F_temp_data_ce0;
    end else begin
        F_temp_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (1'b1 == ap_CS_fsm_state3))) begin
        F_temp_data_ce1 = 1'b1;
    end else begin
        F_temp_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        F_temp_data_d0 = tmp_53_3_i_i_reg_610;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        F_temp_data_d0 = tmp_53_1_i_i_reg_586;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        F_temp_data_d0 = ap_const_lv32_0;
    end else begin
        F_temp_data_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        F_temp_data_d1 = tmp_53_2_i_i_reg_598;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        F_temp_data_d1 = tmp_53_i_i_reg_574;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        F_temp_data_d1 = ap_const_lv32_0;
    end else begin
        F_temp_data_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        F_temp_data_i_i_load_1_phi_fu_302_p4 = tmp_53_1_i_i_reg_586;
    end else begin
        F_temp_data_i_i_load_1_phi_fu_302_p4 = F_temp_data_i_i_load_1_reg_298;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        F_temp_data_i_i_load_2_phi_fu_278_p4 = tmp_53_2_i_i_reg_598;
    end else begin
        F_temp_data_i_i_load_2_phi_fu_278_p4 = F_temp_data_i_i_load_2_reg_274;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        F_temp_data_i_i_load_3_phi_fu_254_p4 = tmp_53_3_i_i_reg_610;
    end else begin
        F_temp_data_i_i_load_3_phi_fu_254_p4 = F_temp_data_i_i_load_3_reg_250;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        F_temp_data_i_i_load_phi_fu_326_p4 = tmp_53_i_i_reg_574;
    end else begin
        F_temp_data_i_i_load_phi_fu_326_p4 = F_temp_data_i_i_load_reg_322;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_enable_reg_pp0_iter2)) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & ~(1'b0 == tmp_i_i_fu_388_p2)))) begin
        F_temp_data_we0 = 1'b1;
    end else begin
        F_temp_data_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & ~(1'b0 == tmp_i_i_fu_388_p2)))) begin
        F_temp_data_we1 = 1'b1;
    end else begin
        F_temp_data_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(tmp_35_i_i_reg_525 == 1'b0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_188 == 1'b1)))) begin
        V_acc_V_data_00_update = 1'b1;
    end else begin
        V_acc_V_data_00_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(tmp_35_i_i_reg_525 == 1'b0))) begin
        V_acc_V_data_0_blk_n = V_acc_V_data_0_empty_n;
    end else begin
        V_acc_V_data_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(tmp_35_i_i_reg_525 == 1'b0))) begin
        V_acc_V_data_1_blk_n = V_acc_V_data_1_empty_n;
    end else begin
        V_acc_V_data_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(tmp_35_i_i_reg_525 == 1'b0))) begin
        V_acc_V_data_2_blk_n = V_acc_V_data_2_empty_n;
    end else begin
        V_acc_V_data_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(tmp_35_i_i_reg_525 == 1'b0))) begin
        V_acc_V_data_3_blk_n = V_acc_V_data_3_empty_n;
    end else begin
        V_acc_V_data_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        V_temp_data_address0 = ap_const_lv64_3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        V_temp_data_address0 = ap_const_lv64_1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        V_temp_data_address0 = ap_const_lv64_2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        V_temp_data_address0 = ap_const_lv64_0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        V_temp_data_address0 = grp_getTotalCurrent_fu_357_V_temp_data_address0;
    end else begin
        V_temp_data_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        V_temp_data_address1 = ap_const_lv64_2;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        V_temp_data_address1 = ap_const_lv64_0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        V_temp_data_address1 = ap_const_lv64_3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        V_temp_data_address1 = ap_const_lv64_1;
    end else begin
        V_temp_data_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_pp0_stage1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_188 == 1'b1)) & (1'b1 == ap_enable_reg_pp0_iter2)))) begin
        V_temp_data_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        V_temp_data_ce0 = grp_getTotalCurrent_fu_357_V_temp_data_ce0;
    end else begin
        V_temp_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (1'b1 == ap_CS_fsm_state3))) begin
        V_temp_data_ce1 = 1'b1;
    end else begin
        V_temp_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        V_temp_data_d0 = tmp_54_3_i_i_reg_616;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        V_temp_data_d0 = tmp_54_1_i_i_reg_592;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        V_temp_data_d0 = ap_const_lv32_0;
    end else begin
        V_temp_data_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        V_temp_data_d1 = tmp_54_2_i_i_reg_604;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        V_temp_data_d1 = tmp_54_i_i_reg_580;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        V_temp_data_d1 = ap_const_lv32_0;
    end else begin
        V_temp_data_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        V_temp_data_i_i_load_1_phi_fu_290_p4 = tmp_54_1_i_i_reg_592;
    end else begin
        V_temp_data_i_i_load_1_phi_fu_290_p4 = V_temp_data_i_i_load_1_reg_286;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        V_temp_data_i_i_load_2_phi_fu_266_p4 = tmp_54_2_i_i_reg_604;
    end else begin
        V_temp_data_i_i_load_2_phi_fu_266_p4 = V_temp_data_i_i_load_2_reg_262;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(1'b0 == ap_pipeline_reg_pp0_iter2_tmp_35_i_i_reg_525))) begin
        V_temp_data_i_i_load_3_phi_fu_242_p4 = tmp_54_3_i_i_reg_616;
    end else begin
        V_temp_data_i_i_load_3_phi_fu_242_p4 = V_temp_data_i_i_load_3_reg_238;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        V_temp_data_i_i_load_phi_fu_314_p4 = tmp_54_i_i_reg_580;
    end else begin
        V_temp_data_i_i_load_phi_fu_314_p4 = V_temp_data_i_i_load_reg_310;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_pp0_stage1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_188 == 1'b1)) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(1'b0 == ap_pipeline_reg_pp0_iter2_tmp_35_i_i_reg_525)) | ((1'b1 == ap_CS_fsm_state2) & ~(1'b0 == tmp_i_i_fu_388_p2)))) begin
        V_temp_data_we0 = 1'b1;
    end else begin
        V_temp_data_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_35_i_i_reg_525) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & ~(1'b0 == tmp_i_i_fu_388_p2)))) begin
        V_temp_data_we1 = 1'b1;
    end else begin
        V_temp_data_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_i_i_fu_388_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_i_i_fu_388_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_35_i_i_reg_525 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        block_i_i_phi_fu_338_p4 = block_reg_529;
    end else begin
        block_i_i_phi_fu_338_p4 = block_i_i_reg_334;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) | ((1'b1 == ap_CS_fsm_pp0_stage1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_188 == 1'b1))) | (1'b1 == ap_CS_fsm_pp0_stage2) | (1'b1 == ap_CS_fsm_pp0_stage3) | (1'b1 == ap_CS_fsm_pp0_stage4) | (1'b1 == ap_CS_fsm_pp0_stage5) | (1'b1 == ap_CS_fsm_pp0_stage6) | (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_372_ce = 1'b1;
    end else begin
        grp_fu_372_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_372_p0 = V_temp_data_i_i_load_3_phi_fu_242_p4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_372_p0 = F_temp_data_i_i_load_3_phi_fu_254_p4;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_372_p0 = V_temp_data_i_i_load_2_phi_fu_266_p4;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_372_p0 = F_temp_data_i_i_load_2_phi_fu_278_p4;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_372_p0 = V_temp_data_i_i_load_1_phi_fu_290_p4;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_372_p0 = F_temp_data_i_i_load_1_phi_fu_302_p4;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_372_p0 = V_temp_data_i_i_load_phi_fu_314_p4;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_372_p0 = F_temp_data_i_i_load_phi_fu_326_p4;
    end else begin
        grp_fu_372_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_372_p1 = tmp_data_3_9_reg_569;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_372_p1 = tmp_data_3_reg_549;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_372_p1 = tmp_data_2_9_reg_564;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_372_p1 = tmp_data_2_reg_544;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_372_p1 = tmp_data_1_9_reg_559;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_372_p1 = tmp_data_1_reg_539;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_372_p1 = tmp_data_0_9_reg_554;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_372_p1 = tmp_data_0_reg_534;
    end else begin
        grp_fu_372_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        simConfig_BLOCK_NUMBERS_V_blk_n = simConfig_BLOCK_NUMBERS_V_empty_n;
    end else begin
        simConfig_BLOCK_NUMBERS_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_135 == 1'b1))) begin
        simConfig_BLOCK_NUMBERS_V_read = 1'b1;
    end else begin
        simConfig_BLOCK_NUMBERS_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        simConfig_rowsToSimu_blk_n = simConfig_rowsToSimu_empty_n;
    end else begin
        simConfig_rowsToSimu_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_135 == 1'b1))) begin
        simConfig_rowsToSimu_read = 1'b1;
    end else begin
        simConfig_rowsToSimu_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_condition_135 == 1'b1)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((1'b0 == tmp_i_i_fu_388_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == tmp_35_i_i_fu_403_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_188 == 1'b1)) & ~((1'b1 == ap_CS_fsm_pp0_stage1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_188 == 1'b1)) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(1'b1 == ap_enable_reg_pp0_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_188 == 1'b1)) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage6;
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
        end
        ap_ST_fsm_pp0_stage7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (~(1'b0 == exitcond_i_i_fu_446_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            if (~(1'b0 == grp_getTotalCurrent_fu_357_ap_done)) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F_acc_V_data_00_status = (F_acc_V_data_0_empty_n & F_acc_V_data_1_empty_n & F_acc_V_data_2_empty_n & F_acc_V_data_3_empty_n);

assign F_acc_V_data_0_read = F_acc_V_data_00_update;

assign F_acc_V_data_1_read = F_acc_V_data_00_update;

assign F_acc_V_data_2_read = F_acc_V_data_00_update;

assign F_acc_V_data_3_read = F_acc_V_data_00_update;

assign RowOfBlocks_V_1_fu_393_p2 = (RowOfBlocks_V_reg_226 + ap_const_lv26_1);

assign RowOfBlocks_V_cast_i_fu_384_p1 = RowOfBlocks_V_reg_226;

assign V_acc_V_data_00_status = (V_acc_V_data_0_empty_n & V_acc_V_data_1_empty_n & V_acc_V_data_2_empty_n & V_acc_V_data_3_empty_n);

assign V_acc_V_data_0_read = V_acc_V_data_00_update;

assign V_acc_V_data_1_read = V_acc_V_data_00_update;

assign V_acc_V_data_2_read = V_acc_V_data_00_update;

assign V_acc_V_data_3_read = V_acc_V_data_00_update;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state22 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_state23 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_state24 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_state3 = ap_CS_fsm[ap_const_lv32_2];

always @ (*) begin
    ap_condition_135 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | (simConfig_BLOCK_NUMBERS_V_empty_n == 1'b0) | (simConfig_rowsToSimu_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_188 = ((~(tmp_35_i_i_reg_525 == 1'b0) & (F_acc_V_data_00_status == 1'b0)) | (~(tmp_35_i_i_reg_525 == 1'b0) & (V_acc_V_data_00_status == 1'b0)));
end

assign block_fu_408_p2 = (block_i_i_phi_fu_338_p4 + ap_const_lv26_1);

assign block_i_i_cast_fu_399_p1 = block_i_i_phi_fu_338_p4;

assign exitcond_i_i_fu_446_p2 = ((val_assign_reg_345 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign grp_getTotalCurrent_fu_357_ap_start = ap_reg_grp_getTotalCurrent_fu_357_ap_start;

assign output_r_TDATA = grp_getTotalCurrent_fu_357_output_r_TDATA;

assign output_r_TLAST = grp_getTotalCurrent_fu_357_output_r_TLAST;

assign output_r_TVALID = grp_getTotalCurrent_fu_357_output_r_TVALID;

assign row_fu_452_p2 = (val_assign_reg_345 + ap_const_lv3_1);

assign tmp_35_i_i_fu_403_p2 = (($signed(block_i_i_cast_fu_399_p1) < $signed(simConfig_BLOCK_NUMB_reg_458)) ? 1'b1 : 1'b0);

assign tmp_i_i_fu_388_p2 = (($signed(RowOfBlocks_V_cast_i_fu_384_p1) < $signed(simConfig_rowsToSimu_8_reg_463)) ? 1'b1 : 1'b0);

endmodule //I_calc
