
---------- Begin Simulation Statistics ----------
final_tick                                23058099375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    407                       # Simulator instruction rate (inst/s)
host_mem_usage                                9581668                       # Number of bytes of host memory used
host_op_rate                                      418                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34341.14                       # Real time elapsed on the host
host_tick_rate                                 342085                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13977715                       # Number of instructions simulated
sim_ops                                      14345359                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011748                       # Number of seconds simulated
sim_ticks                                 11747586875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.472550                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   52877                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                71002                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1006                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6172                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             69671                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9126                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11508                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2382                       # Number of indirect misses.
system.cpu.branchPred.lookups                  124861                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   21287                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2031                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      663064                       # Number of instructions committed
system.cpu.committedOps                        733773                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.839979                       # CPI: cycles per instruction
system.cpu.discardedOps                         17229                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             389894                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            174631                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            75014                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1622832                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.260418                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      991                       # number of quiesce instructions executed
system.cpu.numCycles                          2546152                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       991                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  438948     59.82%     59.82% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2075      0.28%     60.10% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::MemRead                 178108     24.27%     84.38% # Class of committed instruction
system.cpu.op_class_0::MemWrite                114642     15.62%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   733773                       # Class of committed instruction
system.cpu.quiesceCycles                     16249987                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          923320                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1059                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2318                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              462064                       # Transaction distribution
system.membus.trans_dist::ReadResp             463014                       # Transaction distribution
system.membus.trans_dist::WriteReq             272197                       # Transaction distribution
system.membus.trans_dist::WriteResp            272197                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          607                       # Transaction distribution
system.membus.trans_dist::CleanEvict              436                       # Transaction distribution
system.membus.trans_dist::ReadExReq               318                       # Transaction distribution
system.membus.trans_dist::ReadExResp              317                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            262                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           688                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        22504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1448986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1448986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1472100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21884                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       133012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46367408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46367408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46517188                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            736246                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000031                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005589                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  736223    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              736246                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1977336070                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19739375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              585140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3856000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16506160                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2854741370                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1315250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       540672                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       540672                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       943739                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       943739                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9884                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15556                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2891776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2899968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2968822                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46268416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46399488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     47274028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5065319375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             43.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          3267469                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          722                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4056753424                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2566523000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5578678                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4184008                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9762686                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5578678                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4184008                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9762686                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5578678                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9762686                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4184008                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     19525372                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4184008                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9762686                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13946694                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4184008                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1438593                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5622602                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4184008                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13946694                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1438593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19569296                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       461069                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       461069                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       263424                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       263424                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1441792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1448986                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46137344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46367408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       900920                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       900920    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       900920                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2147812070                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2568763000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    472474225                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16736033                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     11157355                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    500367613                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     16736033                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      5593319                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     22329352                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    489210257                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     22329352                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     11157355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    522696965                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16646144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     47644672                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29622272                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47251456                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       520192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8241152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       925696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5332992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     11157355                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2627557159                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1416984116                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4055698630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1500664280                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2521562285                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4022226565                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     11157355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4128221440                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3938546400                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8077925195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       222800                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       239184                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        55700                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        56212                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     18965597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1394669                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     20360267                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      6973347                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      5578678                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     12552025                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     25938944                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      6973347                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     32912291                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     21622824                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      5578678                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     27201501                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      5578678                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     11157355                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     16736033                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     27201501                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     11157355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      5578678                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     43937534                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16768                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18432                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16768                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16768                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          262                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          288                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1427357                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       141646                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1569003                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1427357                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1427357                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1427357                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       141646                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1569003                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29491200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29570928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16646144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16897984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       460800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              462048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          607                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       260096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             264031                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        14641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2510404929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1438593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5333521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2517191685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3306892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16736033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1394669                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1416984116                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1438421710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3306892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     16750674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1394669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3927389045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1438593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5333521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3955613395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    720832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001421275750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          448                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          448                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              829189                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             281203                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      462049                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     264031                       # Number of write requests accepted
system.mem_ctrls.readBursts                    462049                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   264031                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     64                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16500                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15075265995                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2309925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27202372245                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32631.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58881.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       710                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   430921                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  245794                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                462048                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               264031                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  407675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.399838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.208738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.029825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1112      2.26%      2.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1179      2.39%      4.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          667      1.35%      6.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          782      1.59%      7.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          917      1.86%      9.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          786      1.59%     11.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          668      1.35%     12.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          845      1.71%     14.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42349     85.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49305                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1031.290179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    972.930202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           191     42.63%     42.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.22%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.45%     43.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.45%     43.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           63     14.06%     57.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.22%     58.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.22%     58.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     40.62%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.22%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           448                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     589.379464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    176.460768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    498.675973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            185     41.29%     41.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      0.89%     42.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             1      0.22%     42.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.22%     42.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.45%     43.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.45%     43.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           17      3.79%     47.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          236     52.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           448                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29567040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16898688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29570992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16897984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2516.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1438.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2517.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1438.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11747668125                       # Total gap between requests
system.mem_ctrls.avgGap                      16179.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29487104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16646144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14641.304791372313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2510056262.086591243744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1438593.319617395755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5338968.816946927458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3453985.948922807816                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16736032.862919347361                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1307502.567415573867                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1416984115.727171421051                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       460800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          980                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          607                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       260096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       210020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27133750955                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     27476180                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40935090                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9982078235                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3078636505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     52811750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 222090711350                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     52505.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58884.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    103683.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41770.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16444939.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1002160.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    206295.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    853879.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24334240.725000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         16980986.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        840282506.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       366952369.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     112457356.200006                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     227199516.225004                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     63405036.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1651612011.899988                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        140.591598                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3223391030                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    635460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7890754345                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1982                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           991                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10248877.396569                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    14860776.420576                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          991    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       293000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    411248625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             991                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12901461875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10156637500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       243503                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           243503                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       243503                       # number of overall hits
system.cpu.icache.overall_hits::total          243503                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          262                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            262                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          262                       # number of overall misses
system.cpu.icache.overall_misses::total           262                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11375000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11375000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11375000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11375000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       243765                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       243765                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       243765                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       243765                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43416.030534                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43416.030534                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43416.030534                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43416.030534                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          262                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          262                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          262                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          262                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10960625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10960625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10960625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10960625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41834.446565                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41834.446565                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41834.446565                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41834.446565                       # average overall mshr miss latency
system.cpu.icache.replacements                     86                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       243503                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          243503                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          262                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           262                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11375000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11375000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       243765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       243765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43416.030534                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43416.030534                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          262                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          262                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10960625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10960625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41834.446565                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41834.446565                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.761102                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              297038                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                86                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3453.930233                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.761102                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.800315                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.800315                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            487792                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           487792                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       282809                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           282809                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       282809                       # number of overall hits
system.cpu.dcache.overall_hits::total          282809                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1292                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1292                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1292                       # number of overall misses
system.cpu.dcache.overall_misses::total          1292                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     96092500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     96092500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     96092500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     96092500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       284101                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       284101                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       284101                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       284101                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004548                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004548                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004548                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004548                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        74375                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        74375                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        74375                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        74375                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          607                       # number of writebacks
system.cpu.dcache.writebacks::total               607                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          286                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          286                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1006                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1006                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1006                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1006                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9768                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9768                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74122750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74122750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74122750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74122750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003541                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003541                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003541                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003541                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73680.666004                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73680.666004                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73680.666004                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73680.666004                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2212.018837                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2212.018837                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    957                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       178074                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          178074                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          688                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           688                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     52075000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     52075000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       178762                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       178762                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003849                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003849                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75690.406977                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75690.406977                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          688                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          688                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          995                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          995                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50996000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50996000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003849                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003849                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74122.093023                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74122.093023                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21715.577889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21715.577889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       104735                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         104735                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          604                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          604                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     44017500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     44017500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       105339                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       105339                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72876.655629                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72876.655629                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          286                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          286                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          318                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          318                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8773                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8773                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23126750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23126750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003019                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003019                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72725.628931                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72725.628931                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           490.482334                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               22707                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               957                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.727273                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   490.482334                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.957973                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957973                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1137409                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1137409                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23058099375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                23058858125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    407                       # Simulator instruction rate (inst/s)
host_mem_usage                                9581668                       # Number of bytes of host memory used
host_op_rate                                      418                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34341.24                       # Real time elapsed on the host
host_tick_rate                                 342106                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13978199                       # Number of instructions simulated
sim_ops                                      14345960                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011748                       # Number of seconds simulated
sim_ticks                                 11748345625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.416151                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   52895                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                71080                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1007                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6185                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             69689                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9126                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11509                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2383                       # Number of indirect misses.
system.cpu.branchPred.lookups                  124975                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   21322                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2031                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      663548                       # Number of instructions committed
system.cpu.committedOps                        734374                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.839008                       # CPI: cycles per instruction
system.cpu.discardedOps                         17268                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             390259                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            174778                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            75062                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1623362                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.260484                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      991                       # number of quiesce instructions executed
system.cpu.numCycles                          2547366                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       991                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  439295     59.82%     59.82% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2075      0.28%     60.10% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.10% # Class of committed instruction
system.cpu.op_class_0::MemRead                 178250     24.27%     84.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite                114753     15.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   734374                       # Class of committed instruction
system.cpu.quiesceCycles                     16249987                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          924004                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1067                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2332                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              462064                       # Transaction distribution
system.membus.trans_dist::ReadResp             463020                       # Transaction distribution
system.membus.trans_dist::WriteReq             272197                       # Transaction distribution
system.membus.trans_dist::WriteResp            272197                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          611                       # Transaction distribution
system.membus.trans_dist::CleanEvict              438                       # Transaction distribution
system.membus.trans_dist::ReadExReq               319                       # Transaction distribution
system.membus.trans_dist::ReadExResp              319                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            265                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           691                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        22518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1448986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1448986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1472121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21884                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       133588                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46367408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46367408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46517956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            736254                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000034                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005827                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  736229    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      25      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              736254                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1977364320                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19739375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              593968                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3856000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16534910                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2854741370                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1330250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       540672                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       540672                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       943739                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       943739                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9884                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15556                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2891776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2899968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2968822                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46268416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46399488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     47274028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5065319375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             43.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          3267469                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          722                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4056753424                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2566523000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5578317                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4183738                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9762055                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5578317                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4183738                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9762055                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5578317                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9762055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4183738                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     19524111                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4183738                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9762055                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13945793                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4183738                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1438500                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5622238                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4183738                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13945793                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1438500                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19568032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       461069                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       461069                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       263424                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       263424                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1441792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1448986                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46137344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46367408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       900920                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       900920    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       900920                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2147812070                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2568763000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    472443711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16734952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     11156635                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    500335297                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     16734952                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      5592958                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     22327910                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    489178663                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     22327910                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     11156635                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    522663207                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16646144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     47644672                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29622272                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47251456                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       520192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8241152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       925696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5332992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     11156635                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2627387462                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1416892602                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4055436699                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1500567362                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2521399433                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4021966795                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     11156635                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4127954824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3938292035                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8077403494                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       222800                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       239184                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        55700                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        56212                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     18964372                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1394579                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     20358952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      6972897                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      5578317                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     12551214                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     25937269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      6972897                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     32910166                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     21621427                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      5578317                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     27199745                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      5578317                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     11156635                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     16734952                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     27199745                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     11156635                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      5578317                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     43934697                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16960                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16960                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          265                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          292                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1443608                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       147085                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1590692                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1443608                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1443608                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1443608                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       147085                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1590692                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29491200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29571184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16646144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16898240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       460800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              462052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          611                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       260096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             264035                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        14640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2510242799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1438500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5354967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2517050906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3328469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16734952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1394579                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1416892602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1438350602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3328469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     16749592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1394579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3927135400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1438500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5354967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3955401508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    720832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001421275750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          448                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          448                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              829199                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             281203                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      462052                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     264035                       # Number of write requests accepted
system.mem_ctrls.readBursts                    462052                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   264035                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     64                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16500                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15075265995                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2309940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27202450995                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32631.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58881.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       710                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   430924                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  245794                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                462051                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               264035                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  407675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.399838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.208738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.029825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1112      2.26%      2.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1179      2.39%      4.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          667      1.35%      6.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          782      1.59%      7.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          917      1.86%      9.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          786      1.59%     11.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          668      1.35%     12.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          845      1.71%     14.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42349     85.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49305                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1031.290179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    972.930202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           191     42.63%     42.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.22%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.45%     43.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.45%     43.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           63     14.06%     57.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.22%     58.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.22%     58.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     40.62%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.22%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           448                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     589.379464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    176.460768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    498.675973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            185     41.29%     41.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      0.89%     42.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             1      0.22%     42.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.22%     42.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.45%     43.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.45%     43.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           17      3.79%     47.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          236     52.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           448                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29567232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16898688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29571184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16898240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2516.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1438.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2517.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1438.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11748408750                       # Total gap between requests
system.mem_ctrls.avgGap                      16180.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29487104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16646144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14640.359203766615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2509894153.714089393616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1438500.410137533676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5354966.733880030923                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3453762.878209501039                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16734951.990314805880                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1307418.124243344180                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1416892601.846653699875                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       460800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          983                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          611                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       260096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       210020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27133750955                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     27476180                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41013840                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9982078235                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3078636505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     52811750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 222090711350                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     52505.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58884.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    103683.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41723.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16337280.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1002160.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    206295.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    853879.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24334240.725000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         16980986.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        840289781.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       366952369.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     112457356.200006                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     227220025.237504                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     63405036.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1651639795.912488                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        140.584883                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3223391030                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    635460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7891513095                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1982                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           991                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10248877.396569                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    14860776.420576                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          991    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       293000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    411248625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             991                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12902220625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10156637500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       243677                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           243677                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       243677                       # number of overall hits
system.cpu.icache.overall_hits::total          243677                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          265                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            265                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          265                       # number of overall misses
system.cpu.icache.overall_misses::total           265                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11505625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11505625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11505625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11505625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       243942                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       243942                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       243942                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       243942                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43417.452830                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43417.452830                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43417.452830                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43417.452830                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          265                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          265                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          265                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          265                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11086625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11086625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11086625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11086625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001086                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41836.320755                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41836.320755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41836.320755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41836.320755                       # average overall mshr miss latency
system.cpu.icache.replacements                     87                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       243677                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          243677                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          265                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           265                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11505625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11505625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       243942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       243942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43417.452830                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43417.452830                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          265                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          265                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11086625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11086625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41836.320755                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41836.320755                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.763222                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4366460                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               530                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8238.603774                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.763222                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.800319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.800319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            488149                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           488149                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       283074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           283074                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       283074                       # number of overall hits
system.cpu.dcache.overall_hits::total          283074                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1296                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1296                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1296                       # number of overall misses
system.cpu.dcache.overall_misses::total          1296                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     96483375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     96483375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     96483375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     96483375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       284370                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       284370                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       284370                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       284370                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004557                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004557                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004557                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004557                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74447.048611                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74447.048611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74447.048611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74447.048611                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          611                       # number of writebacks
system.cpu.dcache.writebacks::total               611                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          286                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          286                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1010                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1010                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1010                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1010                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9768                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9768                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74424875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74424875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74424875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74424875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003552                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003552                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003552                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003552                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73687.995050                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73687.995050                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73687.995050                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73687.995050                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2212.018837                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2212.018837                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    962                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       178227                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          178227                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          691                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           691                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     52245625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     52245625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       178918                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       178918                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003862                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003862                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75608.719247                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75608.719247                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          691                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          691                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          995                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          995                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51162625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51162625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74041.425470                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74041.425470                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21715.577889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21715.577889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       104847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         104847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          605                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          605                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     44237750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     44237750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       105452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       105452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73120.247934                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73120.247934                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          286                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          286                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          319                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          319                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8773                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8773                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23262250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23262250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003025                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003025                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72922.413793                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72922.413793                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           490.483272                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              285425                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1467                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            194.563736                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   490.483272                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.957975                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957975                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          379                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1138490                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1138490                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23058858125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
