// Seed: 1899764096
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  id_6(
      1'h0, id_2, 1'h0
  );
  assign id_3 = 1;
  id_7(
      .id_0((id_3)), .id_1(1), .id_2(1), .id_3(id_6)
  );
endmodule
module module_1;
  assign id_1 = id_1;
  always
    assume (((1 & id_1)))
    else;
  always begin
    id_1 <= 1'b0;
    id_1 = #1 1;
    id_1 <= id_1 ^ 1'b0;
  end
  wire id_2;
  module_0(
      id_2, id_2, id_2, id_2
  );
  always #1 @(posedge 1);
endmodule
