Core: MebX_Qsys_Project_m2_ddr2_memory_p0 - Instance: SOPC_INST|m2_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.109,0.66
"Bus Turnaround Time (Slow 900mV 85C Model)",5.443,--
"Core (Slow 900mV 85C Model)",0.272,0.139
"Core Recovery/Removal (Slow 900mV 85C Model)",0.551,0.456
"Read Capture (Slow 900mV 85C Model)",0.192,0.144
"Read Resync (Slow 900mV 85C Model)",2.863,5.394
"Write (Slow 900mV 85C Model)",-0.083,-0.083
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.099,0.715
"Bus Turnaround Time (Slow 900mV 0C Model)",5.474,--
"Core (Slow 900mV 0C Model)",0.517,0.259
"Core Recovery/Removal (Slow 900mV 0C Model)",0.863,0.441
"Read Capture (Slow 900mV 0C Model)",0.194,0.146
"Read Resync (Slow 900mV 0C Model)",2.873,5.457
"Write (Slow 900mV 0C Model)",-0.064,-0.064
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.073,0.872
"Bus Turnaround Time (Fast 900mV 0C Model)",5.523,--
"Core (Fast 900mV 0C Model)",0.679,0.145
"Core Recovery/Removal (Fast 900mV 0C Model)",2.253,0.264
"Read Capture (Fast 900mV 0C Model)",0.221,0.173
"Read Resync (Fast 900mV 0C Model)",3.315,5.824
"Write (Fast 900mV 0C Model)",-0.069,-0.069
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
