-------------------------------------------------------------------------------
--
-- Title      : List of local and global libraries visible in Library Manager
-- Active-HDL : 13.0.376.8320
-- Workspace  : prac2_factorial
-- Design     : prac2_factorial
-- Author     : Administrator
-- Company    : UMA
-- Date       : 2022-11-20 16:18:22
--
-------------------------------------------------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Library            | Mode  | Vendor   | Version                                        | Path                                                                                                                                                                | Comment
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
aldec              | RO    | ALDEC    | Aldec Active-HDL                               | C:/Aldec/Active-HDL-Student-Edition/vlib/aldec                                                                                                                      | VHDL PROCEDURES FOR CALLING ASDB, MATLAB, SIGNAL AGENT TASKS FROM THE VHDL CODE, RANDOM PACKAGE
exemplar           | RO    | Mentor   | Mentor Graphics Precision RTL Synthesis 2017.1 | C:/Aldec/Active-HDL-Student-Edition/vlib/exemplar                                                                                                                   | EXEMPLAR VHDL library
uvm_1_1d           | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/uvm-1.1d/lib                                                                                                               | UVM 1.1d Library
uvvm_vvc_framework | RO    | No Data  | Bitvis AS                                      | C:/Aldec/Active-HDL-Student-Edition/vlib/uvvm_vvc_framework                                                                                                         | UVVM 2021.05.26 VVC Framework Utility Library
vl                 | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/vl                                                                                                                         | Standard Verilog library
uvm                | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/uvm-1800.2-2017/lib                                                                                                        | UVM 1800.2-2017 Library
std                | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/std                                                                                                                        | Standard VHDL library
osvvm              | RO    | No Data  | SynthWorks                                     | C:/Aldec/Active-HDL-Student-Edition/vlib/osvvm                                                                                                                      | OSVVM 2021.09 Library
synopsys           | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/synopsys                                                                                                                   | Library containing packages with useful functions for std_logic types objects
uvvm_util          | RO    | No Data  | Bitvis AS                                      | C:/Aldec/Active-HDL-Student-Edition/vlib/uvvm_util                                                                                                                  | UVVM 2021.05.26 VHDL Library
uvm_1800_2_2017    | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/uvm-1800.2-2017/lib                                                                                                        | UVM 1800.2-2017 Library
uvm_1800_2_2020    | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/uvm-1800.2-2020/lib                                                                                                        | UVM 1800.2-2020 Library
uvm_1_2            | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/uvm-1.2/lib                                                                                                                | UVM 1.2 Library
assertions         | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/assertions                                                                                                                 | No Data
vital2000          | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/ieee                                                                                                                       | Standard IEEE packages library
ieee               | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/ieee                                                                                                                       | Standard IEEE packages library
ieee_proposed      | RO    | No Data  | No Data                                        | C:/Aldec/Active-HDL-Student-Edition/vlib/ieee_proposed                                                                                                              | VHDL '93 compatible version of the proposed packages for the IEEE 1076-2008 standard
prac2_factorial    | RW    | No Data  | No Data                                        | C:/Users/victo/Documents/III/SISTEMAS_ELECTRONICOS/PRACTICA_2__FACTORIAL_DE_UN_NUMERO/Prac2__Factorial_(Active-HDL)/prac2_factorial/prac2_factorial/prac2_factorial | No Data
synplify           | RO    | Synopsys | Synopsys FPGA Products N-2017.09               | C:/Aldec/Active-HDL-Student-Edition/vlib/synplify                                                                                                                   | SYNPLIFY VHDL library
xilinxcorelib_ver  | RO    | Xilinx   | Xilinx ISE 14.7                                | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx/ise/xilinxcorelib_ver                                                                                               | XILINXCORELIB Verilog library
xilinxcorelib      | RO    | Xilinx   | Xilinx ISE 14.7                                | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx/ise/xilinxcorelib                                                                                                   | XILINXCORELIB VHDL library
simprim            | RO    | Xilinx   | Xilinx ISE 14.7                                | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx/ise/simprim                                                                                                         | SIMPRIM VHDL library
unimacro           | RO    | Xilinx   | Xilinx ISE 14.7                                | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx/ise/unimacro                                                                                                        | UNIMACRO VHDL library
unisims_ver        | RO    | Xilinx   | Xilinx ISE 14.7                                | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx/ise/unisims_ver                                                                                                     | UNISIM Verilog library
unimacro_ver       | RO    | Xilinx   | Xilinx ISE 14.7                                | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx/ise/unimacro_ver                                                                                                    | UNIMACRO Verilog library
secureip           | RO    | Xilinx   | Xilinx ISE 14.7                                | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx/ise/secureip                                                                                                        | SECUREIP library
cpld_ver           | RO    | Xilinx   | Xilinx ISE 14.7                                | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx/ise/cpld_ver                                                                                                        | CPLD Verilog library
uni9000_ver        | RO    | Xilinx   | Xilinx ISE 14.7                                | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx/ise/uni9000_ver                                                                                                     | UNISIM Verilog library for XC9000 family
cpld               | RO    | Xilinx   | Xilinx ISE 14.7                                | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx/ise/cpld                                                                                                            | CPLD VHDL library
simprims_ver       | RO    | Xilinx   | Xilinx ISE 14.7                                | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx/ise/simprims_ver                                                                                                    | SIMPRIM Verilog library
unisim             | RO    | Xilinx   | Xilinx ISE 14.7                                | C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx/ise/unisim                                                                                                          | UNISIM VHDL library
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

