# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../UART_16550_com.srcs/sources_1/new/all_mod.sv" \
"../../../../UART_16550_com.srcs/sim_1/new/all_mod_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
