\doxysection{tlm\+::tlm\+\_\+bw\+\_\+nonblocking\+\_\+transport\+\_\+if\texorpdfstring{$<$}{<} TRANS, PHASE \texorpdfstring{$>$}{>} Class Template Reference}
\hypertarget{classtlm_1_1tlm__bw__nonblocking__transport__if}{}\label{classtlm_1_1tlm__bw__nonblocking__transport__if}\index{tlm::tlm\_bw\_nonblocking\_transport\_if$<$ TRANS, PHASE $>$@{tlm::tlm\_bw\_nonblocking\_transport\_if$<$ TRANS, PHASE $>$}}


{\ttfamily \#include $<$tlm\+\_\+fw\+\_\+bw\+\_\+ifs.\+h$>$}



Inheritance diagram for tlm\+::tlm\+\_\+bw\+\_\+nonblocking\+\_\+transport\+\_\+if\texorpdfstring{$<$}{<} TRANS, PHASE \texorpdfstring{$>$}{>}\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=203pt]{classtlm_1_1tlm__bw__nonblocking__transport__if__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for tlm\+::tlm\+\_\+bw\+\_\+nonblocking\+\_\+transport\+\_\+if\texorpdfstring{$<$}{<} TRANS, PHASE \texorpdfstring{$>$}{>}\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=203pt]{classtlm_1_1tlm__bw__nonblocking__transport__if__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{namespacetlm_adac10369502c45362dded44267fea971}{tlm\+\_\+sync\+\_\+enum}} \mbox{\hyperlink{classtlm_1_1tlm__bw__nonblocking__transport__if_a3ec41ec9ff402632fae2d9a2c7f91022}{nb\+\_\+transport\+\_\+bw}} (\mbox{\hyperlink{class_sysc_add__pv}{TRANS}} \&\mbox{\hyperlink{class_sysc_add__pv}{trans}}, \mbox{\hyperlink{class_sysc_add__pv}{PHASE}} \&\mbox{\hyperlink{class_sysc_add__pv}{phase}}, \mbox{\hyperlink{classsc__core_1_1sc__time}{sc\+\_\+core\+::sc\+\_\+time}} \&t)=0
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+core\+::sc\+\_\+interface}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__interface_a7c93074c41900149ab2ac84bd6787ae6}{register\+\_\+port}} (\mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+port\+\_\+base}} \&\mbox{\hyperlink{class_sysc_add__pv}{port\+\_\+}}, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{if\+\_\+typename\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \& \mbox{\hyperlink{classsc__core_1_1sc__interface_a831ba56976468161cc7967baaead1045}{default\+\_\+event}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__interface_adbe820669c3473b5f6605a842b0b0835}{\texorpdfstring{$\sim$}{\string~}sc\+\_\+interface}} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Additional Inherited Members}
\doxysubsection*{Protected Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+core\+::sc\+\_\+interface}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__interface_a683561f63d51dc7665a0d205ecbbdf43}{sc\+\_\+interface}} ()
\end{DoxyCompactItemize}


\doxysubsection{Member Function Documentation}
\Hypertarget{classtlm_1_1tlm__bw__nonblocking__transport__if_a3ec41ec9ff402632fae2d9a2c7f91022}\label{classtlm_1_1tlm__bw__nonblocking__transport__if_a3ec41ec9ff402632fae2d9a2c7f91022} 
\index{tlm::tlm\_bw\_nonblocking\_transport\_if$<$ TRANS, PHASE $>$@{tlm::tlm\_bw\_nonblocking\_transport\_if$<$ TRANS, PHASE $>$}!nb\_transport\_bw@{nb\_transport\_bw}}
\index{nb\_transport\_bw@{nb\_transport\_bw}!tlm::tlm\_bw\_nonblocking\_transport\_if$<$ TRANS, PHASE $>$@{tlm::tlm\_bw\_nonblocking\_transport\_if$<$ TRANS, PHASE $>$}}
\doxysubsubsection{\texorpdfstring{nb\_transport\_bw()}{nb\_transport\_bw()}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{TRANS}}  = tlm\+\_\+generic\+\_\+payload, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{PHASE}}  = tlm\+\_\+phase$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{namespacetlm_adac10369502c45362dded44267fea971}{tlm\+\_\+sync\+\_\+enum}} \mbox{\hyperlink{classtlm_1_1tlm__bw__nonblocking__transport__if}{tlm\+::tlm\+\_\+bw\+\_\+nonblocking\+\_\+transport\+\_\+if}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{TRANS}}, \mbox{\hyperlink{class_sysc_add__pv}{PHASE}} $>$\+::nb\+\_\+transport\+\_\+bw (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{class_sysc_add__pv}{TRANS}} \&}]{trans,  }\item[{\mbox{\hyperlink{class_sysc_add__pv}{PHASE}} \&}]{phase,  }\item[{\mbox{\hyperlink{classsc__core_1_1sc__time}{sc\+\_\+core\+::sc\+\_\+time}} \&}]{t }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classtlm__utils_1_1simple__initiator__socket__b_1_1process_a0cca4bacb3d7639d126e1b9ba428894f}{tlm\+\_\+utils\+::simple\+\_\+initiator\+\_\+socket\+\_\+b$<$ MODULE, BUSWIDTH, TYPES, POL $>$\+::process}}, \mbox{\hyperlink{classtlm__utils_1_1simple__initiator__socket__tagged__b_1_1process_a979e9aef867bf5ec25741b05191b5397}{tlm\+\_\+utils\+::simple\+\_\+initiator\+\_\+socket\+\_\+tagged\+\_\+b$<$ MODULE, BUSWIDTH, TYPES, POL $>$\+::process}}, \mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__b_1_1bw__process_ad85edd54cc1b4822e1b5a5a19862ddf6}{tlm\+\_\+utils\+::simple\+\_\+target\+\_\+socket\+\_\+b$<$ MODULE, BUSWIDTH, TYPES, POL $>$\+::bw\+\_\+process}}, \mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__tagged__b_1_1bw__process_a7c7b2056d620b622ae52e8561ac397d6}{tlm\+\_\+utils\+::simple\+\_\+target\+\_\+socket\+\_\+tagged\+\_\+b$<$ MODULE, BUSWIDTH, TYPES, POL $>$\+::bw\+\_\+process}}, \mbox{\hyperlink{classtlm__utils_1_1callback__binder__bw_a30ae951c74bcc1672dfa2749e1bec486}{tlm\+\_\+utils\+::callback\+\_\+binder\+\_\+bw$<$ TYPES $>$}}, and \mbox{\hyperlink{classtlm__utils_1_1callback__binder__bw_a30ae951c74bcc1672dfa2749e1bec486}{tlm\+\_\+utils\+::callback\+\_\+binder\+\_\+bw$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$}}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Ressources/\+System\+C/include/tlm\+\_\+core/tlm\+\_\+2/tlm\+\_\+2\+\_\+interfaces/\mbox{\hyperlink{tlm__fw__bw__ifs_8h}{tlm\+\_\+fw\+\_\+bw\+\_\+ifs.\+h}}\end{DoxyCompactItemize}
