Analysis & Synthesis report for RISC-V
Sun Mar 19 22:55:21 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx|tx_state
 12. State Machine - |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM|Rx_state
 13. State Machine - |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Control_Unit:CU|State
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Added for RAM Pass-Through Logic
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for UART_Full_Duplex:UART|UART_Rx:RX
 21. Source assignments for sld_signaltap:auto_signaltap_0
 22. Source assignments for RISC_V_Core:CORE|Reg_File:REGFILE|altsyncram:registers_rtl_0|altsyncram_2ho1:auto_generated
 23. Source assignments for RISC_V_Core:CORE|Reg_File:REGFILE|altsyncram:registers_rtl_1|altsyncram_2ho1:auto_generated
 24. Parameter Settings for User Entity Instance: RISC_V_Core:CORE
 25. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_PC:PCREG
 26. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_PC:PCBRAREG
 27. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:PCMUX
 28. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Param:INSTRREG
 29. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Param:DATAREG
 30. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:WD3MUX
 31. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE
 32. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU
 33. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12
 34. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M0
 35. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M1
 36. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M2
 37. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX20
 38. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE12
 39. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE20
 40. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX
 41. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU
 42. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX
 43. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M0
 44. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M1
 45. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M2
 46. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Param:AREG
 47. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Param:BREG
 48. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:JALRMUX
 49. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX
 50. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M0
 51. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M1
 52. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M2
 53. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX
 54. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M0
 55. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M1
 56. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M2
 57. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Param:ALUREG
 58. Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:PCOUTMUX
 59. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM
 60. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX
 61. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX|Mux_2_1:M0
 62. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX|Mux_2_1:M1
 63. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX|Mux_2_1:M2
 64. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX
 65. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M0
 66. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M1
 67. Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M2
 68. Parameter Settings for User Entity Instance: ROM_Single_Port:ROM
 69. Parameter Settings for User Entity Instance: RAM_Single_Port:RAM
 70. Parameter Settings for User Entity Instance: GPIO:IO
 71. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:RXREG
 72. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:TXREG
 73. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:RXRREG
 74. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:TXSREG
 75. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Shift_Register_R_Param:SHIFT_REG
 76. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Reg_Param:RX_REG
 77. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Reg_Param:FF_PAR
 78. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Bit_Rate_Pulse:BR_PULSE
 79. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Counter_Param:COUNT_BITS
 80. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Reg_Param:TX_REG
 81. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO
 82. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Bit_Rate_Pulse:BR_PULSE
 83. Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Counter_Param:COUNT_BITS
 84. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 85. Parameter Settings for Inferred Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|altsyncram:registers_rtl_0
 86. Parameter Settings for Inferred Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|altsyncram:registers_rtl_1
 87. altsyncram Parameter Settings by Entity Instance
 88. Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Tx:TX|Counter_Param:COUNT_BITS"
 89. Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Tx:TX|Bit_Rate_Pulse:BR_PULSE"
 90. Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO"
 91. Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Rx:RX|Counter_Param:COUNT_BITS"
 92. Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Rx:RX|Bit_Rate_Pulse:BR_PULSE"
 93. Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM"
 94. Port Connectivity Checks: "UART_Full_Duplex:UART|Reg_Param:RXRREG"
 95. Port Connectivity Checks: "UART_Full_Duplex:UART|Reg_Param:RXREG"
 96. Port Connectivity Checks: "GPIO:IO"
 97. Port Connectivity Checks: "Mem_Map_Controler:MM|Mux_4_1:RXMUX"
 98. Port Connectivity Checks: "Mem_Map_Controler:MM"
 99. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Param:ALUREG"
100. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_4_1:BMUX"
101. Port Connectivity Checks: "RISC_V_Core:CORE|Mux_4_1:AMUX"
102. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Param:BREG"
103. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Param:AREG"
104. Port Connectivity Checks: "RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX"
105. Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE20"
106. Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE12"
107. Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX20"
108. Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12"
109. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Param:DATAREG"
110. Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Param:INSTRREG"
111. Signal Tap Logic Analyzer Settings
112. Post-Synthesis Netlist Statistics for Top Partition
113. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
114. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
115. Elapsed Time Per Partition
116. Connections to In-System Debugging Instance "auto_signaltap_0"
117. Analysis & Synthesis Messages
118. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Mar 19 22:55:21 2023       ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                   ; RISC-V                                      ;
; Top-level Entity Name           ; RISC_V_Multi_Cycle                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3298                                        ;
; Total pins                      ; 32                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,181,696                                   ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; RISC_V_Multi_Cycle ; RISC-V             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; ../src/RISC_V_Multi_Cycle.sv                                       ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Multi_Cycle.sv                                                  ;             ;
; ../src/RISC_V_Core.sv                                              ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv                                                         ;             ;
; ../src/RISC_V_UART.txt                                             ; yes             ; User File                                             ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_UART.txt                                                        ;             ;
; ../src/UART_Tx.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv                                                             ;             ;
; ../src/UART_Rx.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv                                                             ;             ;
; ../src/UART_pkg.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_pkg.sv                                                            ;             ;
; ../src/UART_Full_Duplex.sv                                         ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv                                                    ;             ;
; ../src/Shift_Register_R_Param.sv                                   ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Register_R_Param.sv                                              ;             ;
; ../src/Shift_Register_PISO_Param.sv                                ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Register_PISO_Param.sv                                           ;             ;
; ../src/FSM_UART_Tx.sv                                              ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/FSM_UART_Tx.sv                                                         ;             ;
; ../src/FSM_UART_Rx.sv                                              ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/FSM_UART_Rx.sv                                                         ;             ;
; ../src/Bit_Rate_Pulse.sv                                           ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Bit_Rate_Pulse.sv                                                      ;             ;
; ../src/Sign_Ext_Unit.sv                                            ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv                                                       ;             ;
; ../src/Sign_Ext.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext.sv                                                            ;             ;
; ../src/Shifts.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shifts.sv                                                              ;             ;
; ../src/Shift_Unit.sv                                               ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Unit.sv                                                          ;             ;
; ../src/ROM_Single_Port.sv                                          ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv                                                     ;             ;
; ../src/RISC_V_mem.txt                                              ; yes             ; User File                                             ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_mem.txt                                                         ;             ;
; ../src/Regs.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Regs.sv                                                                ;             ;
; ../src/Reg_PC.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_PC.sv                                                              ;             ;
; ../src/Reg_Param.sv                                                ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_Param.sv                                                           ;             ;
; ../src/Reg_File.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File.sv                                                            ;             ;
; ../src/RAM_Single_Port.sv                                          ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv                                                     ;             ;
; ../src/PC_Enable.sv                                                ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/PC_Enable.sv                                                           ;             ;
; ../src/Mux_4_1.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_4_1.sv                                                             ;             ;
; ../src/Mux_2_1.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_2_1.sv                                                             ;             ;
; ../src/Mem_Map_Controler.sv                                        ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map_Controler.sv                                                   ;             ;
; ../src/GPIO.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/GPIO.sv                                                                ;             ;
; ../src/Counter_Param.sv                                            ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Counter_Param.sv                                                       ;             ;
; ../src/Control_Unit_enum.sv                                        ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit_enum.sv                                                   ;             ;
; ../src/Control_Unit_defs.sv                                        ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit_defs.sv                                                   ;             ;
; ../src/Control_Unit.sv                                             ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv                                                        ;             ;
; ../src/ALU_sel.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ALU_sel.sv                                                             ;             ;
; ../src/ALU.sv                                                      ; yes             ; User SystemVerilog HDL File                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ALU.sv                                                                 ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/sld_signaltap.vhd                                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; d:/quartus21/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; d:/quartus21/quartus/libraries/megafunctions/sld_ela_control.vhd                                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/lpm_constant.inc                                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/dffeea.inc                                                               ;             ;
; aglobal211.inc                                                     ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/aglobal211.inc                                                           ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; d:/quartus21/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; d:/quartus21/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; d:/quartus21/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/altrom.inc                                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/altram.inc                                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/altdpram.inc                                                             ;             ;
; db/altsyncram_kl84.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/altsyncram_kl84.tdf                                             ;             ;
; db/decode_dla.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/decode_dla.tdf                                                  ;             ;
; db/mux_ehb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/mux_ehb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/altdpram.tdf                                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/others/maxplus2/memmodes.inc                                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/a_hdffe.inc                                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/altsyncram.inc                                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/lpm_mux.tdf                                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/muxlut.inc                                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/bypassff.inc                                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/altshift.inc                                                             ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/lpm_decode.tdf                                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/declut.inc                                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/lpm_compare.inc                                                          ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/lpm_counter.tdf                                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/lpm_add_sub.inc                                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/cmpconst.inc                                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/lpm_counter.inc                                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; d:/quartus21/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                  ;             ;
; db/cntr_59i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_59i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_24j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_24j.tdf                                                    ;             ;
; db/cntr_29i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_29i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; d:/quartus21/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; d:/quartus21/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; d:/quartus21/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; d:/quartus21/quartus/libraries/megafunctions/sld_hub.vhd                                                              ; altera_sld  ;
; db/ip/sld89fdeded/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; d:/quartus21/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                         ;             ;
; db/altsyncram_2ho1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/altsyncram_2ho1.tdf                                             ;             ;
; db/RISC-V.ram0_Reg_File_2801358d.hdl.mif                           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_Reg_File_2801358d.hdl.mif                           ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 2583      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 2688      ;
;     -- 7 input functions                    ; 26        ;
;     -- 6 input functions                    ; 1412      ;
;     -- 5 input functions                    ; 473       ;
;     -- 4 input functions                    ; 178       ;
;     -- <=3 input functions                  ; 599       ;
;                                             ;           ;
; Dedicated logic registers                   ; 3298      ;
;                                             ;           ;
; I/O pins                                    ; 32        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 1181696   ;
;                                             ;           ;
; Total DSP Blocks                            ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 3096      ;
; Total fan-out                               ; 28879     ;
; Average fan-out                             ; 4.61      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                            ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |RISC_V_Multi_Cycle                                                                                                                     ; 2688 (1)            ; 3298 (0)                  ; 1181696           ; 2          ; 32   ; 0            ; |RISC_V_Multi_Cycle                                                                                                                                                                                                                                                                                                                                            ; RISC_V_Multi_Cycle                ; work         ;
;    |GPIO:IO|                                                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|GPIO:IO                                                                                                                                                                                                                                                                                                                                    ; GPIO                              ; work         ;
;    |Mem_Map_Controler:MM|                                                                                                               ; 94 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|Mem_Map_Controler:MM                                                                                                                                                                                                                                                                                                                       ; Mem_Map_Controler                 ; work         ;
;       |Mux_4_1:MEMMUX|                                                                                                                  ; 47 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|Mem_Map_Controler:MM|Mux_4_1:MEMMUX                                                                                                                                                                                                                                                                                                        ; Mux_4_1                           ; work         ;
;          |Mux_2_1:M2|                                                                                                                   ; 47 (47)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M2                                                                                                                                                                                                                                                                                             ; Mux_2_1                           ; work         ;
;       |Mux_4_1:RXMUX|                                                                                                                   ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|Mem_Map_Controler:MM|Mux_4_1:RXMUX                                                                                                                                                                                                                                                                                                         ; Mux_4_1                           ; work         ;
;          |Mux_2_1:M2|                                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|Mem_Map_Controler:MM|Mux_4_1:RXMUX|Mux_2_1:M2                                                                                                                                                                                                                                                                                              ; Mux_2_1                           ; work         ;
;    |RAM_Single_Port:RAM|                                                                                                                ; 838 (838)           ; 2048 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RAM_Single_Port:RAM                                                                                                                                                                                                                                                                                                                        ; RAM_Single_Port                   ; work         ;
;    |RISC_V_Core:CORE|                                                                                                                   ; 1197 (0)            ; 387 (0)                   ; 2048              ; 2          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE                                                                                                                                                                                                                                                                                                                           ; RISC_V_Core                       ; work         ;
;       |ALU:ALURISCV|                                                                                                                    ; 670 (670)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|ALU:ALURISCV                                                                                                                                                                                                                                                                                                              ; ALU                               ; work         ;
;       |Control_Unit:CU|                                                                                                                 ; 50 (50)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Control_Unit:CU                                                                                                                                                                                                                                                                                                           ; Control_Unit                      ; work         ;
;       |Mux_2_1:PCMUX|                                                                                                                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Mux_2_1:PCMUX                                                                                                                                                                                                                                                                                                             ; Mux_2_1                           ; work         ;
;       |Mux_2_1:PCOUTMUX|                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Mux_2_1:PCOUTMUX                                                                                                                                                                                                                                                                                                          ; Mux_2_1                           ; work         ;
;       |Mux_4_1:AMUX|                                                                                                                    ; 150 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Mux_4_1:AMUX                                                                                                                                                                                                                                                                                                              ; Mux_4_1                           ; work         ;
;          |Mux_2_1:M2|                                                                                                                   ; 150 (150)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M2                                                                                                                                                                                                                                                                                                   ; Mux_2_1                           ; work         ;
;       |Mux_4_1:BMUX|                                                                                                                    ; 110 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Mux_4_1:BMUX                                                                                                                                                                                                                                                                                                              ; Mux_4_1                           ; work         ;
;          |Mux_2_1:M2|                                                                                                                   ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M2                                                                                                                                                                                                                                                                                                   ; Mux_2_1                           ; work         ;
;       |PC_Enable:PCE|                                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|PC_Enable:PCE                                                                                                                                                                                                                                                                                                             ; PC_Enable                         ; work         ;
;       |Reg_File:REGFILE|                                                                                                                ; 164 (164)           ; 150 (150)                 ; 2048              ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Reg_File:REGFILE                                                                                                                                                                                                                                                                                                          ; Reg_File                          ; work         ;
;          |altsyncram:registers_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Reg_File:REGFILE|altsyncram:registers_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;             |altsyncram_2ho1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Reg_File:REGFILE|altsyncram:registers_rtl_0|altsyncram_2ho1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_2ho1                   ; work         ;
;          |altsyncram:registers_rtl_1|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Reg_File:REGFILE|altsyncram:registers_rtl_1                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;             |altsyncram_2ho1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Reg_File:REGFILE|altsyncram:registers_rtl_1|altsyncram_2ho1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_2ho1                   ; work         ;
;       |Reg_PC:PCBRAREG|                                                                                                                 ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Reg_PC:PCBRAREG                                                                                                                                                                                                                                                                                                           ; Reg_PC                            ; work         ;
;       |Reg_PC:PCREG|                                                                                                                    ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Reg_PC:PCREG                                                                                                                                                                                                                                                                                                              ; Reg_PC                            ; work         ;
;       |Reg_Param:ALUREG|                                                                                                                ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Reg_Param:ALUREG                                                                                                                                                                                                                                                                                                          ; Reg_Param                         ; work         ;
;       |Reg_Param:AREG|                                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Reg_Param:AREG                                                                                                                                                                                                                                                                                                            ; Reg_Param                         ; work         ;
;       |Reg_Param:BREG|                                                                                                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Reg_Param:BREG                                                                                                                                                                                                                                                                                                            ; Reg_Param                         ; work         ;
;       |Reg_Param:DATAREG|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Reg_Param:DATAREG                                                                                                                                                                                                                                                                                                         ; Reg_Param                         ; work         ;
;       |Reg_Param:INSTRREG|                                                                                                              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Reg_Param:INSTRREG                                                                                                                                                                                                                                                                                                        ; Reg_Param                         ; work         ;
;       |Shift_Unit:SU|                                                                                                                   ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Shift_Unit:SU                                                                                                                                                                                                                                                                                                             ; Shift_Unit                        ; work         ;
;          |Mux_4_1:MUX|                                                                                                                  ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX                                                                                                                                                                                                                                                                                                 ; Mux_4_1                           ; work         ;
;             |Mux_2_1:M2|                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M2                                                                                                                                                                                                                                                                                      ; Mux_2_1                           ; work         ;
;       |Sign_Ext_Unit:SEU|                                                                                                               ; 43 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Sign_Ext_Unit:SEU                                                                                                                                                                                                                                                                                                         ; Sign_Ext_Unit                     ; work         ;
;          |Mux_2_1:MUX|                                                                                                                  ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX                                                                                                                                                                                                                                                                                             ; Mux_2_1                           ; work         ;
;          |Mux_4_1:MUX12|                                                                                                                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12                                                                                                                                                                                                                                                                                           ; Mux_4_1                           ; work         ;
;             |Mux_2_1:M2|                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M2                                                                                                                                                                                                                                                                                ; Mux_2_1                           ; work         ;
;    |ROM_Single_Port:ROM|                                                                                                                ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|ROM_Single_Port:ROM                                                                                                                                                                                                                                                                                                                        ; ROM_Single_Port                   ; work         ;
;    |UART_Full_Duplex:UART|                                                                                                              ; 95 (2)              ; 101 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|UART_Full_Duplex:UART                                                                                                                                                                                                                                                                                                                      ; UART_Full_Duplex                  ; work         ;
;       |Reg_Param:RXREG|                                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|Reg_Param:RXREG                                                                                                                                                                                                                                                                                                      ; Reg_Param                         ; work         ;
;       |Reg_Param:RXRREG|                                                                                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|Reg_Param:RXRREG                                                                                                                                                                                                                                                                                                     ; Reg_Param                         ; work         ;
;       |Reg_Param:TXREG|                                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|Reg_Param:TXREG                                                                                                                                                                                                                                                                                                      ; Reg_Param                         ; work         ;
;       |Reg_Param:TXSREG|                                                                                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|Reg_Param:TXSREG                                                                                                                                                                                                                                                                                                     ; Reg_Param                         ; work         ;
;       |UART_Rx:RX|                                                                                                                      ; 48 (11)             ; 42 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|UART_Rx:RX                                                                                                                                                                                                                                                                                                           ; UART_Rx                           ; work         ;
;          |Bit_Rate_Pulse:BR_PULSE|                                                                                                      ; 20 (20)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|UART_Rx:RX|Bit_Rate_Pulse:BR_PULSE                                                                                                                                                                                                                                                                                   ; Bit_Rate_Pulse                    ; work         ;
;          |Counter_Param:COUNT_BITS|                                                                                                     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|UART_Rx:RX|Counter_Param:COUNT_BITS                                                                                                                                                                                                                                                                                  ; Counter_Param                     ; work         ;
;          |FSM_UART_Rx:FSM|                                                                                                              ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM                                                                                                                                                                                                                                                                                           ; FSM_UART_Rx                       ; work         ;
;          |Reg_Param:FF_PAR|                                                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|UART_Rx:RX|Reg_Param:FF_PAR                                                                                                                                                                                                                                                                                          ; Reg_Param                         ; work         ;
;          |Reg_Param:RX_REG|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|UART_Rx:RX|Reg_Param:RX_REG                                                                                                                                                                                                                                                                                          ; Reg_Param                         ; work         ;
;          |Shift_Register_R_Param:SHIFT_REG|                                                                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|UART_Rx:RX|Shift_Register_R_Param:SHIFT_REG                                                                                                                                                                                                                                                                          ; Shift_Register_R_Param            ; work         ;
;       |UART_Tx:TX|                                                                                                                      ; 43 (1)              ; 41 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|UART_Tx:TX                                                                                                                                                                                                                                                                                                           ; UART_Tx                           ; work         ;
;          |Bit_Rate_Pulse:BR_PULSE|                                                                                                      ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|UART_Tx:TX|Bit_Rate_Pulse:BR_PULSE                                                                                                                                                                                                                                                                                   ; Bit_Rate_Pulse                    ; work         ;
;          |Counter_Param:COUNT_BITS|                                                                                                     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|UART_Tx:TX|Counter_Param:COUNT_BITS                                                                                                                                                                                                                                                                                  ; Counter_Param                     ; work         ;
;          |FSM_UART_Tx:FSM_Tx|                                                                                                           ; 11 (11)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx                                                                                                                                                                                                                                                                                        ; FSM_UART_Tx                       ; work         ;
;          |Reg_Param:TX_REG|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|UART_Tx:TX|Reg_Param:TX_REG                                                                                                                                                                                                                                                                                          ; Reg_Param                         ; work         ;
;          |Shift_Register_PISO_Param:PISO|                                                                                               ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO                                                                                                                                                                                                                                                                            ; Shift_Register_PISO_Param         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 93 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 92 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 92 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 92 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 91 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 91 (57)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 349 (2)             ; 664 (36)                  ; 1179648           ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 347 (0)             ; 628 (0)                   ; 1179648           ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 347 (67)            ; 628 (164)                 ; 1179648           ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 100 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 10 (0)              ; 3 (0)                     ; 1179648           ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_kl84:auto_generated|                                                                                         ; 10 (0)              ; 3 (3)                     ; 1179648           ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kl84:auto_generated                                                                                                                                                 ; altsyncram_kl84                   ; work         ;
;                   |decode_dla:decode2|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kl84:auto_generated|decode_dla:decode2                                                                                                                              ; decode_dla                        ; work         ;
;                   |mux_ehb:mux3|                                                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kl84:auto_generated|mux_ehb:mux3                                                                                                                                    ; mux_ehb                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 107 (107)           ; 89 (89)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 23 (1)              ; 106 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 18 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 54 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 18 (0)              ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 4 (4)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 97 (10)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_59i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_59i:auto_generated                                                             ; cntr_59i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 16 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_24j:auto_generated|                                                                                             ; 16 (16)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_24j:auto_generated                                                                                      ; cntr_24j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_29i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated                                                                            ; cntr_29i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 52 (52)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------+
; RISC_V_Core:CORE|Reg_File:REGFILE|altsyncram:registers_rtl_0|altsyncram_2ho1:auto_generated|ALTSYNCRAM                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; db/RISC-V.ram0_Reg_File_2801358d.hdl.mif ;
; RISC_V_Core:CORE|Reg_File:REGFILE|altsyncram:registers_rtl_1|altsyncram_2ho1:auto_generated|ALTSYNCRAM                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; db/RISC-V.ram0_Reg_File_2801358d.hdl.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kl84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 18           ; 65536        ; 18           ; 1179648 ; None                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC_V_Multi_Cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC_V_Multi_Cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC_V_Multi_Cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC_V_Multi_Cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC_V_Multi_Cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx|tx_state                                   ;
+--------------------+-----------------+------------------+--------------------+------------------+-----------------+----------------+
; Name               ; tx_state.STOP_S ; tx_state.SHIFT_S ; tx_state.tx_BITS_S ; tx_state.START_S ; tx_state.SEND_S ; tx_state.INI_S ;
+--------------------+-----------------+------------------+--------------------+------------------+-----------------+----------------+
; tx_state.INI_S     ; 0               ; 0                ; 0                  ; 0                ; 0               ; 0              ;
; tx_state.SEND_S    ; 0               ; 0                ; 0                  ; 0                ; 1               ; 1              ;
; tx_state.START_S   ; 0               ; 0                ; 0                  ; 1                ; 0               ; 1              ;
; tx_state.tx_BITS_S ; 0               ; 0                ; 1                  ; 0                ; 0               ; 1              ;
; tx_state.SHIFT_S   ; 0               ; 1                ; 0                  ; 0                ; 0               ; 1              ;
; tx_state.STOP_S    ; 1               ; 0                ; 0                  ; 0                ; 0               ; 1              ;
+--------------------+-----------------+------------------+--------------------+------------------+-----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM|Rx_state                                                                                              ;
+----------------------------+-------------------------+-------------------+----------------------------+--------------------------+--------------------+--------------------+---------------+
; Name                       ; Rx_state.SAVE_DATA_BITS ; Rx_state.STOP_BIT ; Rx_state.WAIT_DATA_BIT_END ; Rx_state.SAMPLE_DATA_BIT ; Rx_state.DATA_BITS ; Rx_state.START_BIT ; Rx_state.INIT ;
+----------------------------+-------------------------+-------------------+----------------------------+--------------------------+--------------------+--------------------+---------------+
; Rx_state.INIT              ; 0                       ; 0                 ; 0                          ; 0                        ; 0                  ; 0                  ; 0             ;
; Rx_state.START_BIT         ; 0                       ; 0                 ; 0                          ; 0                        ; 0                  ; 1                  ; 1             ;
; Rx_state.DATA_BITS         ; 0                       ; 0                 ; 0                          ; 0                        ; 1                  ; 0                  ; 1             ;
; Rx_state.SAMPLE_DATA_BIT   ; 0                       ; 0                 ; 0                          ; 1                        ; 0                  ; 0                  ; 1             ;
; Rx_state.WAIT_DATA_BIT_END ; 0                       ; 0                 ; 1                          ; 0                        ; 0                  ; 0                  ; 1             ;
; Rx_state.STOP_BIT          ; 0                       ; 1                 ; 0                          ; 0                        ; 0                  ; 0                  ; 1             ;
; Rx_state.SAVE_DATA_BITS    ; 1                       ; 0                 ; 0                          ; 0                        ; 0                  ; 0                  ; 1             ;
+----------------------------+-------------------------+-------------------+----------------------------+--------------------------+--------------------+--------------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Control_Unit:CU|State                                                                                                                                                              ;
+-------------------+-------------+------------+-------------------+----------------+--------------+------------------+---------------+-----------------+------------------+----------------+----------------+--------------+-------------+
; Name              ; State.STALL ; State.JUMP ; State.IMMI_WRBACK ; State.IMMI_EXE ; State.BRANCH ; State.REG_WRBACK ; State.REG_EXE ; State.MEM_WRITE ; State.MEM_WRBACK ; State.MEM_READ ; State.MEM_ADDR ; State.DECODE ; State.FETCH ;
+-------------------+-------------+------------+-------------------+----------------+--------------+------------------+---------------+-----------------+------------------+----------------+----------------+--------------+-------------+
; State.FETCH       ; 0           ; 0          ; 0                 ; 0              ; 0            ; 0                ; 0             ; 0               ; 0                ; 0              ; 0              ; 0            ; 0           ;
; State.DECODE      ; 0           ; 0          ; 0                 ; 0              ; 0            ; 0                ; 0             ; 0               ; 0                ; 0              ; 0              ; 1            ; 1           ;
; State.MEM_ADDR    ; 0           ; 0          ; 0                 ; 0              ; 0            ; 0                ; 0             ; 0               ; 0                ; 0              ; 1              ; 0            ; 1           ;
; State.MEM_READ    ; 0           ; 0          ; 0                 ; 0              ; 0            ; 0                ; 0             ; 0               ; 0                ; 1              ; 0              ; 0            ; 1           ;
; State.MEM_WRBACK  ; 0           ; 0          ; 0                 ; 0              ; 0            ; 0                ; 0             ; 0               ; 1                ; 0              ; 0              ; 0            ; 1           ;
; State.MEM_WRITE   ; 0           ; 0          ; 0                 ; 0              ; 0            ; 0                ; 0             ; 1               ; 0                ; 0              ; 0              ; 0            ; 1           ;
; State.REG_EXE     ; 0           ; 0          ; 0                 ; 0              ; 0            ; 0                ; 1             ; 0               ; 0                ; 0              ; 0              ; 0            ; 1           ;
; State.REG_WRBACK  ; 0           ; 0          ; 0                 ; 0              ; 0            ; 1                ; 0             ; 0               ; 0                ; 0              ; 0              ; 0            ; 1           ;
; State.BRANCH      ; 0           ; 0          ; 0                 ; 0              ; 1            ; 0                ; 0             ; 0               ; 0                ; 0              ; 0              ; 0            ; 1           ;
; State.IMMI_EXE    ; 0           ; 0          ; 0                 ; 1              ; 0            ; 0                ; 0             ; 0               ; 0                ; 0              ; 0              ; 0            ; 1           ;
; State.IMMI_WRBACK ; 0           ; 0          ; 1                 ; 0              ; 0            ; 0                ; 0             ; 0               ; 0                ; 0              ; 0              ; 0            ; 1           ;
; State.JUMP        ; 0           ; 1          ; 0                 ; 0              ; 0            ; 0                ; 0             ; 0               ; 0                ; 0              ; 0              ; 0            ; 1           ;
; State.STALL       ; 1           ; 0          ; 0                 ; 0              ; 0            ; 0                ; 0             ; 0               ; 0                ; 0              ; 0              ; 0            ; 1           ;
+-------------------+-------------+------------+-------------------+----------------+--------------+------------------+---------------+-----------------+------------------+----------------+----------------+--------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[10]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx|tx_state~4                                                                                                                          ; Lost fanout                                                                                                                                                                                         ;
; UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx|tx_state~5                                                                                                                          ; Lost fanout                                                                                                                                                                                         ;
; UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx|tx_state~6                                                                                                                          ; Lost fanout                                                                                                                                                                                         ;
; UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM|Rx_state~4                                                                                                                             ; Lost fanout                                                                                                                                                                                         ;
; UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM|Rx_state~5                                                                                                                             ; Lost fanout                                                                                                                                                                                         ;
; UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM|Rx_state~6                                                                                                                             ; Lost fanout                                                                                                                                                                                         ;
; RISC_V_Core:CORE|Control_Unit:CU|State~4                                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; RISC_V_Core:CORE|Control_Unit:CU|State~5                                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; RISC_V_Core:CORE|Control_Unit:CU|State~6                                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; RISC_V_Core:CORE|Control_Unit:CU|State~7                                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; Total Number of Removed Registers = 11                                                                                                                                                  ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[13] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[13] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[14] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[14] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[15] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[15] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[13]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[13]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[14]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[14]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[15]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[15]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 36                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3298  ;
; Number of registers using Synchronous Clear  ; 235   ;
; Number of registers using Synchronous Load   ; 196   ;
; Number of registers using Asynchronous Clear ; 459   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2647  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[0]                                                                                                                                                                                                                                                         ; 2       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[1]                                                                                                                                                                                                                                                         ; 1       ;
; RISC_V_Core:CORE|Reg_PC:PCREG|Q[22]                                                                                                                                                                                                                                                                                             ; 3       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[2]                                                                                                                                                                                                                                                         ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[12]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[52]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[54]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_PC:PCBRAREG|Q[22]                                                                                                                                                                                                                                                                                          ; 6       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[56]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[58]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[60]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[62]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[64]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[66]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[74]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[70]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[68]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[72]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[20]                                                                                                                                                                                                                                                                    ; 3       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[22]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[24]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[26]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[28]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[30]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[32]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[34]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[36]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[38]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[40]                                                                                                                                                                                                                                                                    ; 5       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[42]                                                                                                                                                                                                                                                                    ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[44]                                                                                                                                                                                                                                                                    ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[46]                                                                                                                                                                                                                                                                    ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[48]                                                                                                                                                                                                                                                                    ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[50]                                                                                                                                                                                                                                                                    ; 2       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[12]                                                                                                                                                                                                                                                                    ; 3       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[18]                                                                                                                                                                                                                                                                    ; 3       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[16]                                                                                                                                                                                                                                                                    ; 3       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[14]                                                                                                                                                                                                                                                                    ; 3       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[14]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[16]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[18]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[20]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[22]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[24]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[26]                                                                                                                                                                                                                                                                    ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[3]                                                                                                                                                                                                                                                         ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[50]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[48]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[46]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[44]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[42]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[60]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[58]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[64]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[62]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[68]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[66]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[54]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[56]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[74]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[70]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[72]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[40]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[38]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[36]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[30]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[28]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[52]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[32]                                                                                                                                                                                                                                                                    ; 1       ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[34]                                                                                                                                                                                                                                                                    ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[4]                                                                                                                                                                                                                                                         ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[5]                                                                                                                                                                                                                                                         ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[6]                                                                                                                                                                                                                                                         ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[7]                                                                                                                                                                                                                                                         ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[8]                                                                                                                                                                                                                                                         ; 1       ;
; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[9]                                                                                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 95                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                       ;
+--------------------------------------------------------------+---------------------------------------------------+
; Register Name                                                ; RAM Name                                          ;
+--------------------------------------------------------------+---------------------------------------------------+
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[0]  ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[1]  ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[2]  ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[3]  ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[4]  ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[5]  ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[6]  ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[7]  ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[8]  ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[9]  ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[10] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[11] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[12] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[13] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[14] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[15] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[16] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[17] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[18] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[19] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[20] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[21] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[22] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[23] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[24] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[25] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[26] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[27] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[28] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[29] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[30] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[31] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[32] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[33] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[34] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[35] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[36] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[37] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[38] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[39] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[40] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[41] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[42] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[43] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[44] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[45] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[46] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[47] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[48] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[49] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[50] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[51] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[52] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[53] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[54] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[55] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[56] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[57] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[58] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[59] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[60] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[61] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[62] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[63] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[64] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[65] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[66] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[67] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[68] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[69] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[70] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[71] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[72] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[73] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0_bypass[74] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[0]  ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[1]  ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[2]  ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[3]  ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[4]  ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[5]  ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[6]  ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[7]  ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[8]  ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[9]  ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[10] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[11] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[12] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[13] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[14] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[15] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[16] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[17] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[18] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[19] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[20] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[21] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[22] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[23] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[24] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[25] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[26] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[27] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[28] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[29] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[30] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[31] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[32] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[33] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[34] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[35] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[36] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[37] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[38] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[39] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[40] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[41] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[42] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[43] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[44] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[45] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[46] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[47] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[48] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[49] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[50] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[51] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[52] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[53] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[54] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[55] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[56] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[57] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[58] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[59] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[60] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[61] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[62] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[63] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[64] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[65] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[66] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[67] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[68] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[69] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[70] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[71] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[72] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[73] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1_bypass[74] ; RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1 ;
+--------------------------------------------------------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |RISC_V_Multi_Cycle|UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[2]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Reg_File:REGFILE|registers                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle|Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M2|Q[8]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle|Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M2|Q[28]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX|Q[11]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|ALU:ALURISCV|ShiftLeft0                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|ALU:ALURISCV|ShiftLeft0                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|ALU:ALURISCV|ShiftLeft0                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|ALU:ALURISCV|ShiftRight0                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|ALU:ALURISCV|ShiftRight1                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|ALU:ALURISCV|ShiftRight0                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|ALU:ALURISCV|ShiftLeft0                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Control_Unit:CU|ALUControl                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M2|Q[18]                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M2|Q[24]                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle|Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M2|Q[7]                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M2|Q[3]                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX|Q[8]                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX|Q[2]                                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M2|Q[5]                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M2|Q[16]                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|Control_Unit:CU|Selector14                                                                                                                                                                                                                                                                                                              ;
; 40:1               ; 5 bits    ; 130 LEs       ; 80 LEs               ; 50 LEs                 ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|ALU:ALURISCV|Mux23                                                                                                                                                                                                                                                                                                                      ;
; 41:1               ; 8 bits    ; 216 LEs       ; 128 LEs              ; 88 LEs                 ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|ALU:ALURISCV|Mux8                                                                                                                                                                                                                                                                                                                       ;
; 42:1               ; 2 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|ALU:ALURISCV|Mux21                                                                                                                                                                                                                                                                                                                      ;
; 40:1               ; 3 bits    ; 78 LEs        ; 48 LEs               ; 30 LEs                 ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|ALU:ALURISCV|Mux18                                                                                                                                                                                                                                                                                                                      ;
; 43:1               ; 3 bits    ; 84 LEs        ; 54 LEs               ; 30 LEs                 ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|ALU:ALURISCV|Mux28                                                                                                                                                                                                                                                                                                                      ;
; 43:1               ; 2 bits    ; 56 LEs        ; 34 LEs               ; 22 LEs                 ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|ALU:ALURISCV|Mux6                                                                                                                                                                                                                                                                                                                       ;
; 44:1               ; 3 bits    ; 87 LEs        ; 54 LEs               ; 33 LEs                 ; No         ; |RISC_V_Multi_Cycle|RISC_V_Core:CORE|ALU:ALURISCV|Mux3                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                                       ;
; 9:1                ; 17 bits   ; 102 LEs       ; 102 LEs              ; 0 LEs                  ; Yes        ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[14]                                                                                                                    ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |RISC_V_Multi_Cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RISC_V_Multi_Cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RISC_V_Multi_Cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |RISC_V_Multi_Cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |RISC_V_Multi_Cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |RISC_V_Multi_Cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |RISC_V_Multi_Cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Source assignments for UART_Full_Duplex:UART|UART_Rx:RX ;
+------------------------------+-------+------+-----------+
; Assignment                   ; Value ; From ; To        ;
+------------------------------+-------+------+-----------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[8] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[8] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[0] ;
+------------------------------+-------+------+-----------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISC_V_Core:CORE|Reg_File:REGFILE|altsyncram:registers_rtl_0|altsyncram_2ho1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISC_V_Core:CORE|Reg_File:REGFILE|altsyncram:registers_rtl_1|altsyncram_2ho1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                       ;
; ADDR_WIDTH     ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_PC:PCREG ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_PC:PCBRAREG ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:PCMUX ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Param:INSTRREG ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Param:DATAREG ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:WD3MUX ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ADDRESS_WIDTH  ; 5     ; Signed Integer                                        ;
; DATA_WIDTH     ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; IN_WIDTH_1     ; 12    ; Signed Integer                                         ;
; IN_WIDTH_2     ; 20    ; Signed Integer                                         ;
; OUT_WIDTH      ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M2 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX20 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DATA_WIDTH     ; 20    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE12 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                       ;
; OUT_WIDTH      ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE20 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; IN_WIDTH       ; 20    ; Signed Integer                                                       ;
; OUT_WIDTH      ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX|Mux_2_1:M2 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Param:AREG ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Param:BREG ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:JALRMUX ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M1 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:AMUX|Mux_2_1:M2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M1 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_4_1:BMUX|Mux_2_1:M2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Reg_Param:ALUREG ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Core:CORE|Mux_2_1:PCOUTMUX ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                           ;
; ADDR_WIDTH     ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX|Mux_2_1:M0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX|Mux_2_1:M1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:RXMUX|Mux_2_1:M2 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem_Map_Controler:MM|Mux_4_1:MEMMUX|Mux_2_1:M2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_Single_Port:ROM ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                          ;
; ADDR_WIDTH     ; 6     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_Single_Port:RAM ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                          ;
; ADDR_WIDTH     ; 6     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:IO ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:RXREG ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:TXREG ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:RXRREG ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|Reg_Param:TXSREG ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Shift_Register_R_Param:SHIFT_REG ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 9     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Reg_Param:RX_REG ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Reg_Param:FF_PAR ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Bit_Rate_Pulse:BR_PULSE ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; DELAY_COUNTS   ; 5210  ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Rx:RX|Counter_Param:COUNT_BITS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; MAX_COUNT      ; 16    ; Signed Integer                                                                ;
; NUM_BITS       ; 4     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Reg_Param:TX_REG ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; NUM_BITS       ; 11    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Bit_Rate_Pulse:BR_PULSE ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; DELAY_COUNTS   ; 5210  ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Full_Duplex:UART|UART_Tx:TX|Counter_Param:COUNT_BITS ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; MAX_COUNT      ; 16    ; Signed Integer                                                                ;
; NUM_BITS       ; 4     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                         ;
+-------------------------------------------------+--------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 18                                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 18                                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                    ; Untyped        ;
; sld_sample_depth                                ; 65536                                                                                ; Untyped        ;
; sld_segment_size                                ; 65536                                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                    ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 84                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 18                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                    ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|altsyncram:registers_rtl_0 ;
+------------------------------------+------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                    ; Type                          ;
+------------------------------------+------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                       ;
; WIDTH_A                            ; 32                                       ; Untyped                       ;
; WIDTHAD_A                          ; 5                                        ; Untyped                       ;
; NUMWORDS_A                         ; 32                                       ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                       ;
; WIDTH_B                            ; 32                                       ; Untyped                       ;
; WIDTHAD_B                          ; 5                                        ; Untyped                       ;
; NUMWORDS_B                         ; 32                                       ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                       ;
; BYTE_SIZE                          ; 8                                        ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                       ;
; INIT_FILE                          ; db/RISC-V.ram0_Reg_File_2801358d.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_2ho1                          ; Untyped                       ;
+------------------------------------+------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISC_V_Core:CORE|Reg_File:REGFILE|altsyncram:registers_rtl_1 ;
+------------------------------------+------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                    ; Type                          ;
+------------------------------------+------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                       ;
; WIDTH_A                            ; 32                                       ; Untyped                       ;
; WIDTHAD_A                          ; 5                                        ; Untyped                       ;
; NUMWORDS_A                         ; 32                                       ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                       ;
; WIDTH_B                            ; 32                                       ; Untyped                       ;
; WIDTHAD_B                          ; 5                                        ; Untyped                       ;
; NUMWORDS_B                         ; 32                                       ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                       ;
; BYTE_SIZE                          ; 8                                        ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                       ;
; INIT_FILE                          ; db/RISC-V.ram0_Reg_File_2801358d.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_2ho1                          ; Untyped                       ;
+------------------------------------+------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 2                                                            ;
; Entity Instance                           ; RISC_V_Core:CORE|Reg_File:REGFILE|altsyncram:registers_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 32                                                           ;
;     -- NUMWORDS_A                         ; 32                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 32                                                           ;
;     -- NUMWORDS_B                         ; 32                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; RISC_V_Core:CORE|Reg_File:REGFILE|altsyncram:registers_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 32                                                           ;
;     -- NUMWORDS_A                         ; 32                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 32                                                           ;
;     -- NUMWORDS_B                         ; 32                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
+-------------------------------------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Tx:TX|Counter_Param:COUNT_BITS"                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; max_cnt_hit ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Tx:TX|Bit_Rate_Pulse:BR_PULSE" ;
+--------+-------+----------+----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                  ;
+--------+-------+----------+----------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                             ;
+--------+-------+----------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO" ;
+-------+-------+----------+------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                          ;
+-------+-------+----------+------------------------------------------------------------------+
; D[10] ; Input ; Info     ; Stuck at VCC                                                     ;
; D[0]  ; Input ; Info     ; Stuck at GND                                                     ;
+-------+-------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Rx:RX|Counter_Param:COUNT_BITS"                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; max_cnt_hit ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Rx:RX|Bit_Rate_Pulse:BR_PULSE" ;
+--------+-------+----------+----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                  ;
+--------+-------+----------+----------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                             ;
+--------+-------+----------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM"                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Tx_Data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|Reg_Param:RXRREG" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; D    ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Full_Duplex:UART|Reg_Param:RXREG" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                            ;
+------+-------+----------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:IO"                                                                                                                                                                                 ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GPIO_Data  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; GPIO_toMem ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND.            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Map_Controler:MM|Mux_4_1:RXMUX" ;
+----------+-------+----------+----------------------------------+
; Port     ; Type  ; Severity ; Details                          ;
+----------+-------+----------+----------------------------------+
; A        ; Input ; Info     ; Stuck at GND                     ;
; B[31..1] ; Input ; Info     ; Stuck at GND                     ;
; C[31..8] ; Input ; Info     ; Stuck at GND                     ;
; D[31..1] ; Input ; Info     ; Stuck at GND                     ;
+----------+-------+----------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem_Map_Controler:MM"                                                                          ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ReadGPIO[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DataGPIO[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; AddrROM[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; AddrROM[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; AddrRAM[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; AddrRAM[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Param:ALUREG" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; rst  ; Input ; Info     ; Stuck at VCC                        ;
; en   ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_4_1:BMUX" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; B[31..3] ; Input ; Info     ; Stuck at GND                ;
; B[1..0]  ; Input ; Info     ; Stuck at GND                ;
; B[2]     ; Input ; Info     ; Stuck at VCC                ;
; D[31..5] ; Input ; Info     ; Stuck at GND                ;
+----------+-------+----------+-----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Mux_4_1:AMUX" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; C    ; Input ; Info     ; Stuck at GND                    ;
+------+-------+----------+---------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Param:BREG" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; rst  ; Input ; Info     ; Stuck at VCC                      ;
; en   ; Input ; Info     ; Stuck at VCC                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Param:AREG" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; rst  ; Input ; Info     ; Stuck at VCC                      ;
; en   ; Input ; Info     ; Stuck at VCC                      ;
+------+-------+----------+-----------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX" ;
+----------+-------+----------+------------------------------------------+
; Port     ; Type  ; Severity ; Details                                  ;
+----------+-------+----------+------------------------------------------+
; B[0]     ; Input ; Info     ; Stuck at GND                             ;
; C[1..0]  ; Input ; Info     ; Stuck at GND                             ;
; D[11..0] ; Input ; Info     ; Stuck at GND                             ;
+----------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE20"                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE12"                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX20"                                                                                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (20 bits) is smaller than the port expression (32 bits) it drives.  The 12 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12"                                                                                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; Q    ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (32 bits) it drives.  The 20 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Param:DATAREG" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; rst  ; Input ; Info     ; Stuck at VCC                         ;
; en   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Core:CORE|Reg_Param:INSTRREG" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; rst  ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 18                  ; 18               ; 65536        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2544                        ;
;     CLR               ; 43                          ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 2098                        ;
;     ENA CLR           ; 78                          ;
;     ENA CLR SLD       ; 31                          ;
;     SCLR              ; 64                          ;
;     plain             ; 204                         ;
; arriav_lcell_comb     ; 2246                        ;
;     arith             ; 137                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 15                          ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 93                          ;
;     extend            ; 23                          ;
;         7 data inputs ; 23                          ;
;     normal            ; 2086                        ;
;         1 data inputs ; 52                          ;
;         2 data inputs ; 161                         ;
;         3 data inputs ; 160                         ;
;         4 data inputs ; 126                         ;
;         5 data inputs ; 293                         ;
;         6 data inputs ; 1294                        ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 32                          ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 6.29                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 664                                                    ;
;     CLR               ; 23                                                     ;
;     CLR SLD           ; 65                                                     ;
;     ENA               ; 98                                                     ;
;     ENA CLR           ; 107                                                    ;
;     ENA CLR SCLR      ; 49                                                     ;
;     ENA SCLR          ; 45                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 46                                                     ;
;     SCLR SLD          ; 11                                                     ;
;     plain             ; 187                                                    ;
; arriav_lcell_comb     ; 349                                                    ;
;     arith             ; 112                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 107                                                    ;
;         2 data inputs ; 1                                                      ;
;     extend            ; 2                                                      ;
;         7 data inputs ; 2                                                      ;
;     normal            ; 235                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 17                                                     ;
;         2 data inputs ; 7                                                      ;
;         3 data inputs ; 9                                                      ;
;         4 data inputs ; 30                                                     ;
;         5 data inputs ; 64                                                     ;
;         6 data inputs ; 106                                                    ;
; boundary_port         ; 174                                                    ;
; stratixv_ram_block    ; 144                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 4.40                                                   ;
; Average LUT depth     ; 1.62                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 93                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 92                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 13                                       ;
;         4 data inputs ; 20                                       ;
;         5 data inputs ; 23                                       ;
;         6 data inputs ; 12                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.34                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:14     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                             ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                 ; Details                                                                                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rx_Data[0]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; Rx_Data[0]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; Rx_Data[1]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; Rx_Data[1]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; Rx_Data[2]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; Rx_Data[2]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; Rx_Data[3]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; Rx_Data[3]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; Rx_Data[4]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; Rx_Data[4]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; Rx_Data[5]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; Rx_Data[5]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; Rx_Data[6]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; Rx_Data[6]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; Rx_Data[7]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; Rx_Data[7]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; Tx_Data[0]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Tx_Data[0]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Tx_Data[1]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Tx_Data[1]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Tx_Data[2]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Tx_Data[2]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Tx_Data[3]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Tx_Data[3]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Tx_Data[4]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Tx_Data[4]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Tx_Data[5]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Tx_Data[5]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Tx_Data[6]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Tx_Data[6]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Tx_Data[7]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Tx_Data[7]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; clk                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                               ; N/A                                                                                                                                                            ;
; rx                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx                                                                                ; N/A                                                                                                                                                            ;
; rx                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx                                                                                ; N/A                                                                                                                                                            ;
; tx                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[0]~_wirecell ; N/A                                                                                                                                                            ;
; tx                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO|D_FF[0]~_wirecell ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Sun Mar 19 22:54:37 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/risc_v_multi_cycle.sv
    Info (12023): Found entity 1: RISC_V_Multi_Cycle File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Multi_Cycle.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/risc_v_multi_cycle_1hz.sv
    Info (12023): Found entity 1: RISC_V_Multi_Cycle_1Hz File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Multi_Cycle_1Hz.sv Line: 9
Warning (10261): Verilog HDL Event Control warning at RISC_V_UART_tb.sv(106): Event Control contains a complex event expression File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_UART_tb.sv Line: 106
Warning (10261): Verilog HDL Event Control warning at RISC_V_UART_tb.sv(107): Event Control contains a complex event expression File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_UART_tb.sv Line: 107
Warning (10261): Verilog HDL Event Control warning at RISC_V_UART_tb.sv(108): Event Control contains a complex event expression File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_UART_tb.sv Line: 108
Warning (10261): Verilog HDL Event Control warning at RISC_V_UART_tb.sv(109): Event Control contains a complex event expression File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_UART_tb.sv Line: 109
Warning (10261): Verilog HDL Event Control warning at RISC_V_UART_tb.sv(110): Event Control contains a complex event expression File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_UART_tb.sv Line: 110
Warning (10261): Verilog HDL Event Control warning at RISC_V_UART_tb.sv(111): Event Control contains a complex event expression File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_UART_tb.sv Line: 111
Warning (10261): Verilog HDL Event Control warning at RISC_V_UART_tb.sv(112): Event Control contains a complex event expression File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_UART_tb.sv Line: 112
Warning (10261): Verilog HDL Event Control warning at RISC_V_UART_tb.sv(113): Event Control contains a complex event expression File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_UART_tb.sv Line: 113
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/risc_v_uart_tb.sv
    Info (12023): Found entity 1: RISC_V_UART_tb File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_UART_tb.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/risc_v_core.sv
    Info (12023): Found entity 1: RISC_V_Core File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 9
Warning (10261): Verilog HDL Event Control warning at RISC_V_tb.sv(53): Event Control contains a complex event expression File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_tb.sv Line: 53
Warning (10261): Verilog HDL Event Control warning at RISC_V_tb.sv(54): Event Control contains a complex event expression File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_tb.sv Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/risc_v_tb.sv
    Info (12023): Found entity 1: RISC_V_tb File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_tb.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_word_fsm.sv
    Info (12023): Found entity 1: UART_Word_FSM File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Word_FSM.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_tx.sv
    Info (12023): Found entity 1: UART_Tx File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_rx.sv
    Info (12023): Found entity 1: UART_Rx File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_pkg.sv
    Info (12022): Found design unit 1: UART_pkg (SystemVerilog) File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_pkg.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_full_duplex_tb.sv
    Info (12023): Found entity 1: UART_Full_Duplex_tb File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex_tb.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/uart_full_duplex.sv
    Info (12023): Found entity 1: UART_Full_Duplex File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/shift_register_r_param.sv
    Info (12023): Found entity 1: Shift_Register_R_Param File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Register_R_Param.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/shift_register_piso_param.sv
    Info (12023): Found entity 1: Shift_Register_PISO_Param File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Register_PISO_Param.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/fsm_uart_tx.sv
    Info (12023): Found entity 1: FSM_UART_Tx File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/FSM_UART_Tx.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/fsm_uart_rx.sv
    Info (12023): Found entity 1: FSM_UART_Rx File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/FSM_UART_Rx.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/bit_rate_pulse.sv
    Info (12023): Found entity 1: Bit_Rate_Pulse File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Bit_Rate_Pulse.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/sign_ext_unit.sv
    Info (12023): Found entity 1: Sign_Ext_Unit File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/sign_ext.sv
    Info (12023): Found entity 1: Sign_Ext File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext.sv Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/shifts.sv
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/shift_unit.sv
    Info (12023): Found entity 1: Shift_Unit File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Unit.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/rom_single_port.sv
    Info (12023): Found entity 1: ROM_Single_Port File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/regs.sv
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_pc.sv
    Info (12023): Found entity 1: Reg_PC File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_PC.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_param.sv
    Info (12023): Found entity 1: Reg_Param File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_Param.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_file_tb.sv
    Info (12023): Found entity 1: Reg_File_tb File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File_tb.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/reg_file.sv
    Info (12023): Found entity 1: Reg_File File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/ram_single_port.sv
    Info (12023): Found entity 1: RAM_Single_Port File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/pc_enable.sv
    Info (12023): Found entity 1: PC_Enable File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/PC_Enable.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/mux_4_1.sv
    Info (12023): Found entity 1: Mux_4_1 File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_4_1.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/mux_2_1.sv
    Info (12023): Found entity 1: Mux_2_1 File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_2_1.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/mem_map_controler.sv
    Info (12023): Found entity 1: Mem_Map_Controler File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map_Controler.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/gpio.sv
    Info (12023): Found entity 1: GPIO File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/GPIO.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/counter_param.sv
    Info (12023): Found entity 1: Counter_Param File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Counter_Param.sv Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/control_unit_enum.sv
    Info (12022): Found design unit 1: Control_Unit_enum (SystemVerilog) File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit_enum.sv Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/control_unit_defs.sv
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/control_unit.sv
    Info (12023): Found entity 1: Control_Unit File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/clk_div.sv
    Info (12023): Found entity 1: Clk_Div File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Clk_Div.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/alu_tb.sv
    Info (12023): Found entity 1: ALU_tb File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ALU_tb.sv Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/alu_sel.sv
Info (12021): Found 1 design units, including 1 entities, in source file /quartus21/projects/risc-v_jorge-padilla/src/alu.sv
    Info (12023): Found entity 1: ALU File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ALU.sv Line: 9
Warning (10236): Verilog HDL Implicit Net warning at UART_Tx.sv(44): created implicit net for "bit_count_enable_w" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv Line: 44
Warning (10037): Verilog HDL or VHDL warning at GPIO.sv(24): conditional expression evaluates to a constant File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/GPIO.sv Line: 24
Critical Warning (10846): Verilog HDL Instantiation warning at RISC_V_Multi_Cycle_1Hz.sv(46): instance has no name File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Multi_Cycle_1Hz.sv Line: 46
Info (12127): Elaborating entity "RISC_V_Multi_Cycle" for the top level hierarchy
Info (12128): Elaborating entity "RISC_V_Core" for hierarchy "RISC_V_Core:CORE" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Multi_Cycle.sv Line: 61
Info (12128): Elaborating entity "Control_Unit" for hierarchy "RISC_V_Core:CORE|Control_Unit:CU" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 83
Warning (10235): Verilog HDL Always Construct warning at Control_Unit.sv(124): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv Line: 124
Warning (10235): Verilog HDL Always Construct warning at Control_Unit.sv(163): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv Line: 163
Warning (10235): Verilog HDL Always Construct warning at Control_Unit.sv(249): variable "Funct7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv Line: 249
Warning (10235): Verilog HDL Always Construct warning at Control_Unit.sv(249): variable "Funct3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv Line: 249
Warning (10235): Verilog HDL Always Construct warning at Control_Unit.sv(277): variable "Funct3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv Line: 277
Warning (10235): Verilog HDL Always Construct warning at Control_Unit.sv(325): variable "Opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv Line: 325
Warning (10235): Verilog HDL Always Construct warning at Control_Unit.sv(344): variable "Funct3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv Line: 344
Warning (10235): Verilog HDL Always Construct warning at Control_Unit.sv(347): variable "Funct7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv Line: 347
Warning (10235): Verilog HDL Always Construct warning at Control_Unit.sv(347): variable "Funct3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv Line: 347
Warning (10235): Verilog HDL Always Construct warning at Control_Unit.sv(351): variable "Funct7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv Line: 351
Warning (10235): Verilog HDL Always Construct warning at Control_Unit.sv(351): variable "Funct3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv Line: 351
Warning (10235): Verilog HDL Always Construct warning at Control_Unit.sv(355): variable "Funct3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv Line: 355
Info (10264): Verilog HDL Case Statement information at Control_Unit.sv(101): all case item expressions in this case statement are onehot File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv Line: 101
Info (12128): Elaborating entity "PC_Enable" for hierarchy "RISC_V_Core:CORE|PC_Enable:PCE" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 92
Info (12128): Elaborating entity "Reg_PC" for hierarchy "RISC_V_Core:CORE|Reg_PC:PCREG" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 101
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "RISC_V_Core:CORE|Mux_2_1:PCMUX" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 118
Info (12128): Elaborating entity "Reg_Param" for hierarchy "RISC_V_Core:CORE|Reg_Param:INSTRREG" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 127
Info (12128): Elaborating entity "Reg_File" for hierarchy "RISC_V_Core:CORE|Reg_File:REGFILE" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 156
Info (12128): Elaborating entity "Sign_Ext_Unit" for hierarchy "RISC_V_Core:CORE|Sign_Ext_Unit:SEU" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 167
Info (12128): Elaborating entity "Mux_4_1" for hierarchy "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 31
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_4_1:MUX12|Mux_2_1:M0" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_4_1.sv Line: 27
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Mux_2_1:MUX20" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 38
Info (12128): Elaborating entity "Sign_Ext" for hierarchy "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE12" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 48
Info (12128): Elaborating entity "Sign_Ext" for hierarchy "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|Sign_Ext:SE20" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 53
Info (12128): Elaborating entity "Shift_Unit" for hierarchy "RISC_V_Core:CORE|Shift_Unit:SU" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 174
Info (12128): Elaborating entity "Mux_4_1" for hierarchy "RISC_V_Core:CORE|Shift_Unit:SU|Mux_4_1:MUX" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Unit.sv Line: 36
Info (12128): Elaborating entity "ALU" for hierarchy "RISC_V_Core:CORE|ALU:ALURISCV" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Core.sv Line: 229
Info (12128): Elaborating entity "Mem_Map_Controler" for hierarchy "Mem_Map_Controler:MM" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Multi_Cycle.sv Line: 89
Info (12128): Elaborating entity "ROM_Single_Port" for hierarchy "ROM_Single_Port:ROM" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Multi_Cycle.sv Line: 95
Warning (10850): Verilog HDL warning at ROM_Single_Port.sv(19): number of words (49) in memory file does not match the number of elements in the address range [0:63] File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv Line: 19
Warning (10030): Net "rom.data_a" at ROM_Single_Port.sv(15) has no driver or initial value, using a default initial value '0' File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv Line: 15
Warning (10030): Net "rom.waddr_a" at ROM_Single_Port.sv(15) has no driver or initial value, using a default initial value '0' File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv Line: 15
Warning (10030): Net "rom.we_a" at ROM_Single_Port.sv(15) has no driver or initial value, using a default initial value '0' File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv Line: 15
Info (12128): Elaborating entity "RAM_Single_Port" for hierarchy "RAM_Single_Port:RAM" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Multi_Cycle.sv Line: 104
Warning (10850): Verilog HDL warning at RAM_Single_Port.sv(22): number of words (36) in memory file does not match the number of elements in the address range [0:63] File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv Line: 22
Info (12128): Elaborating entity "GPIO" for hierarchy "GPIO:IO" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Multi_Cycle.sv Line: 114
Info (12128): Elaborating entity "UART_Full_Duplex" for hierarchy "UART_Full_Duplex:UART" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V_Multi_Cycle.sv Line: 133
Info (12128): Elaborating entity "Reg_Param" for hierarchy "UART_Full_Duplex:UART|Reg_Param:RXREG" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv Line: 43
Info (12128): Elaborating entity "Reg_Param" for hierarchy "UART_Full_Duplex:UART|Reg_Param:RXRREG" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv Line: 61
Info (12128): Elaborating entity "UART_Rx" for hierarchy "UART_Full_Duplex:UART|UART_Rx:RX" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv Line: 81
Info (12128): Elaborating entity "FSM_UART_Rx" for hierarchy "UART_Full_Duplex:UART|UART_Rx:RX|FSM_UART_Rx:FSM" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 51
Info (12128): Elaborating entity "Shift_Register_R_Param" for hierarchy "UART_Full_Duplex:UART|UART_Rx:RX|Shift_Register_R_Param:SHIFT_REG" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 60
Info (12128): Elaborating entity "Bit_Rate_Pulse" for hierarchy "UART_Full_Duplex:UART|UART_Rx:RX|Bit_Rate_Pulse:BR_PULSE" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 88
Info (12128): Elaborating entity "Counter_Param" for hierarchy "UART_Full_Duplex:UART|UART_Rx:RX|Counter_Param:COUNT_BITS" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 96
Info (12128): Elaborating entity "UART_Tx" for hierarchy "UART_Full_Duplex:UART|UART_Tx:TX" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Full_Duplex.sv Line: 92
Info (12128): Elaborating entity "FSM_UART_Tx" for hierarchy "UART_Full_Duplex:UART|UART_Tx:TX|FSM_UART_Tx:FSM_Tx" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv Line: 52
Info (12128): Elaborating entity "Shift_Register_PISO_Param" for hierarchy "UART_Full_Duplex:UART|UART_Tx:TX|Shift_Register_PISO_Param:PISO" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Tx.sv Line: 71
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[31]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[30]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[29]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[28]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[27]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[26]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[25]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[24]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[23]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[22]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[21]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[20]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[19]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[18]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[17]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[16]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[15]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[14]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[13]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_12[12]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 20
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[31]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[30]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[29]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[28]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[27]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[26]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[25]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[24]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[23]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[22]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[21]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
    Warning (12110): Net "RISC_V_Core:CORE|Sign_Ext_Unit:SEU|In_20[20]" is missing source, defaulting to GND File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kl84.tdf
    Info (12023): Found entity 1: altsyncram_kl84 File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/altsyncram_kl84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/decode_dla.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ehb.tdf
    Info (12023): Found entity 1: mux_ehb File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/mux_ehb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf
    Info (12023): Found entity 1: cntr_59i File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_59i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf
    Info (12023): Found entity 1: cntr_24j File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_24j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_29i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.03.19.22:54:55 Progress: Loading sld89fdeded/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld89fdeded/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/ip/sld89fdeded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_Reg_File_2801358d.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_Reg_File_2801358d.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "RAM_Single_Port:RAM|ram" is uninferred due to asynchronous read logic File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv Line: 18
    Info (276004): RAM logic "ROM_Single_Port:ROM|rom" is uninferred due to inappropriate RAM size File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv Line: 15
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_ROM_Single_Port_bfc4a96e.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_RAM_Single_Port_65c896f2.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC-V.ram0_Reg_File_2801358d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RISC_V_Core:CORE|Reg_File:REGFILE|registers_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC-V.ram0_Reg_File_2801358d.hdl.mif
Info (12130): Elaborated megafunction instantiation "RISC_V_Core:CORE|Reg_File:REGFILE|altsyncram:registers_rtl_0"
Info (12133): Instantiated megafunction "RISC_V_Core:CORE|Reg_File:REGFILE|altsyncram:registers_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISC-V.ram0_Reg_File_2801358d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ho1.tdf
    Info (12023): Found entity 1: altsyncram_2ho1 File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/altsyncram_2ho1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_Reg_File_2801358d.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus21/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/db/RISC-V.ram0_Reg_File_2801358d.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/quartus21/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[3]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[2]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[1]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[8]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[0]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[7]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[6]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[5]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
    Info (17048): Logic cell "UART_Full_Duplex:UART|UART_Rx:RX|Q_SR_w[4]" File: D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/UART_Rx.sv Line: 30
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/output_files/RISC-V.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 37 of its 69 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 32 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5841 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 22 output pins
    Info (21061): Implemented 5594 logic cells
    Info (21064): Implemented 208 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings
    Info: Peak virtual memory: 4983 megabytes
    Info: Processing ended: Sun Mar 19 22:55:21 2023
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Quartus21/projects/RISC-V_Jorge-Padilla/quartus/output_files/RISC-V.map.smsg.


