
G431_Test_Uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000436c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001680  0800454c  0800454c  0001454c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005bcc  08005bcc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005bcc  08005bcc  00015bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005bd4  08005bd4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005bd4  08005bd4  00015bd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005bd8  08005bd8  00015bd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005bdc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000158  20000070  08005c4c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c8  08005c4c  000201c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e1b4  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fa0  00000000  00000000  0002e254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b08  00000000  00000000  000301f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a58  00000000  00000000  00030d00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d8f2  00000000  00000000  00031758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d4e1  00000000  00000000  0004f04a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b8fbc  00000000  00000000  0005c52b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001154e7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000307c  00000000  00000000  00115538  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004534 	.word	0x08004534

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	08004534 	.word	0x08004534

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b974 	b.w	80005d0 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	4604      	mov	r4, r0
 8000308:	468e      	mov	lr, r1
 800030a:	2b00      	cmp	r3, #0
 800030c:	d14d      	bne.n	80003aa <__udivmoddi4+0xaa>
 800030e:	428a      	cmp	r2, r1
 8000310:	4694      	mov	ip, r2
 8000312:	d969      	bls.n	80003e8 <__udivmoddi4+0xe8>
 8000314:	fab2 f282 	clz	r2, r2
 8000318:	b152      	cbz	r2, 8000330 <__udivmoddi4+0x30>
 800031a:	fa01 f302 	lsl.w	r3, r1, r2
 800031e:	f1c2 0120 	rsb	r1, r2, #32
 8000322:	fa20 f101 	lsr.w	r1, r0, r1
 8000326:	fa0c fc02 	lsl.w	ip, ip, r2
 800032a:	ea41 0e03 	orr.w	lr, r1, r3
 800032e:	4094      	lsls	r4, r2
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	0c21      	lsrs	r1, r4, #16
 8000336:	fbbe f6f8 	udiv	r6, lr, r8
 800033a:	fa1f f78c 	uxth.w	r7, ip
 800033e:	fb08 e316 	mls	r3, r8, r6, lr
 8000342:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000346:	fb06 f107 	mul.w	r1, r6, r7
 800034a:	4299      	cmp	r1, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x64>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f106 30ff 	add.w	r0, r6, #4294967295
 8000356:	f080 811f 	bcs.w	8000598 <__udivmoddi4+0x298>
 800035a:	4299      	cmp	r1, r3
 800035c:	f240 811c 	bls.w	8000598 <__udivmoddi4+0x298>
 8000360:	3e02      	subs	r6, #2
 8000362:	4463      	add	r3, ip
 8000364:	1a5b      	subs	r3, r3, r1
 8000366:	b2a4      	uxth	r4, r4
 8000368:	fbb3 f0f8 	udiv	r0, r3, r8
 800036c:	fb08 3310 	mls	r3, r8, r0, r3
 8000370:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000374:	fb00 f707 	mul.w	r7, r0, r7
 8000378:	42a7      	cmp	r7, r4
 800037a:	d90a      	bls.n	8000392 <__udivmoddi4+0x92>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 33ff 	add.w	r3, r0, #4294967295
 8000384:	f080 810a 	bcs.w	800059c <__udivmoddi4+0x29c>
 8000388:	42a7      	cmp	r7, r4
 800038a:	f240 8107 	bls.w	800059c <__udivmoddi4+0x29c>
 800038e:	4464      	add	r4, ip
 8000390:	3802      	subs	r0, #2
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	1be4      	subs	r4, r4, r7
 8000398:	2600      	movs	r6, #0
 800039a:	b11d      	cbz	r5, 80003a4 <__udivmoddi4+0xa4>
 800039c:	40d4      	lsrs	r4, r2
 800039e:	2300      	movs	r3, #0
 80003a0:	e9c5 4300 	strd	r4, r3, [r5]
 80003a4:	4631      	mov	r1, r6
 80003a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d909      	bls.n	80003c2 <__udivmoddi4+0xc2>
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	f000 80ef 	beq.w	8000592 <__udivmoddi4+0x292>
 80003b4:	2600      	movs	r6, #0
 80003b6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ba:	4630      	mov	r0, r6
 80003bc:	4631      	mov	r1, r6
 80003be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c2:	fab3 f683 	clz	r6, r3
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	d14a      	bne.n	8000460 <__udivmoddi4+0x160>
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0xd4>
 80003ce:	4282      	cmp	r2, r0
 80003d0:	f200 80f9 	bhi.w	80005c6 <__udivmoddi4+0x2c6>
 80003d4:	1a84      	subs	r4, r0, r2
 80003d6:	eb61 0303 	sbc.w	r3, r1, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	469e      	mov	lr, r3
 80003de:	2d00      	cmp	r5, #0
 80003e0:	d0e0      	beq.n	80003a4 <__udivmoddi4+0xa4>
 80003e2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003e6:	e7dd      	b.n	80003a4 <__udivmoddi4+0xa4>
 80003e8:	b902      	cbnz	r2, 80003ec <__udivmoddi4+0xec>
 80003ea:	deff      	udf	#255	; 0xff
 80003ec:	fab2 f282 	clz	r2, r2
 80003f0:	2a00      	cmp	r2, #0
 80003f2:	f040 8092 	bne.w	800051a <__udivmoddi4+0x21a>
 80003f6:	eba1 010c 	sub.w	r1, r1, ip
 80003fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003fe:	fa1f fe8c 	uxth.w	lr, ip
 8000402:	2601      	movs	r6, #1
 8000404:	0c20      	lsrs	r0, r4, #16
 8000406:	fbb1 f3f7 	udiv	r3, r1, r7
 800040a:	fb07 1113 	mls	r1, r7, r3, r1
 800040e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000412:	fb0e f003 	mul.w	r0, lr, r3
 8000416:	4288      	cmp	r0, r1
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x12c>
 800041a:	eb1c 0101 	adds.w	r1, ip, r1
 800041e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x12a>
 8000424:	4288      	cmp	r0, r1
 8000426:	f200 80cb 	bhi.w	80005c0 <__udivmoddi4+0x2c0>
 800042a:	4643      	mov	r3, r8
 800042c:	1a09      	subs	r1, r1, r0
 800042e:	b2a4      	uxth	r4, r4
 8000430:	fbb1 f0f7 	udiv	r0, r1, r7
 8000434:	fb07 1110 	mls	r1, r7, r0, r1
 8000438:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800043c:	fb0e fe00 	mul.w	lr, lr, r0
 8000440:	45a6      	cmp	lr, r4
 8000442:	d908      	bls.n	8000456 <__udivmoddi4+0x156>
 8000444:	eb1c 0404 	adds.w	r4, ip, r4
 8000448:	f100 31ff 	add.w	r1, r0, #4294967295
 800044c:	d202      	bcs.n	8000454 <__udivmoddi4+0x154>
 800044e:	45a6      	cmp	lr, r4
 8000450:	f200 80bb 	bhi.w	80005ca <__udivmoddi4+0x2ca>
 8000454:	4608      	mov	r0, r1
 8000456:	eba4 040e 	sub.w	r4, r4, lr
 800045a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800045e:	e79c      	b.n	800039a <__udivmoddi4+0x9a>
 8000460:	f1c6 0720 	rsb	r7, r6, #32
 8000464:	40b3      	lsls	r3, r6
 8000466:	fa22 fc07 	lsr.w	ip, r2, r7
 800046a:	ea4c 0c03 	orr.w	ip, ip, r3
 800046e:	fa20 f407 	lsr.w	r4, r0, r7
 8000472:	fa01 f306 	lsl.w	r3, r1, r6
 8000476:	431c      	orrs	r4, r3
 8000478:	40f9      	lsrs	r1, r7
 800047a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800047e:	fa00 f306 	lsl.w	r3, r0, r6
 8000482:	fbb1 f8f9 	udiv	r8, r1, r9
 8000486:	0c20      	lsrs	r0, r4, #16
 8000488:	fa1f fe8c 	uxth.w	lr, ip
 800048c:	fb09 1118 	mls	r1, r9, r8, r1
 8000490:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000494:	fb08 f00e 	mul.w	r0, r8, lr
 8000498:	4288      	cmp	r0, r1
 800049a:	fa02 f206 	lsl.w	r2, r2, r6
 800049e:	d90b      	bls.n	80004b8 <__udivmoddi4+0x1b8>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004a8:	f080 8088 	bcs.w	80005bc <__udivmoddi4+0x2bc>
 80004ac:	4288      	cmp	r0, r1
 80004ae:	f240 8085 	bls.w	80005bc <__udivmoddi4+0x2bc>
 80004b2:	f1a8 0802 	sub.w	r8, r8, #2
 80004b6:	4461      	add	r1, ip
 80004b8:	1a09      	subs	r1, r1, r0
 80004ba:	b2a4      	uxth	r4, r4
 80004bc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004c0:	fb09 1110 	mls	r1, r9, r0, r1
 80004c4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004cc:	458e      	cmp	lr, r1
 80004ce:	d908      	bls.n	80004e2 <__udivmoddi4+0x1e2>
 80004d0:	eb1c 0101 	adds.w	r1, ip, r1
 80004d4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004d8:	d26c      	bcs.n	80005b4 <__udivmoddi4+0x2b4>
 80004da:	458e      	cmp	lr, r1
 80004dc:	d96a      	bls.n	80005b4 <__udivmoddi4+0x2b4>
 80004de:	3802      	subs	r0, #2
 80004e0:	4461      	add	r1, ip
 80004e2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004e6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ea:	eba1 010e 	sub.w	r1, r1, lr
 80004ee:	42a1      	cmp	r1, r4
 80004f0:	46c8      	mov	r8, r9
 80004f2:	46a6      	mov	lr, r4
 80004f4:	d356      	bcc.n	80005a4 <__udivmoddi4+0x2a4>
 80004f6:	d053      	beq.n	80005a0 <__udivmoddi4+0x2a0>
 80004f8:	b15d      	cbz	r5, 8000512 <__udivmoddi4+0x212>
 80004fa:	ebb3 0208 	subs.w	r2, r3, r8
 80004fe:	eb61 010e 	sbc.w	r1, r1, lr
 8000502:	fa01 f707 	lsl.w	r7, r1, r7
 8000506:	fa22 f306 	lsr.w	r3, r2, r6
 800050a:	40f1      	lsrs	r1, r6
 800050c:	431f      	orrs	r7, r3
 800050e:	e9c5 7100 	strd	r7, r1, [r5]
 8000512:	2600      	movs	r6, #0
 8000514:	4631      	mov	r1, r6
 8000516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	40d8      	lsrs	r0, r3
 8000520:	fa0c fc02 	lsl.w	ip, ip, r2
 8000524:	fa21 f303 	lsr.w	r3, r1, r3
 8000528:	4091      	lsls	r1, r2
 800052a:	4301      	orrs	r1, r0
 800052c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000530:	fa1f fe8c 	uxth.w	lr, ip
 8000534:	fbb3 f0f7 	udiv	r0, r3, r7
 8000538:	fb07 3610 	mls	r6, r7, r0, r3
 800053c:	0c0b      	lsrs	r3, r1, #16
 800053e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000542:	fb00 f60e 	mul.w	r6, r0, lr
 8000546:	429e      	cmp	r6, r3
 8000548:	fa04 f402 	lsl.w	r4, r4, r2
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x260>
 800054e:	eb1c 0303 	adds.w	r3, ip, r3
 8000552:	f100 38ff 	add.w	r8, r0, #4294967295
 8000556:	d22f      	bcs.n	80005b8 <__udivmoddi4+0x2b8>
 8000558:	429e      	cmp	r6, r3
 800055a:	d92d      	bls.n	80005b8 <__udivmoddi4+0x2b8>
 800055c:	3802      	subs	r0, #2
 800055e:	4463      	add	r3, ip
 8000560:	1b9b      	subs	r3, r3, r6
 8000562:	b289      	uxth	r1, r1
 8000564:	fbb3 f6f7 	udiv	r6, r3, r7
 8000568:	fb07 3316 	mls	r3, r7, r6, r3
 800056c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000570:	fb06 f30e 	mul.w	r3, r6, lr
 8000574:	428b      	cmp	r3, r1
 8000576:	d908      	bls.n	800058a <__udivmoddi4+0x28a>
 8000578:	eb1c 0101 	adds.w	r1, ip, r1
 800057c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000580:	d216      	bcs.n	80005b0 <__udivmoddi4+0x2b0>
 8000582:	428b      	cmp	r3, r1
 8000584:	d914      	bls.n	80005b0 <__udivmoddi4+0x2b0>
 8000586:	3e02      	subs	r6, #2
 8000588:	4461      	add	r1, ip
 800058a:	1ac9      	subs	r1, r1, r3
 800058c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000590:	e738      	b.n	8000404 <__udivmoddi4+0x104>
 8000592:	462e      	mov	r6, r5
 8000594:	4628      	mov	r0, r5
 8000596:	e705      	b.n	80003a4 <__udivmoddi4+0xa4>
 8000598:	4606      	mov	r6, r0
 800059a:	e6e3      	b.n	8000364 <__udivmoddi4+0x64>
 800059c:	4618      	mov	r0, r3
 800059e:	e6f8      	b.n	8000392 <__udivmoddi4+0x92>
 80005a0:	454b      	cmp	r3, r9
 80005a2:	d2a9      	bcs.n	80004f8 <__udivmoddi4+0x1f8>
 80005a4:	ebb9 0802 	subs.w	r8, r9, r2
 80005a8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005ac:	3801      	subs	r0, #1
 80005ae:	e7a3      	b.n	80004f8 <__udivmoddi4+0x1f8>
 80005b0:	4646      	mov	r6, r8
 80005b2:	e7ea      	b.n	800058a <__udivmoddi4+0x28a>
 80005b4:	4620      	mov	r0, r4
 80005b6:	e794      	b.n	80004e2 <__udivmoddi4+0x1e2>
 80005b8:	4640      	mov	r0, r8
 80005ba:	e7d1      	b.n	8000560 <__udivmoddi4+0x260>
 80005bc:	46d0      	mov	r8, sl
 80005be:	e77b      	b.n	80004b8 <__udivmoddi4+0x1b8>
 80005c0:	3b02      	subs	r3, #2
 80005c2:	4461      	add	r1, ip
 80005c4:	e732      	b.n	800042c <__udivmoddi4+0x12c>
 80005c6:	4630      	mov	r0, r6
 80005c8:	e709      	b.n	80003de <__udivmoddi4+0xde>
 80005ca:	4464      	add	r4, ip
 80005cc:	3802      	subs	r0, #2
 80005ce:	e742      	b.n	8000456 <__udivmoddi4+0x156>

080005d0 <__aeabi_idiv0>:
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop

080005d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b084      	sub	sp, #16
 80005d8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005da:	f001 f8e1 	bl	80017a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005de:	f000 f83b 	bl	8000658 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e2:	f000 f91d 	bl	8000820 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005e6:	f000 f8cf 	bl	8000788 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80005ea:	f000 f881 	bl	80006f0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  send_debug_logs ( "\nStart the application." ) ;
 80005ee:	4818      	ldr	r0, [pc, #96]	; (8000650 <main+0x7c>)
 80005f0:	f000 f97a 	bl	80008e8 <send_debug_logs>
  reset_astronode () ;
 80005f4:	f000 f9a6 	bl	8000944 <reset_astronode>

  print_housekeeping_timer = get_systick () ;
 80005f8:	f000 f9d6 	bl	80009a8 <get_systick>
 80005fc:	4603      	mov	r3, r0
 80005fe:	4a15      	ldr	r2, [pc, #84]	; (8000654 <main+0x80>)
 8000600:	6013      	str	r3, [r2, #0]
  // application cfg
  //astronode_send_cfg_wr ( true , false , true , false , true , true , true , false ) ;
  //default cfg
  //astronode_send_cfg_wr ( true , false , true, false , true , false , true , false ) ;
  //test
  HAL_Delay ( 1000 ) ;
 8000602:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000606:	f001 f93b 	bl	8001880 <HAL_Delay>
  astronode_send_cfg_wr ( true , false , true , false , true , true , true , false ) ;
 800060a:	2300      	movs	r3, #0
 800060c:	9303      	str	r3, [sp, #12]
 800060e:	2301      	movs	r3, #1
 8000610:	9302      	str	r3, [sp, #8]
 8000612:	2301      	movs	r3, #1
 8000614:	9301      	str	r3, [sp, #4]
 8000616:	2301      	movs	r3, #1
 8000618:	9300      	str	r3, [sp, #0]
 800061a:	2300      	movs	r3, #0
 800061c:	2201      	movs	r2, #1
 800061e:	2100      	movs	r1, #0
 8000620:	2001      	movs	r0, #1
 8000622:	f000 fb87 	bl	8000d34 <astronode_send_cfg_wr>
  astronode_send_cfg_wr ( true , false , true , false , true , true , true , false ) ;
 8000626:	2300      	movs	r3, #0
 8000628:	9303      	str	r3, [sp, #12]
 800062a:	2301      	movs	r3, #1
 800062c:	9302      	str	r3, [sp, #8]
 800062e:	2301      	movs	r3, #1
 8000630:	9301      	str	r3, [sp, #4]
 8000632:	2301      	movs	r3, #1
 8000634:	9300      	str	r3, [sp, #0]
 8000636:	2300      	movs	r3, #0
 8000638:	2201      	movs	r2, #1
 800063a:	2100      	movs	r1, #0
 800063c:	2001      	movs	r0, #1
 800063e:	f000 fb79 	bl	8000d34 <astronode_send_cfg_wr>
  astronode_send_cfg_sr () ;
 8000642:	f000 fb41 	bl	8000cc8 <astronode_send_cfg_sr>
  astronode_send_mpn_rr () ;
 8000646:	f000 fc89 	bl	8000f5c <astronode_send_mpn_rr>
  astronode_send_msn_rr () ;
 800064a:	f000 fc07 	bl	8000e5c <astronode_send_msn_rr>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800064e:	e7fe      	b.n	800064e <main+0x7a>
 8000650:	0800454c 	.word	0x0800454c
 8000654:	200001ac 	.word	0x200001ac

08000658 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b094      	sub	sp, #80	; 0x50
 800065c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065e:	f107 0318 	add.w	r3, r7, #24
 8000662:	2238      	movs	r2, #56	; 0x38
 8000664:	2100      	movs	r1, #0
 8000666:	4618      	mov	r0, r3
 8000668:	f003 fae8 	bl	8003c3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800066c:	1d3b      	adds	r3, r7, #4
 800066e:	2200      	movs	r2, #0
 8000670:	601a      	str	r2, [r3, #0]
 8000672:	605a      	str	r2, [r3, #4]
 8000674:	609a      	str	r2, [r3, #8]
 8000676:	60da      	str	r2, [r3, #12]
 8000678:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800067a:	2000      	movs	r0, #0
 800067c:	f001 fba0 	bl	8001dc0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000680:	2302      	movs	r3, #2
 8000682:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000684:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000688:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800068a:	2340      	movs	r3, #64	; 0x40
 800068c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800068e:	2302      	movs	r3, #2
 8000690:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000692:	2302      	movs	r3, #2
 8000694:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000696:	2304      	movs	r3, #4
 8000698:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800069a:	2355      	movs	r3, #85	; 0x55
 800069c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800069e:	2302      	movs	r3, #2
 80006a0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006a2:	2302      	movs	r3, #2
 80006a4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006a6:	2302      	movs	r3, #2
 80006a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006aa:	f107 0318 	add.w	r3, r7, #24
 80006ae:	4618      	mov	r0, r3
 80006b0:	f001 fc2a 	bl	8001f08 <HAL_RCC_OscConfig>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <SystemClock_Config+0x66>
  {
    Error_Handler();
 80006ba:	f000 f9a7 	bl	8000a0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006be:	230f      	movs	r3, #15
 80006c0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006c2:	2303      	movs	r3, #3
 80006c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c6:	2300      	movs	r3, #0
 80006c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006ca:	2300      	movs	r3, #0
 80006cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ce:	2300      	movs	r3, #0
 80006d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006d2:	1d3b      	adds	r3, r7, #4
 80006d4:	2104      	movs	r1, #4
 80006d6:	4618      	mov	r0, r3
 80006d8:	f001 ff2e 	bl	8002538 <HAL_RCC_ClockConfig>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80006e2:	f000 f993 	bl	8000a0c <Error_Handler>
  }
}
 80006e6:	bf00      	nop
 80006e8:	3750      	adds	r7, #80	; 0x50
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
	...

080006f0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006f4:	4b22      	ldr	r3, [pc, #136]	; (8000780 <MX_USART1_UART_Init+0x90>)
 80006f6:	4a23      	ldr	r2, [pc, #140]	; (8000784 <MX_USART1_UART_Init+0x94>)
 80006f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80006fa:	4b21      	ldr	r3, [pc, #132]	; (8000780 <MX_USART1_UART_Init+0x90>)
 80006fc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000700:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000702:	4b1f      	ldr	r3, [pc, #124]	; (8000780 <MX_USART1_UART_Init+0x90>)
 8000704:	2200      	movs	r2, #0
 8000706:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000708:	4b1d      	ldr	r3, [pc, #116]	; (8000780 <MX_USART1_UART_Init+0x90>)
 800070a:	2200      	movs	r2, #0
 800070c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800070e:	4b1c      	ldr	r3, [pc, #112]	; (8000780 <MX_USART1_UART_Init+0x90>)
 8000710:	2200      	movs	r2, #0
 8000712:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000714:	4b1a      	ldr	r3, [pc, #104]	; (8000780 <MX_USART1_UART_Init+0x90>)
 8000716:	220c      	movs	r2, #12
 8000718:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800071a:	4b19      	ldr	r3, [pc, #100]	; (8000780 <MX_USART1_UART_Init+0x90>)
 800071c:	2200      	movs	r2, #0
 800071e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000720:	4b17      	ldr	r3, [pc, #92]	; (8000780 <MX_USART1_UART_Init+0x90>)
 8000722:	2200      	movs	r2, #0
 8000724:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000726:	4b16      	ldr	r3, [pc, #88]	; (8000780 <MX_USART1_UART_Init+0x90>)
 8000728:	2200      	movs	r2, #0
 800072a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800072c:	4b14      	ldr	r3, [pc, #80]	; (8000780 <MX_USART1_UART_Init+0x90>)
 800072e:	2200      	movs	r2, #0
 8000730:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000732:	4b13      	ldr	r3, [pc, #76]	; (8000780 <MX_USART1_UART_Init+0x90>)
 8000734:	2200      	movs	r2, #0
 8000736:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000738:	4811      	ldr	r0, [pc, #68]	; (8000780 <MX_USART1_UART_Init+0x90>)
 800073a:	f002 fb09 	bl	8002d50 <HAL_UART_Init>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000744:	f000 f962 	bl	8000a0c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000748:	2100      	movs	r1, #0
 800074a:	480d      	ldr	r0, [pc, #52]	; (8000780 <MX_USART1_UART_Init+0x90>)
 800074c:	f003 f974 	bl	8003a38 <HAL_UARTEx_SetTxFifoThreshold>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000756:	f000 f959 	bl	8000a0c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800075a:	2100      	movs	r1, #0
 800075c:	4808      	ldr	r0, [pc, #32]	; (8000780 <MX_USART1_UART_Init+0x90>)
 800075e:	f003 f9a9 	bl	8003ab4 <HAL_UARTEx_SetRxFifoThreshold>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d001      	beq.n	800076c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000768:	f000 f950 	bl	8000a0c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800076c:	4804      	ldr	r0, [pc, #16]	; (8000780 <MX_USART1_UART_Init+0x90>)
 800076e:	f003 f92a 	bl	80039c6 <HAL_UARTEx_DisableFifoMode>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000778:	f000 f948 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800077c:	bf00      	nop
 800077e:	bd80      	pop	{r7, pc}
 8000780:	2000008c 	.word	0x2000008c
 8000784:	40013800 	.word	0x40013800

08000788 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800078c:	4b22      	ldr	r3, [pc, #136]	; (8000818 <MX_USART2_UART_Init+0x90>)
 800078e:	4a23      	ldr	r2, [pc, #140]	; (800081c <MX_USART2_UART_Init+0x94>)
 8000790:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000792:	4b21      	ldr	r3, [pc, #132]	; (8000818 <MX_USART2_UART_Init+0x90>)
 8000794:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000798:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800079a:	4b1f      	ldr	r3, [pc, #124]	; (8000818 <MX_USART2_UART_Init+0x90>)
 800079c:	2200      	movs	r2, #0
 800079e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007a0:	4b1d      	ldr	r3, [pc, #116]	; (8000818 <MX_USART2_UART_Init+0x90>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007a6:	4b1c      	ldr	r3, [pc, #112]	; (8000818 <MX_USART2_UART_Init+0x90>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007ac:	4b1a      	ldr	r3, [pc, #104]	; (8000818 <MX_USART2_UART_Init+0x90>)
 80007ae:	220c      	movs	r2, #12
 80007b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007b2:	4b19      	ldr	r3, [pc, #100]	; (8000818 <MX_USART2_UART_Init+0x90>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007b8:	4b17      	ldr	r3, [pc, #92]	; (8000818 <MX_USART2_UART_Init+0x90>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007be:	4b16      	ldr	r3, [pc, #88]	; (8000818 <MX_USART2_UART_Init+0x90>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007c4:	4b14      	ldr	r3, [pc, #80]	; (8000818 <MX_USART2_UART_Init+0x90>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007ca:	4b13      	ldr	r3, [pc, #76]	; (8000818 <MX_USART2_UART_Init+0x90>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007d0:	4811      	ldr	r0, [pc, #68]	; (8000818 <MX_USART2_UART_Init+0x90>)
 80007d2:	f002 fabd 	bl	8002d50 <HAL_UART_Init>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80007dc:	f000 f916 	bl	8000a0c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007e0:	2100      	movs	r1, #0
 80007e2:	480d      	ldr	r0, [pc, #52]	; (8000818 <MX_USART2_UART_Init+0x90>)
 80007e4:	f003 f928 	bl	8003a38 <HAL_UARTEx_SetTxFifoThreshold>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80007ee:	f000 f90d 	bl	8000a0c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007f2:	2100      	movs	r1, #0
 80007f4:	4808      	ldr	r0, [pc, #32]	; (8000818 <MX_USART2_UART_Init+0x90>)
 80007f6:	f003 f95d 	bl	8003ab4 <HAL_UARTEx_SetRxFifoThreshold>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000800:	f000 f904 	bl	8000a0c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000804:	4804      	ldr	r0, [pc, #16]	; (8000818 <MX_USART2_UART_Init+0x90>)
 8000806:	f003 f8de 	bl	80039c6 <HAL_UARTEx_DisableFifoMode>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000810:	f000 f8fc 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000814:	bf00      	nop
 8000816:	bd80      	pop	{r7, pc}
 8000818:	2000011c 	.word	0x2000011c
 800081c:	40004400 	.word	0x40004400

08000820 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b088      	sub	sp, #32
 8000824:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000826:	f107 030c 	add.w	r3, r7, #12
 800082a:	2200      	movs	r2, #0
 800082c:	601a      	str	r2, [r3, #0]
 800082e:	605a      	str	r2, [r3, #4]
 8000830:	609a      	str	r2, [r3, #8]
 8000832:	60da      	str	r2, [r3, #12]
 8000834:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000836:	4b2a      	ldr	r3, [pc, #168]	; (80008e0 <MX_GPIO_Init+0xc0>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800083a:	4a29      	ldr	r2, [pc, #164]	; (80008e0 <MX_GPIO_Init+0xc0>)
 800083c:	f043 0301 	orr.w	r3, r3, #1
 8000840:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000842:	4b27      	ldr	r3, [pc, #156]	; (80008e0 <MX_GPIO_Init+0xc0>)
 8000844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000846:	f003 0301 	and.w	r3, r3, #1
 800084a:	60bb      	str	r3, [r7, #8]
 800084c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800084e:	4b24      	ldr	r3, [pc, #144]	; (80008e0 <MX_GPIO_Init+0xc0>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000852:	4a23      	ldr	r2, [pc, #140]	; (80008e0 <MX_GPIO_Init+0xc0>)
 8000854:	f043 0302 	orr.w	r3, r3, #2
 8000858:	64d3      	str	r3, [r2, #76]	; 0x4c
 800085a:	4b21      	ldr	r3, [pc, #132]	; (80008e0 <MX_GPIO_Init+0xc0>)
 800085c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800085e:	f003 0302 	and.w	r3, r3, #2
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ASTRO_RESET_Pin|ASTRO_WAKEUP_Pin, GPIO_PIN_RESET);
 8000866:	2200      	movs	r2, #0
 8000868:	2103      	movs	r1, #3
 800086a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800086e:	f001 fa8f 	bl	8001d90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000878:	481a      	ldr	r0, [pc, #104]	; (80008e4 <MX_GPIO_Init+0xc4>)
 800087a:	f001 fa89 	bl	8001d90 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ASTRO_RESET_Pin ASTRO_WAKEUP_Pin */
  GPIO_InitStruct.Pin = ASTRO_RESET_Pin|ASTRO_WAKEUP_Pin;
 800087e:	2303      	movs	r3, #3
 8000880:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000882:	2301      	movs	r3, #1
 8000884:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000886:	2300      	movs	r3, #0
 8000888:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088a:	2300      	movs	r3, #0
 800088c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800088e:	f107 030c 	add.w	r3, r7, #12
 8000892:	4619      	mov	r1, r3
 8000894:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000898:	f001 f8f8 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : ASTRO_EVENT_EXTI12_Pin */
  GPIO_InitStruct.Pin = ASTRO_EVENT_EXTI12_Pin;
 800089c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008a2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80008a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ASTRO_EVENT_EXTI12_GPIO_Port, &GPIO_InitStruct);
 80008ac:	f107 030c 	add.w	r3, r7, #12
 80008b0:	4619      	mov	r1, r3
 80008b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008b6:	f001 f8e9 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c0:	2301      	movs	r3, #1
 80008c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c4:	2300      	movs	r3, #0
 80008c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c8:	2300      	movs	r3, #0
 80008ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008cc:	f107 030c 	add.w	r3, r7, #12
 80008d0:	4619      	mov	r1, r3
 80008d2:	4804      	ldr	r0, [pc, #16]	; (80008e4 <MX_GPIO_Init+0xc4>)
 80008d4:	f001 f8da 	bl	8001a8c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008d8:	bf00      	nop
 80008da:	3720      	adds	r7, #32
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	40021000 	.word	0x40021000
 80008e4:	48000400 	.word	0x48000400

080008e8 <send_debug_logs>:

/* USER CODE BEGIN 4 */
void send_debug_logs ( char* p_tx_buffer )
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 80008f0:	6878      	ldr	r0, [r7, #4]
 80008f2:	f7ff fc95 	bl	8000220 <strlen>
 80008f6:	60f8      	str	r0, [r7, #12]

    if ( length > UART_TX_MAX_BUFF_SIZE )
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	2bfa      	cmp	r3, #250	; 0xfa
 80008fc:	d908      	bls.n	8000910 <send_debug_logs+0x28>
    {
        HAL_UART_Transmit ( HUART_USB , ( uint8_t* ) "[ERROR] UART buffer reached max length.\n" , 42 , 1000 ) ;
 80008fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000902:	222a      	movs	r2, #42	; 0x2a
 8000904:	490c      	ldr	r1, [pc, #48]	; (8000938 <send_debug_logs+0x50>)
 8000906:	480d      	ldr	r0, [pc, #52]	; (800093c <send_debug_logs+0x54>)
 8000908:	f002 fa72 	bl	8002df0 <HAL_UART_Transmit>
        length = UART_TX_MAX_BUFF_SIZE;
 800090c:	23fa      	movs	r3, #250	; 0xfa
 800090e:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( HUART_USB , ( uint8_t* ) p_tx_buffer , length , 1000 ) ;
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	b29a      	uxth	r2, r3
 8000914:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000918:	6879      	ldr	r1, [r7, #4]
 800091a:	4808      	ldr	r0, [pc, #32]	; (800093c <send_debug_logs+0x54>)
 800091c:	f002 fa68 	bl	8002df0 <HAL_UART_Transmit>
    HAL_UART_Transmit ( HUART_USB , ( uint8_t* ) "\n" , 1 , 1000 ) ;
 8000920:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000924:	2201      	movs	r2, #1
 8000926:	4906      	ldr	r1, [pc, #24]	; (8000940 <send_debug_logs+0x58>)
 8000928:	4804      	ldr	r0, [pc, #16]	; (800093c <send_debug_logs+0x54>)
 800092a:	f002 fa61 	bl	8002df0 <HAL_UART_Transmit>
}
 800092e:	bf00      	nop
 8000930:	3710      	adds	r7, #16
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	08004564 	.word	0x08004564
 800093c:	2000011c 	.word	0x2000011c
 8000940:	08004590 	.word	0x08004590

08000944 <reset_astronode>:
void reset_astronode ( void )
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin ( ASTRO_RESET_GPIO_Port , ASTRO_RESET_Pin , GPIO_PIN_SET ) ;
 8000948:	2201      	movs	r2, #1
 800094a:	2101      	movs	r1, #1
 800094c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000950:	f001 fa1e 	bl	8001d90 <HAL_GPIO_WritePin>
    HAL_Delay ( 1 ) ;
 8000954:	2001      	movs	r0, #1
 8000956:	f000 ff93 	bl	8001880 <HAL_Delay>
    HAL_GPIO_WritePin ( ASTRO_RESET_GPIO_Port , ASTRO_RESET_Pin , GPIO_PIN_RESET ) ;
 800095a:	2200      	movs	r2, #0
 800095c:	2101      	movs	r1, #1
 800095e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000962:	f001 fa15 	bl	8001d90 <HAL_GPIO_WritePin>
    HAL_Delay ( 250 ) ;
 8000966:	20fa      	movs	r0, #250	; 0xfa
 8000968:	f000 ff8a 	bl	8001880 <HAL_Delay>
}
 800096c:	bf00      	nop
 800096e:	bd80      	pop	{r7, pc}

08000970 <send_astronode_request>:
void send_astronode_request ( uint8_t* p_tx_buffer , uint32_t length )
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
 8000978:	6039      	str	r1, [r7, #0]
    send_debug_logs ( "Message sent to the Astronode --> " ) ;
 800097a:	4809      	ldr	r0, [pc, #36]	; (80009a0 <send_astronode_request+0x30>)
 800097c:	f7ff ffb4 	bl	80008e8 <send_debug_logs>
    send_debug_logs ( ( char* ) p_tx_buffer ) ;
 8000980:	6878      	ldr	r0, [r7, #4]
 8000982:	f7ff ffb1 	bl	80008e8 <send_debug_logs>

    HAL_UART_Transmit ( HUART_ASTRO , p_tx_buffer , length , 1000 ) ;
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	b29a      	uxth	r2, r3
 800098a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800098e:	6879      	ldr	r1, [r7, #4]
 8000990:	4804      	ldr	r0, [pc, #16]	; (80009a4 <send_astronode_request+0x34>)
 8000992:	f002 fa2d 	bl	8002df0 <HAL_UART_Transmit>
}
 8000996:	bf00      	nop
 8000998:	3708      	adds	r7, #8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	08004594 	.word	0x08004594
 80009a4:	2000008c 	.word	0x2000008c

080009a8 <get_systick>:
uint32_t get_systick ( void )
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
    return HAL_GetTick();
 80009ac:	f000 ff5c 	bl	8001868 <HAL_GetTick>
 80009b0:	4603      	mov	r3, r0
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	bd80      	pop	{r7, pc}

080009b6 <is_systick_timeout_over>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
 80009b6:	b580      	push	{r7, lr}
 80009b8:	b082      	sub	sp, #8
 80009ba:	af00      	add	r7, sp, #0
 80009bc:	6078      	str	r0, [r7, #4]
 80009be:	460b      	mov	r3, r1
 80009c0:	807b      	strh	r3, [r7, #2]
    return ( get_systick () - starting_value > duration ) ? true : false ;
 80009c2:	f7ff fff1 	bl	80009a8 <get_systick>
 80009c6:	4602      	mov	r2, r0
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	1ad2      	subs	r2, r2, r3
 80009cc:	887b      	ldrh	r3, [r7, #2]
 80009ce:	429a      	cmp	r2, r3
 80009d0:	bf8c      	ite	hi
 80009d2:	2301      	movhi	r3, #1
 80009d4:	2300      	movls	r3, #0
 80009d6:	b2db      	uxtb	r3, r3
}
 80009d8:	4618      	mov	r0, r3
 80009da:	3708      	adds	r7, #8
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}

080009e0 <is_astronode_character_received>:
bool is_astronode_character_received ( uint8_t* p_rx_char )
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
    return ( HAL_UART_Receive ( HUART_ASTRO , p_rx_char , 1 , 100 ) == HAL_OK ? true : false ) ;
 80009e8:	2364      	movs	r3, #100	; 0x64
 80009ea:	2201      	movs	r2, #1
 80009ec:	6879      	ldr	r1, [r7, #4]
 80009ee:	4806      	ldr	r0, [pc, #24]	; (8000a08 <is_astronode_character_received+0x28>)
 80009f0:	f002 fa94 	bl	8002f1c <HAL_UART_Receive>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	bf0c      	ite	eq
 80009fa:	2301      	moveq	r3, #1
 80009fc:	2300      	movne	r3, #0
 80009fe:	b2db      	uxtb	r3, r3
}
 8000a00:	4618      	mov	r0, r3
 8000a02:	3708      	adds	r7, #8
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	2000008c 	.word	0x2000008c

08000a0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a10:	b672      	cpsid	i
}
 8000a12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a14:	e7fe      	b.n	8000a14 <Error_Handler+0x8>
	...

08000a18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	b083      	sub	sp, #12
 8000a1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a1e:	4b0f      	ldr	r3, [pc, #60]	; (8000a5c <HAL_MspInit+0x44>)
 8000a20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a22:	4a0e      	ldr	r2, [pc, #56]	; (8000a5c <HAL_MspInit+0x44>)
 8000a24:	f043 0301 	orr.w	r3, r3, #1
 8000a28:	6613      	str	r3, [r2, #96]	; 0x60
 8000a2a:	4b0c      	ldr	r3, [pc, #48]	; (8000a5c <HAL_MspInit+0x44>)
 8000a2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a2e:	f003 0301 	and.w	r3, r3, #1
 8000a32:	607b      	str	r3, [r7, #4]
 8000a34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a36:	4b09      	ldr	r3, [pc, #36]	; (8000a5c <HAL_MspInit+0x44>)
 8000a38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a3a:	4a08      	ldr	r2, [pc, #32]	; (8000a5c <HAL_MspInit+0x44>)
 8000a3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a40:	6593      	str	r3, [r2, #88]	; 0x58
 8000a42:	4b06      	ldr	r3, [pc, #24]	; (8000a5c <HAL_MspInit+0x44>)
 8000a44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a4a:	603b      	str	r3, [r7, #0]
 8000a4c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a4e:	bf00      	nop
 8000a50:	370c      	adds	r7, #12
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop
 8000a5c:	40021000 	.word	0x40021000

08000a60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b09c      	sub	sp, #112	; 0x70
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a68:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	601a      	str	r2, [r3, #0]
 8000a70:	605a      	str	r2, [r3, #4]
 8000a72:	609a      	str	r2, [r3, #8]
 8000a74:	60da      	str	r2, [r3, #12]
 8000a76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a78:	f107 0318 	add.w	r3, r7, #24
 8000a7c:	2244      	movs	r2, #68	; 0x44
 8000a7e:	2100      	movs	r1, #0
 8000a80:	4618      	mov	r0, r3
 8000a82:	f003 f8db 	bl	8003c3c <memset>
  if(huart->Instance==USART1)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	4a3e      	ldr	r2, [pc, #248]	; (8000b84 <HAL_UART_MspInit+0x124>)
 8000a8c:	4293      	cmp	r3, r2
 8000a8e:	d138      	bne.n	8000b02 <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000a90:	2301      	movs	r3, #1
 8000a92:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000a94:	2300      	movs	r3, #0
 8000a96:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a98:	f107 0318 	add.w	r3, r7, #24
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f001 ff67 	bl	8002970 <HAL_RCCEx_PeriphCLKConfig>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000aa8:	f7ff ffb0 	bl	8000a0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000aac:	4b36      	ldr	r3, [pc, #216]	; (8000b88 <HAL_UART_MspInit+0x128>)
 8000aae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ab0:	4a35      	ldr	r2, [pc, #212]	; (8000b88 <HAL_UART_MspInit+0x128>)
 8000ab2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ab6:	6613      	str	r3, [r2, #96]	; 0x60
 8000ab8:	4b33      	ldr	r3, [pc, #204]	; (8000b88 <HAL_UART_MspInit+0x128>)
 8000aba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000abc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ac0:	617b      	str	r3, [r7, #20]
 8000ac2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac4:	4b30      	ldr	r3, [pc, #192]	; (8000b88 <HAL_UART_MspInit+0x128>)
 8000ac6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ac8:	4a2f      	ldr	r2, [pc, #188]	; (8000b88 <HAL_UART_MspInit+0x128>)
 8000aca:	f043 0301 	orr.w	r3, r3, #1
 8000ace:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ad0:	4b2d      	ldr	r3, [pc, #180]	; (8000b88 <HAL_UART_MspInit+0x128>)
 8000ad2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ad4:	f003 0301 	and.w	r3, r3, #1
 8000ad8:	613b      	str	r3, [r7, #16]
 8000ada:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000adc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000ae0:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aea:	2300      	movs	r3, #0
 8000aec:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000aee:	2307      	movs	r3, #7
 8000af0:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000af6:	4619      	mov	r1, r3
 8000af8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000afc:	f000 ffc6 	bl	8001a8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b00:	e03b      	b.n	8000b7a <HAL_UART_MspInit+0x11a>
  else if(huart->Instance==USART2)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4a21      	ldr	r2, [pc, #132]	; (8000b8c <HAL_UART_MspInit+0x12c>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d136      	bne.n	8000b7a <HAL_UART_MspInit+0x11a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b10:	2300      	movs	r3, #0
 8000b12:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b14:	f107 0318 	add.w	r3, r7, #24
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f001 ff29 	bl	8002970 <HAL_RCCEx_PeriphCLKConfig>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8000b24:	f7ff ff72 	bl	8000a0c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b28:	4b17      	ldr	r3, [pc, #92]	; (8000b88 <HAL_UART_MspInit+0x128>)
 8000b2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b2c:	4a16      	ldr	r2, [pc, #88]	; (8000b88 <HAL_UART_MspInit+0x128>)
 8000b2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b32:	6593      	str	r3, [r2, #88]	; 0x58
 8000b34:	4b14      	ldr	r3, [pc, #80]	; (8000b88 <HAL_UART_MspInit+0x128>)
 8000b36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b3c:	60fb      	str	r3, [r7, #12]
 8000b3e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b40:	4b11      	ldr	r3, [pc, #68]	; (8000b88 <HAL_UART_MspInit+0x128>)
 8000b42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b44:	4a10      	ldr	r2, [pc, #64]	; (8000b88 <HAL_UART_MspInit+0x128>)
 8000b46:	f043 0301 	orr.w	r3, r3, #1
 8000b4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b4c:	4b0e      	ldr	r3, [pc, #56]	; (8000b88 <HAL_UART_MspInit+0x128>)
 8000b4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b50:	f003 0301 	and.w	r3, r3, #1
 8000b54:	60bb      	str	r3, [r7, #8]
 8000b56:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000b58:	230c      	movs	r3, #12
 8000b5a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b60:	2300      	movs	r3, #0
 8000b62:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b64:	2300      	movs	r3, #0
 8000b66:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b68:	2307      	movs	r3, #7
 8000b6a:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b6c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000b70:	4619      	mov	r1, r3
 8000b72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b76:	f000 ff89 	bl	8001a8c <HAL_GPIO_Init>
}
 8000b7a:	bf00      	nop
 8000b7c:	3770      	adds	r7, #112	; 0x70
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40013800 	.word	0x40013800
 8000b88:	40021000 	.word	0x40021000
 8000b8c:	40004400 	.word	0x40004400

08000b90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b94:	e7fe      	b.n	8000b94 <NMI_Handler+0x4>

08000b96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b96:	b480      	push	{r7}
 8000b98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b9a:	e7fe      	b.n	8000b9a <HardFault_Handler+0x4>

08000b9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ba0:	e7fe      	b.n	8000ba0 <MemManage_Handler+0x4>

08000ba2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ba6:	e7fe      	b.n	8000ba6 <BusFault_Handler+0x4>

08000ba8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bac:	e7fe      	b.n	8000bac <UsageFault_Handler+0x4>

08000bae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr

08000bbc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bc0:	bf00      	nop
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr

08000bca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bca:	b480      	push	{r7}
 8000bcc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bce:	bf00      	nop
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd6:	4770      	bx	lr

08000bd8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bdc:	f000 fe32 	bl	8001844 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000be0:	bf00      	nop
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b086      	sub	sp, #24
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bec:	4a14      	ldr	r2, [pc, #80]	; (8000c40 <_sbrk+0x5c>)
 8000bee:	4b15      	ldr	r3, [pc, #84]	; (8000c44 <_sbrk+0x60>)
 8000bf0:	1ad3      	subs	r3, r2, r3
 8000bf2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bf8:	4b13      	ldr	r3, [pc, #76]	; (8000c48 <_sbrk+0x64>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d102      	bne.n	8000c06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c00:	4b11      	ldr	r3, [pc, #68]	; (8000c48 <_sbrk+0x64>)
 8000c02:	4a12      	ldr	r2, [pc, #72]	; (8000c4c <_sbrk+0x68>)
 8000c04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c06:	4b10      	ldr	r3, [pc, #64]	; (8000c48 <_sbrk+0x64>)
 8000c08:	681a      	ldr	r2, [r3, #0]
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4413      	add	r3, r2
 8000c0e:	693a      	ldr	r2, [r7, #16]
 8000c10:	429a      	cmp	r2, r3
 8000c12:	d207      	bcs.n	8000c24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c14:	f002 ffda 	bl	8003bcc <__errno>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	220c      	movs	r2, #12
 8000c1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c22:	e009      	b.n	8000c38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c24:	4b08      	ldr	r3, [pc, #32]	; (8000c48 <_sbrk+0x64>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c2a:	4b07      	ldr	r3, [pc, #28]	; (8000c48 <_sbrk+0x64>)
 8000c2c:	681a      	ldr	r2, [r3, #0]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4413      	add	r3, r2
 8000c32:	4a05      	ldr	r2, [pc, #20]	; (8000c48 <_sbrk+0x64>)
 8000c34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c36:	68fb      	ldr	r3, [r7, #12]
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	3718      	adds	r7, #24
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	20008000 	.word	0x20008000
 8000c44:	00000400 	.word	0x00000400
 8000c48:	200001b0 	.word	0x200001b0
 8000c4c:	200001c8 	.word	0x200001c8

08000c50 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c54:	4b06      	ldr	r3, [pc, #24]	; (8000c70 <SystemInit+0x20>)
 8000c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c5a:	4a05      	ldr	r2, [pc, #20]	; (8000c70 <SystemInit+0x20>)
 8000c5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c64:	bf00      	nop
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop
 8000c70:	e000ed00 	.word	0xe000ed00

08000c74 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c74:	480d      	ldr	r0, [pc, #52]	; (8000cac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c76:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c78:	480d      	ldr	r0, [pc, #52]	; (8000cb0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c7a:	490e      	ldr	r1, [pc, #56]	; (8000cb4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c7c:	4a0e      	ldr	r2, [pc, #56]	; (8000cb8 <LoopForever+0xe>)
  movs r3, #0
 8000c7e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000c80:	e002      	b.n	8000c88 <LoopCopyDataInit>

08000c82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c86:	3304      	adds	r3, #4

08000c88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c8c:	d3f9      	bcc.n	8000c82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c8e:	4a0b      	ldr	r2, [pc, #44]	; (8000cbc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c90:	4c0b      	ldr	r4, [pc, #44]	; (8000cc0 <LoopForever+0x16>)
  movs r3, #0
 8000c92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c94:	e001      	b.n	8000c9a <LoopFillZerobss>

08000c96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c98:	3204      	adds	r2, #4

08000c9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c9c:	d3fb      	bcc.n	8000c96 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000c9e:	f7ff ffd7 	bl	8000c50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ca2:	f002 ff99 	bl	8003bd8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ca6:	f7ff fc95 	bl	80005d4 <main>

08000caa <LoopForever>:

LoopForever:
    b LoopForever
 8000caa:	e7fe      	b.n	8000caa <LoopForever>
  ldr   r0, =_estack
 8000cac:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000cb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cb4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000cb8:	08005bdc 	.word	0x08005bdc
  ldr r2, =_sbss
 8000cbc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000cc0:	200001c8 	.word	0x200001c8

08000cc4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000cc4:	e7fe      	b.n	8000cc4 <ADC1_2_IRQHandler>
	...

08000cc8 <astronode_send_cfg_sr>:
        }
    }
}

void astronode_send_cfg_sr(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b0e4      	sub	sp, #400	; 0x190
 8000ccc:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000cce:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000cd2:	22c6      	movs	r2, #198	; 0xc6
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f002 ffb0 	bl	8003c3c <memset>
    astronode_app_msg_t answer = {0};
 8000cdc:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8000ce0:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	23c6      	movs	r3, #198	; 0xc6
 8000ce8:	461a      	mov	r2, r3
 8000cea:	2100      	movs	r1, #0
 8000cec:	f002 ffa6 	bl	8003c3c <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_SR;
 8000cf0:	2310      	movs	r3, #16
 8000cf2:	f887 30c8 	strb.w	r3, [r7, #200]	; 0xc8

    astronode_transport_send_receive(&request, &answer);
 8000cf6:	463a      	mov	r2, r7
 8000cf8:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000cfc:	4611      	mov	r1, r2
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f000 fb8c 	bl	800141c <astronode_transport_send_receive>

    if (answer.op_code == ASTRONODE_OP_CODE_CFG_SA)
 8000d04:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8000d08:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	2b90      	cmp	r3, #144	; 0x90
 8000d10:	d103      	bne.n	8000d1a <astronode_send_cfg_sr+0x52>
    {
        send_debug_logs("Astronode configuration successfully saved in NVM.");
 8000d12:	4806      	ldr	r0, [pc, #24]	; (8000d2c <astronode_send_cfg_sr+0x64>)
 8000d14:	f7ff fde8 	bl	80008e8 <send_debug_logs>
    }
    else
    {
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
    }
}
 8000d18:	e002      	b.n	8000d20 <astronode_send_cfg_sr+0x58>
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
 8000d1a:	4805      	ldr	r0, [pc, #20]	; (8000d30 <astronode_send_cfg_sr+0x68>)
 8000d1c:	f7ff fde4 	bl	80008e8 <send_debug_logs>
}
 8000d20:	bf00      	nop
 8000d22:	f507 77c8 	add.w	r7, r7, #400	; 0x190
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	080049c8 	.word	0x080049c8
 8000d30:	080049fc 	.word	0x080049fc

08000d34 <astronode_send_cfg_wr>:
                            bool deep_sleep_mode,
                            bool message_ack_event_pin_mask,
                            bool reset_notification_event_pin_mask,
							bool command_available_event_pin_mask,
							bool message_tx_event_pin_mask)
{
 8000d34:	b5b0      	push	{r4, r5, r7, lr}
 8000d36:	b0e6      	sub	sp, #408	; 0x198
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	4605      	mov	r5, r0
 8000d3c:	460c      	mov	r4, r1
 8000d3e:	4610      	mov	r0, r2
 8000d40:	4619      	mov	r1, r3
 8000d42:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8000d46:	f2a3 1391 	subw	r3, r3, #401	; 0x191
 8000d4a:	462a      	mov	r2, r5
 8000d4c:	701a      	strb	r2, [r3, #0]
 8000d4e:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8000d52:	f5a3 73c9 	sub.w	r3, r3, #402	; 0x192
 8000d56:	4622      	mov	r2, r4
 8000d58:	701a      	strb	r2, [r3, #0]
 8000d5a:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8000d5e:	f2a3 1393 	subw	r3, r3, #403	; 0x193
 8000d62:	4602      	mov	r2, r0
 8000d64:	701a      	strb	r2, [r3, #0]
 8000d66:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8000d6a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8000d6e:	460a      	mov	r2, r1
 8000d70:	701a      	strb	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 8000d72:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000d76:	22c6      	movs	r2, #198	; 0xc6
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f002 ff5e 	bl	8003c3c <memset>
    astronode_app_msg_t answer = {0};
 8000d80:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8000d84:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8000d88:	4618      	mov	r0, r3
 8000d8a:	23c6      	movs	r3, #198	; 0xc6
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	2100      	movs	r1, #0
 8000d90:	f002 ff54 	bl	8003c3c <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_WR;
 8000d94:	2305      	movs	r3, #5
 8000d96:	f887 30d0 	strb.w	r3, [r7, #208]	; 0xd0

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
        | add_geolocation << ASTRONODE_BIT_OFFSET_ADD_GEO
 8000d9a:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8000d9e:	f2a3 1391 	subw	r3, r3, #401	; 0x191
 8000da2:	f993 2000 	ldrsb.w	r2, [r3]
 8000da6:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8000daa:	f5a3 73c9 	sub.w	r3, r3, #402	; 0x192
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	005b      	lsls	r3, r3, #1
 8000db2:	b25b      	sxtb	r3, r3
 8000db4:	4313      	orrs	r3, r2
 8000db6:	b25a      	sxtb	r2, r3
        | enable_ephemeris << ASTRONODE_BIT_OFFSET_ENABLE_EPH
 8000db8:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8000dbc:	f2a3 1393 	subw	r3, r3, #403	; 0x193
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	009b      	lsls	r3, r3, #2
 8000dc4:	b25b      	sxtb	r3, r3
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	b25a      	sxtb	r2, r3
        | deep_sleep_mode << ASTRONODE_BIT_OFFSET_DEEP_SLEEP_MODE;
 8000dca:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8000dce:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	00db      	lsls	r3, r3, #3
 8000dd6:	b25b      	sxtb	r3, r3
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	b25b      	sxtb	r3, r3
 8000ddc:	b2db      	uxtb	r3, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
 8000dde:	f887 30d1 	strb.w	r3, [r7, #209]	; 0xd1

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
        | reset_notification_event_pin_mask << ASTRONODE_BIT_OFFSET_RST_NTF_EVT_PIN_MASK
 8000de2:	f997 21a8 	ldrsb.w	r2, [r7, #424]	; 0x1a8
 8000de6:	f897 31ac 	ldrb.w	r3, [r7, #428]	; 0x1ac
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	b25b      	sxtb	r3, r3
 8000dee:	4313      	orrs	r3, r2
 8000df0:	b25a      	sxtb	r2, r3
        | command_available_event_pin_mask << ASTRONODE_BIT_OFFSET_CMD_AVA_EVT_PIN_MASK
 8000df2:	f897 31b0 	ldrb.w	r3, [r7, #432]	; 0x1b0
 8000df6:	009b      	lsls	r3, r3, #2
 8000df8:	b25b      	sxtb	r3, r3
 8000dfa:	4313      	orrs	r3, r2
 8000dfc:	b25a      	sxtb	r2, r3
        | message_tx_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_TXP_EVT_PIN_MASK;
 8000dfe:	f897 31b4 	ldrb.w	r3, [r7, #436]	; 0x1b4
 8000e02:	00db      	lsls	r3, r3, #3
 8000e04:	b25b      	sxtb	r3, r3
 8000e06:	4313      	orrs	r3, r2
 8000e08:	b25b      	sxtb	r3, r3
 8000e0a:	b2db      	uxtb	r3, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
 8000e0c:	f887 30d3 	strb.w	r3, [r7, #211]	; 0xd3

    request.payload_len = 3;
 8000e10:	2303      	movs	r3, #3
 8000e12:	f8a7 3194 	strh.w	r3, [r7, #404]	; 0x194

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8000e16:	f107 0208 	add.w	r2, r7, #8
 8000e1a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000e1e:	4611      	mov	r1, r2
 8000e20:	4618      	mov	r0, r3
 8000e22:	f000 fafb 	bl	800141c <astronode_transport_send_receive>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b01      	cmp	r3, #1
 8000e2a:	d10d      	bne.n	8000e48 <astronode_send_cfg_wr+0x114>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CFG_WA)
 8000e2c:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8000e30:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	2b85      	cmp	r3, #133	; 0x85
 8000e38:	d103      	bne.n	8000e42 <astronode_send_cfg_wr+0x10e>
        {
            send_debug_logs("Astronode configuration successfully set.");
 8000e3a:	4806      	ldr	r0, [pc, #24]	; (8000e54 <astronode_send_cfg_wr+0x120>)
 8000e3c:	f7ff fd54 	bl	80008e8 <send_debug_logs>
        else
        {
            send_debug_logs("Failed to set the Astronode configuration.");
        }
    }
}
 8000e40:	e002      	b.n	8000e48 <astronode_send_cfg_wr+0x114>
            send_debug_logs("Failed to set the Astronode configuration.");
 8000e42:	4805      	ldr	r0, [pc, #20]	; (8000e58 <astronode_send_cfg_wr+0x124>)
 8000e44:	f7ff fd50 	bl	80008e8 <send_debug_logs>
}
 8000e48:	bf00      	nop
 8000e4a:	f507 77cc 	add.w	r7, r7, #408	; 0x198
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bdb0      	pop	{r4, r5, r7, pc}
 8000e52:	bf00      	nop
 8000e54:	08004a30 	.word	0x08004a30
 8000e58:	08004a5c 	.word	0x08004a5c

08000e5c <astronode_send_msn_rr>:
        }
    }
}

void astronode_send_msn_rr(void)
{
 8000e5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000e60:	b0e7      	sub	sp, #412	; 0x19c
 8000e62:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000e64:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000e68:	22c6      	movs	r2, #198	; 0xc6
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f002 fee5 	bl	8003c3c <memset>
    astronode_app_msg_t answer = {0};
 8000e72:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8000e76:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	23c6      	movs	r3, #198	; 0xc6
 8000e7e:	461a      	mov	r2, r3
 8000e80:	2100      	movs	r1, #0
 8000e82:	f002 fedb 	bl	8003c3c <memset>

    request.op_code = ASTRONODE_OP_CODE_MSN_RR;
 8000e86:	231a      	movs	r3, #26
 8000e88:	f887 30c8 	strb.w	r3, [r7, #200]	; 0xc8

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8000e8c:	463a      	mov	r2, r7
 8000e8e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000e92:	4611      	mov	r1, r2
 8000e94:	4618      	mov	r0, r3
 8000e96:	f000 fac1 	bl	800141c <astronode_transport_send_receive>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b01      	cmp	r3, #1
 8000e9e:	d150      	bne.n	8000f42 <astronode_send_msn_rr+0xe6>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MSN_RA)
 8000ea0:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8000ea4:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	2b9a      	cmp	r3, #154	; 0x9a
 8000eac:	d146      	bne.n	8000f3c <astronode_send_msn_rr+0xe0>
        {
 8000eae:	466b      	mov	r3, sp
 8000eb0:	461e      	mov	r6, r3
            char serial_number[answer.payload_len];
 8000eb2:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8000eb6:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8000eba:	f8b3 10c4 	ldrh.w	r1, [r3, #196]	; 0xc4
 8000ebe:	460b      	mov	r3, r1
 8000ec0:	3b01      	subs	r3, #1
 8000ec2:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
 8000ec6:	b28b      	uxth	r3, r1
 8000ec8:	2200      	movs	r2, #0
 8000eca:	4698      	mov	r8, r3
 8000ecc:	4691      	mov	r9, r2
 8000ece:	f04f 0200 	mov.w	r2, #0
 8000ed2:	f04f 0300 	mov.w	r3, #0
 8000ed6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000eda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000ede:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000ee2:	b28b      	uxth	r3, r1
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	461c      	mov	r4, r3
 8000ee8:	4615      	mov	r5, r2
 8000eea:	f04f 0200 	mov.w	r2, #0
 8000eee:	f04f 0300 	mov.w	r3, #0
 8000ef2:	00eb      	lsls	r3, r5, #3
 8000ef4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000ef8:	00e2      	lsls	r2, r4, #3
 8000efa:	460b      	mov	r3, r1
 8000efc:	3307      	adds	r3, #7
 8000efe:	08db      	lsrs	r3, r3, #3
 8000f00:	00db      	lsls	r3, r3, #3
 8000f02:	ebad 0d03 	sub.w	sp, sp, r3
 8000f06:	466b      	mov	r3, sp
 8000f08:	3300      	adds	r3, #0
 8000f0a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
            send_debug_logs("Module's Serial Number is:");
 8000f0e:	4810      	ldr	r0, [pc, #64]	; (8000f50 <astronode_send_msn_rr+0xf4>)
 8000f10:	f7ff fcea 	bl	80008e8 <send_debug_logs>
            snprintf(serial_number, answer.payload_len, "%s", answer.p_payload);
 8000f14:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8000f18:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8000f1c:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 8000f20:	4619      	mov	r1, r3
 8000f22:	463b      	mov	r3, r7
 8000f24:	3301      	adds	r3, #1
 8000f26:	4a0b      	ldr	r2, [pc, #44]	; (8000f54 <astronode_send_msn_rr+0xf8>)
 8000f28:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
 8000f2c:	f002 fe8e 	bl	8003c4c <sniprintf>
            send_debug_logs(serial_number);
 8000f30:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
 8000f34:	f7ff fcd8 	bl	80008e8 <send_debug_logs>
 8000f38:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8000f3a:	e002      	b.n	8000f42 <astronode_send_msn_rr+0xe6>
            send_debug_logs("Failed to read module Serial Number.");
 8000f3c:	4806      	ldr	r0, [pc, #24]	; (8000f58 <astronode_send_msn_rr+0xfc>)
 8000f3e:	f7ff fcd3 	bl	80008e8 <send_debug_logs>
}
 8000f42:	bf00      	nop
 8000f44:	f507 77ce 	add.w	r7, r7, #412	; 0x19c
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000f4e:	bf00      	nop
 8000f50:	08004b18 	.word	0x08004b18
 8000f54:	08004af8 	.word	0x08004af8
 8000f58:	08004b34 	.word	0x08004b34

08000f5c <astronode_send_mpn_rr>:
        }
    }
}

void astronode_send_mpn_rr(void)
{
 8000f5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000f60:	b0e7      	sub	sp, #412	; 0x19c
 8000f62:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000f64:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000f68:	22c6      	movs	r2, #198	; 0xc6
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f002 fe65 	bl	8003c3c <memset>
    astronode_app_msg_t answer = {0};
 8000f72:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8000f76:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	23c6      	movs	r3, #198	; 0xc6
 8000f7e:	461a      	mov	r2, r3
 8000f80:	2100      	movs	r1, #0
 8000f82:	f002 fe5b 	bl	8003c3c <memset>

    request.op_code = ASTRONODE_OP_CODE_MPN_RR;
 8000f86:	231b      	movs	r3, #27
 8000f88:	f887 30c8 	strb.w	r3, [r7, #200]	; 0xc8

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8000f8c:	463a      	mov	r2, r7
 8000f8e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000f92:	4611      	mov	r1, r2
 8000f94:	4618      	mov	r0, r3
 8000f96:	f000 fa41 	bl	800141c <astronode_transport_send_receive>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d150      	bne.n	8001042 <astronode_send_mpn_rr+0xe6>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MPN_RA)
 8000fa0:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8000fa4:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	2b9b      	cmp	r3, #155	; 0x9b
 8000fac:	d146      	bne.n	800103c <astronode_send_mpn_rr+0xe0>
        {
 8000fae:	466b      	mov	r3, sp
 8000fb0:	461e      	mov	r6, r3
            char product_number[answer.payload_len];
 8000fb2:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8000fb6:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8000fba:	f8b3 10c4 	ldrh.w	r1, [r3, #196]	; 0xc4
 8000fbe:	460b      	mov	r3, r1
 8000fc0:	3b01      	subs	r3, #1
 8000fc2:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
 8000fc6:	b28b      	uxth	r3, r1
 8000fc8:	2200      	movs	r2, #0
 8000fca:	4698      	mov	r8, r3
 8000fcc:	4691      	mov	r9, r2
 8000fce:	f04f 0200 	mov.w	r2, #0
 8000fd2:	f04f 0300 	mov.w	r3, #0
 8000fd6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000fda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000fde:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000fe2:	b28b      	uxth	r3, r1
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	461c      	mov	r4, r3
 8000fe8:	4615      	mov	r5, r2
 8000fea:	f04f 0200 	mov.w	r2, #0
 8000fee:	f04f 0300 	mov.w	r3, #0
 8000ff2:	00eb      	lsls	r3, r5, #3
 8000ff4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000ff8:	00e2      	lsls	r2, r4, #3
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	3307      	adds	r3, #7
 8000ffe:	08db      	lsrs	r3, r3, #3
 8001000:	00db      	lsls	r3, r3, #3
 8001002:	ebad 0d03 	sub.w	sp, sp, r3
 8001006:	466b      	mov	r3, sp
 8001008:	3300      	adds	r3, #0
 800100a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
            send_debug_logs("Module's product number is:");
 800100e:	4810      	ldr	r0, [pc, #64]	; (8001050 <astronode_send_mpn_rr+0xf4>)
 8001010:	f7ff fc6a 	bl	80008e8 <send_debug_logs>
            snprintf(product_number, answer.payload_len, "%s", answer.p_payload);
 8001014:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8001018:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800101c:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 8001020:	4619      	mov	r1, r3
 8001022:	463b      	mov	r3, r7
 8001024:	3301      	adds	r3, #1
 8001026:	4a0b      	ldr	r2, [pc, #44]	; (8001054 <astronode_send_mpn_rr+0xf8>)
 8001028:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
 800102c:	f002 fe0e 	bl	8003c4c <sniprintf>
            send_debug_logs(product_number);
 8001030:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
 8001034:	f7ff fc58 	bl	80008e8 <send_debug_logs>
 8001038:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 800103a:	e002      	b.n	8001042 <astronode_send_mpn_rr+0xe6>
            send_debug_logs("Failed to read module Serial Number.");
 800103c:	4806      	ldr	r0, [pc, #24]	; (8001058 <astronode_send_mpn_rr+0xfc>)
 800103e:	f7ff fc53 	bl	80008e8 <send_debug_logs>
}
 8001042:	bf00      	nop
 8001044:	f507 77ce 	add.w	r7, r7, #412	; 0x19c
 8001048:	46bd      	mov	sp, r7
 800104a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800104e:	bf00      	nop
 8001050:	08004f1c 	.word	0x08004f1c
 8001054:	08004af8 	.word	0x08004af8
 8001058:	08004b34 	.word	0x08004b34

0800105c <ascii_to_value>:

//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------
static bool ascii_to_value(const uint8_t ascii, uint8_t *p_value)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	6039      	str	r1, [r7, #0]
 8001066:	71fb      	strb	r3, [r7, #7]
    if (ascii >= '0' && ascii <= '9')
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	2b2f      	cmp	r3, #47	; 0x2f
 800106c:	d909      	bls.n	8001082 <ascii_to_value+0x26>
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	2b39      	cmp	r3, #57	; 0x39
 8001072:	d806      	bhi.n	8001082 <ascii_to_value+0x26>
    {
        *p_value = ascii - '0';
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	3b30      	subs	r3, #48	; 0x30
 8001078:	b2da      	uxtb	r2, r3
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	701a      	strb	r2, [r3, #0]
        return true;
 800107e:	2301      	movs	r3, #1
 8001080:	e00d      	b.n	800109e <ascii_to_value+0x42>
    }
    else if (ascii >= 'A' && ascii <= 'F')
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	2b40      	cmp	r3, #64	; 0x40
 8001086:	d909      	bls.n	800109c <ascii_to_value+0x40>
 8001088:	79fb      	ldrb	r3, [r7, #7]
 800108a:	2b46      	cmp	r3, #70	; 0x46
 800108c:	d806      	bhi.n	800109c <ascii_to_value+0x40>
    {
        *p_value = ascii - 'A' + 10;
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	3b37      	subs	r3, #55	; 0x37
 8001092:	b2da      	uxtb	r2, r3
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	701a      	strb	r2, [r3, #0]
        return true;
 8001098:	2301      	movs	r3, #1
 800109a:	e000      	b.n	800109e <ascii_to_value+0x42>
    }
    else
    {
        return false;
 800109c:	2300      	movs	r3, #0
    }
}
 800109e:	4618      	mov	r0, r3
 80010a0:	370c      	adds	r7, #12
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr

080010aa <astronode_create_request_transport>:

static uint16_t astronode_create_request_transport(astronode_app_msg_t *p_source_message, uint8_t *p_destination_buffer)
{
 80010aa:	b580      	push	{r7, lr}
 80010ac:	b084      	sub	sp, #16
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	6078      	str	r0, [r7, #4]
 80010b2:	6039      	str	r1, [r7, #0]
    uint16_t index = 0;
 80010b4:	2300      	movs	r3, #0
 80010b6:	81fb      	strh	r3, [r7, #14]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_STX;
 80010b8:	89fb      	ldrh	r3, [r7, #14]
 80010ba:	1c5a      	adds	r2, r3, #1
 80010bc:	81fa      	strh	r2, [r7, #14]
 80010be:	461a      	mov	r2, r3
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	4413      	add	r3, r2
 80010c4:	2202      	movs	r2, #2
 80010c6:	701a      	strb	r2, [r3, #0]

    uint16_t crc = calculate_crc((const uint8_t *)&p_source_message->op_code, 1, 0xFFFF);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010ce:	2101      	movs	r1, #1
 80010d0:	4618      	mov	r0, r3
 80010d2:	f000 fa07 	bl	80014e4 <calculate_crc>
 80010d6:	4603      	mov	r3, r0
 80010d8:	817b      	strh	r3, [r7, #10]
    crc = calculate_crc((const uint8_t *)&p_source_message->p_payload, p_source_message->payload_len, crc);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	1c58      	adds	r0, r3, #1
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 80010e4:	897a      	ldrh	r2, [r7, #10]
 80010e6:	4619      	mov	r1, r3
 80010e8:	f000 f9fc 	bl	80014e4 <calculate_crc>
 80010ec:	4603      	mov	r3, r0
 80010ee:	817b      	strh	r3, [r7, #10]
    crc = ((crc << 8) & 0xff00) | ((crc >> 8) & 0x00ff);
 80010f0:	897b      	ldrh	r3, [r7, #10]
 80010f2:	021b      	lsls	r3, r3, #8
 80010f4:	b21a      	sxth	r2, r3
 80010f6:	897b      	ldrh	r3, [r7, #10]
 80010f8:	0a1b      	lsrs	r3, r3, #8
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	b21b      	sxth	r3, r3
 80010fe:	4313      	orrs	r3, r2
 8001100:	b21b      	sxth	r3, r3
 8001102:	817b      	strh	r3, [r7, #10]

    uint8_to_ascii_buffer(p_source_message->op_code, &p_destination_buffer[index]);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	7818      	ldrb	r0, [r3, #0]
 8001108:	89fb      	ldrh	r3, [r7, #14]
 800110a:	683a      	ldr	r2, [r7, #0]
 800110c:	4413      	add	r3, r2
 800110e:	4619      	mov	r1, r3
 8001110:	f000 fb28 	bl	8001764 <uint8_to_ascii_buffer>
    index += 2;
 8001114:	89fb      	ldrh	r3, [r7, #14]
 8001116:	3302      	adds	r3, #2
 8001118:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 800111a:	2300      	movs	r3, #0
 800111c:	81bb      	strh	r3, [r7, #12]
 800111e:	e00f      	b.n	8001140 <astronode_create_request_transport+0x96>
    {
        uint8_to_ascii_buffer(p_source_message->p_payload[i], &p_destination_buffer[index]);
 8001120:	89bb      	ldrh	r3, [r7, #12]
 8001122:	687a      	ldr	r2, [r7, #4]
 8001124:	4413      	add	r3, r2
 8001126:	7858      	ldrb	r0, [r3, #1]
 8001128:	89fb      	ldrh	r3, [r7, #14]
 800112a:	683a      	ldr	r2, [r7, #0]
 800112c:	4413      	add	r3, r2
 800112e:	4619      	mov	r1, r3
 8001130:	f000 fb18 	bl	8001764 <uint8_to_ascii_buffer>
        index += 2;
 8001134:	89fb      	ldrh	r3, [r7, #14]
 8001136:	3302      	adds	r3, #2
 8001138:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 800113a:	89bb      	ldrh	r3, [r7, #12]
 800113c:	3301      	adds	r3, #1
 800113e:	81bb      	strh	r3, [r7, #12]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 8001146:	89ba      	ldrh	r2, [r7, #12]
 8001148:	429a      	cmp	r2, r3
 800114a:	d3e9      	bcc.n	8001120 <astronode_create_request_transport+0x76>
    }

    uint8_to_ascii_buffer(crc >> 8, &p_destination_buffer[index]);
 800114c:	897b      	ldrh	r3, [r7, #10]
 800114e:	0a1b      	lsrs	r3, r3, #8
 8001150:	b29b      	uxth	r3, r3
 8001152:	b2d8      	uxtb	r0, r3
 8001154:	89fb      	ldrh	r3, [r7, #14]
 8001156:	683a      	ldr	r2, [r7, #0]
 8001158:	4413      	add	r3, r2
 800115a:	4619      	mov	r1, r3
 800115c:	f000 fb02 	bl	8001764 <uint8_to_ascii_buffer>
    index += 2;
 8001160:	89fb      	ldrh	r3, [r7, #14]
 8001162:	3302      	adds	r3, #2
 8001164:	81fb      	strh	r3, [r7, #14]
    uint8_to_ascii_buffer(crc & 0xFF, &p_destination_buffer[index]);
 8001166:	897b      	ldrh	r3, [r7, #10]
 8001168:	b2d8      	uxtb	r0, r3
 800116a:	89fb      	ldrh	r3, [r7, #14]
 800116c:	683a      	ldr	r2, [r7, #0]
 800116e:	4413      	add	r3, r2
 8001170:	4619      	mov	r1, r3
 8001172:	f000 faf7 	bl	8001764 <uint8_to_ascii_buffer>
    index += 2;
 8001176:	89fb      	ldrh	r3, [r7, #14]
 8001178:	3302      	adds	r3, #2
 800117a:	81fb      	strh	r3, [r7, #14]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_ETX;
 800117c:	89fb      	ldrh	r3, [r7, #14]
 800117e:	1c5a      	adds	r2, r3, #1
 8001180:	81fa      	strh	r2, [r7, #14]
 8001182:	461a      	mov	r2, r3
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	4413      	add	r3, r2
 8001188:	2203      	movs	r2, #3
 800118a:	701a      	strb	r2, [r3, #0]

    return index;
 800118c:	89fb      	ldrh	r3, [r7, #14]
}
 800118e:	4618      	mov	r0, r3
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <astronode_decode_answer_transport>:

static return_status_t astronode_decode_answer_transport(uint8_t *p_source_buffer, uint16_t length_buffer, astronode_app_msg_t *p_destination_message)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b088      	sub	sp, #32
 800119c:	af00      	add	r7, sp, #0
 800119e:	60f8      	str	r0, [r7, #12]
 80011a0:	460b      	mov	r3, r1
 80011a2:	607a      	str	r2, [r7, #4]
 80011a4:	817b      	strh	r3, [r7, #10]
    if (p_source_buffer[0] != ASTRONODE_TRANSPORT_STX)
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	2b02      	cmp	r3, #2
 80011ac:	d004      	beq.n	80011b8 <astronode_decode_answer_transport+0x20>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not start with STX character.");
 80011ae:	4896      	ldr	r0, [pc, #600]	; (8001408 <astronode_decode_answer_transport+0x270>)
 80011b0:	f7ff fb9a 	bl	80008e8 <send_debug_logs>
        return RS_FAILURE;
 80011b4:	2300      	movs	r3, #0
 80011b6:	e123      	b.n	8001400 <astronode_decode_answer_transport+0x268>
    }

    if (length_buffer % 2 == 1 || length_buffer < 8) // 8: STX, ETX, 2 x opcode, 4 x CRC
 80011b8:	897b      	ldrh	r3, [r7, #10]
 80011ba:	f003 0301 	and.w	r3, r3, #1
 80011be:	b29b      	uxth	r3, r3
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d102      	bne.n	80011ca <astronode_decode_answer_transport+0x32>
 80011c4:	897b      	ldrh	r3, [r7, #10]
 80011c6:	2b07      	cmp	r3, #7
 80011c8:	d804      	bhi.n	80011d4 <astronode_decode_answer_transport+0x3c>
    {
        send_debug_logs("ERROR : Message received from the Astronode is missing at least one character.");
 80011ca:	4890      	ldr	r0, [pc, #576]	; (800140c <astronode_decode_answer_transport+0x274>)
 80011cc:	f7ff fb8c 	bl	80008e8 <send_debug_logs>
        return RS_FAILURE;
 80011d0:	2300      	movs	r3, #0
 80011d2:	e115      	b.n	8001400 <astronode_decode_answer_transport+0x268>
    }

    p_destination_message->payload_len = (length_buffer - 8) / 2;
 80011d4:	897b      	ldrh	r3, [r7, #10]
 80011d6:	3b08      	subs	r3, #8
 80011d8:	0fda      	lsrs	r2, r3, #31
 80011da:	4413      	add	r3, r2
 80011dc:	105b      	asrs	r3, r3, #1
 80011de:	b29a      	uxth	r2, r3
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4

    if (p_source_buffer[length_buffer - 1] != ASTRONODE_TRANSPORT_ETX)
 80011e6:	897b      	ldrh	r3, [r7, #10]
 80011e8:	3b01      	subs	r3, #1
 80011ea:	68fa      	ldr	r2, [r7, #12]
 80011ec:	4413      	add	r3, r2
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	2b03      	cmp	r3, #3
 80011f2:	d004      	beq.n	80011fe <astronode_decode_answer_transport+0x66>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not end with ETX character.");
 80011f4:	4886      	ldr	r0, [pc, #536]	; (8001410 <astronode_decode_answer_transport+0x278>)
 80011f6:	f7ff fb77 	bl	80008e8 <send_debug_logs>
        return RS_FAILURE;
 80011fa:	2300      	movs	r3, #0
 80011fc:	e100      	b.n	8001400 <astronode_decode_answer_transport+0x268>
    }

    uint8_t nibble_high = 0;
 80011fe:	2300      	movs	r3, #0
 8001200:	75fb      	strb	r3, [r7, #23]
    uint8_t nibble_low = 0;
 8001202:	2300      	movs	r3, #0
 8001204:	75bb      	strb	r3, [r7, #22]

    // Op code
    if (ascii_to_value(p_source_buffer[1], &nibble_high) == false
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	3301      	adds	r3, #1
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	f107 0217 	add.w	r2, r7, #23
 8001210:	4611      	mov	r1, r2
 8001212:	4618      	mov	r0, r3
 8001214:	f7ff ff22 	bl	800105c <ascii_to_value>
 8001218:	4603      	mov	r3, r0
 800121a:	f083 0301 	eor.w	r3, r3, #1
 800121e:	b2db      	uxtb	r3, r3
 8001220:	2b00      	cmp	r3, #0
 8001222:	d10e      	bne.n	8001242 <astronode_decode_answer_transport+0xaa>
        || ascii_to_value(p_source_buffer[2], &nibble_low) == false)
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	3302      	adds	r3, #2
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	f107 0216 	add.w	r2, r7, #22
 800122e:	4611      	mov	r1, r2
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff ff13 	bl	800105c <ascii_to_value>
 8001236:	4603      	mov	r3, r0
 8001238:	f083 0301 	eor.w	r3, r3, #1
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2b00      	cmp	r3, #0
 8001240:	d004      	beq.n	800124c <astronode_decode_answer_transport+0xb4>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8001242:	4874      	ldr	r0, [pc, #464]	; (8001414 <astronode_decode_answer_transport+0x27c>)
 8001244:	f7ff fb50 	bl	80008e8 <send_debug_logs>
        return RS_FAILURE;
 8001248:	2300      	movs	r3, #0
 800124a:	e0d9      	b.n	8001400 <astronode_decode_answer_transport+0x268>
    }

    p_destination_message->op_code = (nibble_high << 4) + nibble_low;
 800124c:	7dfb      	ldrb	r3, [r7, #23]
 800124e:	011b      	lsls	r3, r3, #4
 8001250:	b2da      	uxtb	r2, r3
 8001252:	7dbb      	ldrb	r3, [r7, #22]
 8001254:	4413      	add	r3, r2
 8001256:	b2da      	uxtb	r2, r3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	701a      	strb	r2, [r3, #0]

    // Payload
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 800125c:	2303      	movs	r3, #3
 800125e:	83fb      	strh	r3, [r7, #30]
 8001260:	2300      	movs	r3, #0
 8001262:	83bb      	strh	r3, [r7, #28]
 8001264:	e035      	b.n	80012d2 <astronode_decode_answer_transport+0x13a>
    {
        if (ascii_to_value(p_source_buffer[i], &nibble_high) == false
 8001266:	8bfb      	ldrh	r3, [r7, #30]
 8001268:	68fa      	ldr	r2, [r7, #12]
 800126a:	4413      	add	r3, r2
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	f107 0217 	add.w	r2, r7, #23
 8001272:	4611      	mov	r1, r2
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff fef1 	bl	800105c <ascii_to_value>
 800127a:	4603      	mov	r3, r0
 800127c:	f083 0301 	eor.w	r3, r3, #1
 8001280:	b2db      	uxtb	r3, r3
 8001282:	2b00      	cmp	r3, #0
 8001284:	d110      	bne.n	80012a8 <astronode_decode_answer_transport+0x110>
            || ascii_to_value(p_source_buffer[i + 1], &nibble_low) == false)
 8001286:	8bfb      	ldrh	r3, [r7, #30]
 8001288:	3301      	adds	r3, #1
 800128a:	68fa      	ldr	r2, [r7, #12]
 800128c:	4413      	add	r3, r2
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	f107 0216 	add.w	r2, r7, #22
 8001294:	4611      	mov	r1, r2
 8001296:	4618      	mov	r0, r3
 8001298:	f7ff fee0 	bl	800105c <ascii_to_value>
 800129c:	4603      	mov	r3, r0
 800129e:	f083 0301 	eor.w	r3, r3, #1
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d004      	beq.n	80012b2 <astronode_decode_answer_transport+0x11a>
        {
            send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 80012a8:	485a      	ldr	r0, [pc, #360]	; (8001414 <astronode_decode_answer_transport+0x27c>)
 80012aa:	f7ff fb1d 	bl	80008e8 <send_debug_logs>
            return RS_FAILURE;
 80012ae:	2300      	movs	r3, #0
 80012b0:	e0a6      	b.n	8001400 <astronode_decode_answer_transport+0x268>
        }

        p_destination_message->p_payload[j++] = (nibble_high << 4) + nibble_low;
 80012b2:	7dfb      	ldrb	r3, [r7, #23]
 80012b4:	011b      	lsls	r3, r3, #4
 80012b6:	b2d9      	uxtb	r1, r3
 80012b8:	7dba      	ldrb	r2, [r7, #22]
 80012ba:	8bbb      	ldrh	r3, [r7, #28]
 80012bc:	1c58      	adds	r0, r3, #1
 80012be:	83b8      	strh	r0, [r7, #28]
 80012c0:	4618      	mov	r0, r3
 80012c2:	188b      	adds	r3, r1, r2
 80012c4:	b2da      	uxtb	r2, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4403      	add	r3, r0
 80012ca:	705a      	strb	r2, [r3, #1]
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 80012cc:	8bfb      	ldrh	r3, [r7, #30]
 80012ce:	3302      	adds	r3, #2
 80012d0:	83fb      	strh	r3, [r7, #30]
 80012d2:	8bfa      	ldrh	r2, [r7, #30]
 80012d4:	897b      	ldrh	r3, [r7, #10]
 80012d6:	3b05      	subs	r3, #5
 80012d8:	429a      	cmp	r2, r3
 80012da:	dbc4      	blt.n	8001266 <astronode_decode_answer_transport+0xce>
    }

    // CRC
    uint16_t crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->op_code, 1, 0xFFFF);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012e2:	2101      	movs	r1, #1
 80012e4:	4618      	mov	r0, r3
 80012e6:	f000 f8fd 	bl	80014e4 <calculate_crc>
 80012ea:	4603      	mov	r3, r0
 80012ec:	837b      	strh	r3, [r7, #26]
    crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->p_payload, p_destination_message->payload_len, crc_calculated);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	1c58      	adds	r0, r3, #1
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 80012f8:	8b7a      	ldrh	r2, [r7, #26]
 80012fa:	4619      	mov	r1, r3
 80012fc:	f000 f8f2 	bl	80014e4 <calculate_crc>
 8001300:	4603      	mov	r3, r0
 8001302:	837b      	strh	r3, [r7, #26]
    crc_calculated = ((crc_calculated << 8) & 0xff00) | ((crc_calculated >> 8) & 0x00ff);
 8001304:	8b7b      	ldrh	r3, [r7, #26]
 8001306:	021b      	lsls	r3, r3, #8
 8001308:	b21a      	sxth	r2, r3
 800130a:	8b7b      	ldrh	r3, [r7, #26]
 800130c:	0a1b      	lsrs	r3, r3, #8
 800130e:	b29b      	uxth	r3, r3
 8001310:	b21b      	sxth	r3, r3
 8001312:	4313      	orrs	r3, r2
 8001314:	b21b      	sxth	r3, r3
 8001316:	837b      	strh	r3, [r7, #26]


    if (ascii_to_value(p_source_buffer[length_buffer - 5], &nibble_high) == false
 8001318:	897b      	ldrh	r3, [r7, #10]
 800131a:	3b05      	subs	r3, #5
 800131c:	68fa      	ldr	r2, [r7, #12]
 800131e:	4413      	add	r3, r2
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	f107 0217 	add.w	r2, r7, #23
 8001326:	4611      	mov	r1, r2
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff fe97 	bl	800105c <ascii_to_value>
 800132e:	4603      	mov	r3, r0
 8001330:	f083 0301 	eor.w	r3, r3, #1
 8001334:	b2db      	uxtb	r3, r3
 8001336:	2b00      	cmp	r3, #0
 8001338:	d110      	bne.n	800135c <astronode_decode_answer_transport+0x1c4>
        || ascii_to_value(p_source_buffer[length_buffer - 4], &nibble_low) == false)
 800133a:	897b      	ldrh	r3, [r7, #10]
 800133c:	3b04      	subs	r3, #4
 800133e:	68fa      	ldr	r2, [r7, #12]
 8001340:	4413      	add	r3, r2
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	f107 0216 	add.w	r2, r7, #22
 8001348:	4611      	mov	r1, r2
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff fe86 	bl	800105c <ascii_to_value>
 8001350:	4603      	mov	r3, r0
 8001352:	f083 0301 	eor.w	r3, r3, #1
 8001356:	b2db      	uxtb	r3, r3
 8001358:	2b00      	cmp	r3, #0
 800135a:	d004      	beq.n	8001366 <astronode_decode_answer_transport+0x1ce>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 800135c:	482d      	ldr	r0, [pc, #180]	; (8001414 <astronode_decode_answer_transport+0x27c>)
 800135e:	f7ff fac3 	bl	80008e8 <send_debug_logs>
        return RS_FAILURE;
 8001362:	2300      	movs	r3, #0
 8001364:	e04c      	b.n	8001400 <astronode_decode_answer_transport+0x268>
    }

    uint16_t crc_received = (nibble_high << 12) + (nibble_low << 8);
 8001366:	7dfb      	ldrb	r3, [r7, #23]
 8001368:	b29b      	uxth	r3, r3
 800136a:	031b      	lsls	r3, r3, #12
 800136c:	b29a      	uxth	r2, r3
 800136e:	7dbb      	ldrb	r3, [r7, #22]
 8001370:	b29b      	uxth	r3, r3
 8001372:	021b      	lsls	r3, r3, #8
 8001374:	b29b      	uxth	r3, r3
 8001376:	4413      	add	r3, r2
 8001378:	833b      	strh	r3, [r7, #24]

    if (ascii_to_value(p_source_buffer[length_buffer - 3], &nibble_high) == false
 800137a:	897b      	ldrh	r3, [r7, #10]
 800137c:	3b03      	subs	r3, #3
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	4413      	add	r3, r2
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	f107 0217 	add.w	r2, r7, #23
 8001388:	4611      	mov	r1, r2
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff fe66 	bl	800105c <ascii_to_value>
 8001390:	4603      	mov	r3, r0
 8001392:	f083 0301 	eor.w	r3, r3, #1
 8001396:	b2db      	uxtb	r3, r3
 8001398:	2b00      	cmp	r3, #0
 800139a:	d110      	bne.n	80013be <astronode_decode_answer_transport+0x226>
        || ascii_to_value(p_source_buffer[length_buffer - 2], &nibble_low) == false)
 800139c:	897b      	ldrh	r3, [r7, #10]
 800139e:	3b02      	subs	r3, #2
 80013a0:	68fa      	ldr	r2, [r7, #12]
 80013a2:	4413      	add	r3, r2
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	f107 0216 	add.w	r2, r7, #22
 80013aa:	4611      	mov	r1, r2
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff fe55 	bl	800105c <ascii_to_value>
 80013b2:	4603      	mov	r3, r0
 80013b4:	f083 0301 	eor.w	r3, r3, #1
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d004      	beq.n	80013c8 <astronode_decode_answer_transport+0x230>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 80013be:	4815      	ldr	r0, [pc, #84]	; (8001414 <astronode_decode_answer_transport+0x27c>)
 80013c0:	f7ff fa92 	bl	80008e8 <send_debug_logs>
        return RS_FAILURE;
 80013c4:	2300      	movs	r3, #0
 80013c6:	e01b      	b.n	8001400 <astronode_decode_answer_transport+0x268>
    }

    crc_received += (nibble_high << 4) + nibble_low;
 80013c8:	7dfb      	ldrb	r3, [r7, #23]
 80013ca:	b29b      	uxth	r3, r3
 80013cc:	011b      	lsls	r3, r3, #4
 80013ce:	b29a      	uxth	r2, r3
 80013d0:	7dbb      	ldrb	r3, [r7, #22]
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	4413      	add	r3, r2
 80013d6:	b29a      	uxth	r2, r3
 80013d8:	8b3b      	ldrh	r3, [r7, #24]
 80013da:	4413      	add	r3, r2
 80013dc:	833b      	strh	r3, [r7, #24]

    if (crc_received != crc_calculated)
 80013de:	8b3a      	ldrh	r2, [r7, #24]
 80013e0:	8b7b      	ldrh	r3, [r7, #26]
 80013e2:	429a      	cmp	r2, r3
 80013e4:	d004      	beq.n	80013f0 <astronode_decode_answer_transport+0x258>
    {
        send_debug_logs("ERROR : CRC sent by the Astronode does not match the expected CRC");
 80013e6:	480c      	ldr	r0, [pc, #48]	; (8001418 <astronode_decode_answer_transport+0x280>)
 80013e8:	f7ff fa7e 	bl	80008e8 <send_debug_logs>
        return RS_FAILURE;
 80013ec:	2300      	movs	r3, #0
 80013ee:	e007      	b.n	8001400 <astronode_decode_answer_transport+0x268>
    }

    if (p_destination_message->op_code == ASTRONODE_OP_CODE_ERROR)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	2bff      	cmp	r3, #255	; 0xff
 80013f6:	d102      	bne.n	80013fe <astronode_decode_answer_transport+0x266>
    {
        check_for_error(p_destination_message);
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	f000 f8ad 	bl	8001558 <check_for_error>
    }

    return RS_SUCCESS;
 80013fe:	2301      	movs	r3, #1
}
 8001400:	4618      	mov	r0, r3
 8001402:	3720      	adds	r7, #32
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	08005488 	.word	0x08005488
 800140c:	080054d8 	.word	0x080054d8
 8001410:	08005528 	.word	0x08005528
 8001414:	08005578 	.word	0x08005578
 8001418:	080055c4 	.word	0x080055c4

0800141c <astronode_transport_send_receive>:

return_status_t astronode_transport_send_receive(astronode_app_msg_t *p_request, astronode_app_msg_t *p_answer)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	f5ad 7d4a 	sub.w	sp, sp, #808	; 0x328
 8001422:	af00      	add	r7, sp, #0
 8001424:	f507 734a 	add.w	r3, r7, #808	; 0x328
 8001428:	f5a3 7349 	sub.w	r3, r3, #804	; 0x324
 800142c:	6018      	str	r0, [r3, #0]
 800142e:	f507 734a 	add.w	r3, r7, #808	; 0x328
 8001432:	f5a3 734a 	sub.w	r3, r3, #808	; 0x328
 8001436:	6019      	str	r1, [r3, #0]
    uint8_t request_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8001438:	f507 734a 	add.w	r3, r7, #808	; 0x328
 800143c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	3304      	adds	r3, #4
 8001446:	f44f 72c4 	mov.w	r2, #392	; 0x188
 800144a:	2100      	movs	r1, #0
 800144c:	4618      	mov	r0, r3
 800144e:	f002 fbf5 	bl	8003c3c <memset>
    uint8_t answer_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8001452:	f507 734a 	add.w	r3, r7, #808	; 0x328
 8001456:	f5a3 7347 	sub.w	r3, r3, #796	; 0x31c
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	3304      	adds	r3, #4
 8001460:	f44f 72c4 	mov.w	r2, #392	; 0x188
 8001464:	2100      	movs	r1, #0
 8001466:	4618      	mov	r0, r3
 8001468:	f002 fbe8 	bl	8003c3c <memset>
    uint16_t answer_length =  0;
 800146c:	f507 734a 	add.w	r3, r7, #808	; 0x328
 8001470:	f2a3 331e 	subw	r3, r3, #798	; 0x31e
 8001474:	2200      	movs	r2, #0
 8001476:	801a      	strh	r2, [r3, #0]

    uint16_t request_length = astronode_create_request_transport(p_request, request_transport);
 8001478:	f507 72cc 	add.w	r2, r7, #408	; 0x198
 800147c:	f507 734a 	add.w	r3, r7, #808	; 0x328
 8001480:	f5a3 7349 	sub.w	r3, r3, #804	; 0x324
 8001484:	4611      	mov	r1, r2
 8001486:	6818      	ldr	r0, [r3, #0]
 8001488:	f7ff fe0f 	bl	80010aa <astronode_create_request_transport>
 800148c:	4603      	mov	r3, r0
 800148e:	f8a7 3326 	strh.w	r3, [r7, #806]	; 0x326

    send_astronode_request(request_transport, request_length);
 8001492:	f8b7 2326 	ldrh.w	r2, [r7, #806]	; 0x326
 8001496:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 800149a:	4611      	mov	r1, r2
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff fa67 	bl	8000970 <send_astronode_request>
    if(receive_astronode_answer(answer_transport, &answer_length) == RS_SUCCESS)
 80014a2:	f107 020a 	add.w	r2, r7, #10
 80014a6:	f107 030c 	add.w	r3, r7, #12
 80014aa:	4611      	mov	r1, r2
 80014ac:	4618      	mov	r0, r3
 80014ae:	f000 f8fb 	bl	80016a8 <receive_astronode_answer>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d10f      	bne.n	80014d8 <astronode_transport_send_receive+0xbc>
    {
        return astronode_decode_answer_transport(answer_transport, answer_length, p_answer);
 80014b8:	f507 734a 	add.w	r3, r7, #808	; 0x328
 80014bc:	f2a3 331e 	subw	r3, r3, #798	; 0x31e
 80014c0:	8819      	ldrh	r1, [r3, #0]
 80014c2:	f507 734a 	add.w	r3, r7, #808	; 0x328
 80014c6:	f5a3 734a 	sub.w	r3, r3, #808	; 0x328
 80014ca:	f107 000c 	add.w	r0, r7, #12
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	f7ff fe62 	bl	8001198 <astronode_decode_answer_transport>
 80014d4:	4603      	mov	r3, r0
 80014d6:	e000      	b.n	80014da <astronode_transport_send_receive+0xbe>
    }
    else
    {
        return RS_FAILURE;
 80014d8:	2300      	movs	r3, #0
    }
}
 80014da:	4618      	mov	r0, r3
 80014dc:	f507 774a 	add.w	r7, r7, #808	; 0x328
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <calculate_crc>:

static uint16_t calculate_crc(const uint8_t *p_data, uint16_t data_len, uint16_t init_value)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b085      	sub	sp, #20
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	460b      	mov	r3, r1
 80014ee:	807b      	strh	r3, [r7, #2]
 80014f0:	4613      	mov	r3, r2
 80014f2:	803b      	strh	r3, [r7, #0]
    uint16_t crc = init_value;
 80014f4:	883b      	ldrh	r3, [r7, #0]
 80014f6:	81fb      	strh	r3, [r7, #14]

    while (data_len--)
 80014f8:	e021      	b.n	800153e <calculate_crc+0x5a>
    {
        uint16_t x = crc >> 8 ^ *p_data++;
 80014fa:	89fb      	ldrh	r3, [r7, #14]
 80014fc:	0a1b      	lsrs	r3, r3, #8
 80014fe:	b29a      	uxth	r2, r3
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	1c59      	adds	r1, r3, #1
 8001504:	6079      	str	r1, [r7, #4]
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	b29b      	uxth	r3, r3
 800150a:	4053      	eors	r3, r2
 800150c:	81bb      	strh	r3, [r7, #12]
        x ^= x >> 4;
 800150e:	89bb      	ldrh	r3, [r7, #12]
 8001510:	091b      	lsrs	r3, r3, #4
 8001512:	b29a      	uxth	r2, r3
 8001514:	89bb      	ldrh	r3, [r7, #12]
 8001516:	4053      	eors	r3, r2
 8001518:	81bb      	strh	r3, [r7, #12]
        crc = (crc << 8) ^ (x << 12) ^ (x << 5) ^ (x);
 800151a:	89fb      	ldrh	r3, [r7, #14]
 800151c:	021b      	lsls	r3, r3, #8
 800151e:	b21a      	sxth	r2, r3
 8001520:	89bb      	ldrh	r3, [r7, #12]
 8001522:	031b      	lsls	r3, r3, #12
 8001524:	b21b      	sxth	r3, r3
 8001526:	4053      	eors	r3, r2
 8001528:	b21a      	sxth	r2, r3
 800152a:	89bb      	ldrh	r3, [r7, #12]
 800152c:	015b      	lsls	r3, r3, #5
 800152e:	b21b      	sxth	r3, r3
 8001530:	4053      	eors	r3, r2
 8001532:	b21a      	sxth	r2, r3
 8001534:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001538:	4053      	eors	r3, r2
 800153a:	b21b      	sxth	r3, r3
 800153c:	81fb      	strh	r3, [r7, #14]
    while (data_len--)
 800153e:	887b      	ldrh	r3, [r7, #2]
 8001540:	1e5a      	subs	r2, r3, #1
 8001542:	807a      	strh	r2, [r7, #2]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d1d8      	bne.n	80014fa <calculate_crc+0x16>
    }
    return crc;
 8001548:	89fb      	ldrh	r3, [r7, #14]
}
 800154a:	4618      	mov	r0, r3
 800154c:	3714      	adds	r7, #20
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
	...

08001558 <check_for_error>:

static void check_for_error(astronode_app_msg_t *p_answer)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
    uint16_t error_code = p_answer->p_payload[0] + (p_answer->p_payload[1] << 8);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	785b      	ldrb	r3, [r3, #1]
 8001564:	b29a      	uxth	r2, r3
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	789b      	ldrb	r3, [r3, #2]
 800156a:	b29b      	uxth	r3, r3
 800156c:	021b      	lsls	r3, r3, #8
 800156e:	b29b      	uxth	r3, r3
 8001570:	4413      	add	r3, r2
 8001572:	81fb      	strh	r3, [r7, #14]

    switch (error_code)
 8001574:	89fb      	ldrh	r3, [r7, #14]
 8001576:	f244 6201 	movw	r2, #17921	; 0x4601
 800157a:	4293      	cmp	r3, r2
 800157c:	d06f      	beq.n	800165e <check_for_error+0x106>
 800157e:	f244 6201 	movw	r2, #17921	; 0x4601
 8001582:	4293      	cmp	r3, r2
 8001584:	dc6f      	bgt.n	8001666 <check_for_error+0x10e>
 8001586:	f244 5201 	movw	r2, #17665	; 0x4501
 800158a:	4293      	cmp	r3, r2
 800158c:	d063      	beq.n	8001656 <check_for_error+0xfe>
 800158e:	f244 5201 	movw	r2, #17665	; 0x4501
 8001592:	4293      	cmp	r3, r2
 8001594:	dc67      	bgt.n	8001666 <check_for_error+0x10e>
 8001596:	f243 5201 	movw	r2, #13569	; 0x3501
 800159a:	4293      	cmp	r3, r2
 800159c:	d057      	beq.n	800164e <check_for_error+0xf6>
 800159e:	f243 5201 	movw	r2, #13569	; 0x3501
 80015a2:	4293      	cmp	r3, r2
 80015a4:	dc5f      	bgt.n	8001666 <check_for_error+0x10e>
 80015a6:	f242 6201 	movw	r2, #9729	; 0x2601
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d04b      	beq.n	8001646 <check_for_error+0xee>
 80015ae:	f242 6201 	movw	r2, #9729	; 0x2601
 80015b2:	4293      	cmp	r3, r2
 80015b4:	dc57      	bgt.n	8001666 <check_for_error+0x10e>
 80015b6:	f242 5211 	movw	r2, #9489	; 0x2511
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d03f      	beq.n	800163e <check_for_error+0xe6>
 80015be:	f242 5211 	movw	r2, #9489	; 0x2511
 80015c2:	4293      	cmp	r3, r2
 80015c4:	dc4f      	bgt.n	8001666 <check_for_error+0x10e>
 80015c6:	f242 5201 	movw	r2, #9473	; 0x2501
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d033      	beq.n	8001636 <check_for_error+0xde>
 80015ce:	f242 5201 	movw	r2, #9473	; 0x2501
 80015d2:	4293      	cmp	r3, r2
 80015d4:	dc47      	bgt.n	8001666 <check_for_error+0x10e>
 80015d6:	f240 6211 	movw	r2, #1553	; 0x611
 80015da:	4293      	cmp	r3, r2
 80015dc:	d027      	beq.n	800162e <check_for_error+0xd6>
 80015de:	f240 6211 	movw	r2, #1553	; 0x611
 80015e2:	4293      	cmp	r3, r2
 80015e4:	dc3f      	bgt.n	8001666 <check_for_error+0x10e>
 80015e6:	f240 6201 	movw	r2, #1537	; 0x601
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d01b      	beq.n	8001626 <check_for_error+0xce>
 80015ee:	f240 6201 	movw	r2, #1537	; 0x601
 80015f2:	4293      	cmp	r3, r2
 80015f4:	dc37      	bgt.n	8001666 <check_for_error+0x10e>
 80015f6:	f240 1221 	movw	r2, #289	; 0x121
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d00f      	beq.n	800161e <check_for_error+0xc6>
 80015fe:	f5b3 7f91 	cmp.w	r3, #290	; 0x122
 8001602:	da30      	bge.n	8001666 <check_for_error+0x10e>
 8001604:	2b01      	cmp	r3, #1
 8001606:	d002      	beq.n	800160e <check_for_error+0xb6>
 8001608:	2b11      	cmp	r3, #17
 800160a:	d004      	beq.n	8001616 <check_for_error+0xbe>
 800160c:	e02b      	b.n	8001666 <check_for_error+0x10e>
    {
        case ASTRONODE_ERR_CODE_CRC_NOT_VALID:
            send_debug_logs("[ERROR] CRC_NOT_VALID : Discrepancy between provided CRC and expected CRC.");
 800160e:	481a      	ldr	r0, [pc, #104]	; (8001678 <check_for_error+0x120>)
 8001610:	f7ff f96a 	bl	80008e8 <send_debug_logs>
            break;
 8001614:	e02b      	b.n	800166e <check_for_error+0x116>

        case ASTRONODE_ERR_CODE_LENGTH_NOT_VALID:
            send_debug_logs("[ERROR] LENGTH_NOT_VALID : Message exceeds the maximum length allowed by the given operation code.");
 8001616:	4819      	ldr	r0, [pc, #100]	; (800167c <check_for_error+0x124>)
 8001618:	f7ff f966 	bl	80008e8 <send_debug_logs>
            break;
 800161c:	e027      	b.n	800166e <check_for_error+0x116>

        case ASTRONODE_ERR_CODE_OPCODE_NOT_VALID:
            send_debug_logs("[ERROR] OPCODE_NOT_VALID : Invalid operation code used.");
 800161e:	4818      	ldr	r0, [pc, #96]	; (8001680 <check_for_error+0x128>)
 8001620:	f7ff f962 	bl	80008e8 <send_debug_logs>
            break;
 8001624:	e023      	b.n	800166e <check_for_error+0x116>

        case ASTRONODE_ERR_CODE_FORMAT_NOT_VALID:
            send_debug_logs("[ERROR] FORMAT_NOT_VALID : At least one of the fields (SSID, password, token) is not composed of exclusively printable standard ASCII characters (0x20 to 0x7E).");
 8001626:	4817      	ldr	r0, [pc, #92]	; (8001684 <check_for_error+0x12c>)
 8001628:	f7ff f95e 	bl	80008e8 <send_debug_logs>
            break;
 800162c:	e01f      	b.n	800166e <check_for_error+0x116>

        case ASTRONODE_ERR_CODE_FLASH_WRITING_FAILED:
            send_debug_logs("[ERROR] FLASH_WRITING_FAILED : Failed to write the Wi-Fi settings (SSID, password, token) to the flash.");
 800162e:	4816      	ldr	r0, [pc, #88]	; (8001688 <check_for_error+0x130>)
 8001630:	f7ff f95a 	bl	80008e8 <send_debug_logs>
            break;
 8001634:	e01b      	b.n	800166e <check_for_error+0x116>

        case ASTRONODE_ERR_CODE_BUFFER_FULL:
            send_debug_logs("[ERROR] BUFFER_FULL : Failed to queue the payload because the sending queue is already full.");
 8001636:	4815      	ldr	r0, [pc, #84]	; (800168c <check_for_error+0x134>)
 8001638:	f7ff f956 	bl	80008e8 <send_debug_logs>
            break;
 800163c:	e017      	b.n	800166e <check_for_error+0x116>

        case ASTRONODE_ERR_CODE_DUPLICATE_ID:
            send_debug_logs("[ERROR] DUPLICATE_ID : Failed to queue the payload because the Payload ID provided by the asset is already in use in the Astronode queue.");
 800163e:	4814      	ldr	r0, [pc, #80]	; (8001690 <check_for_error+0x138>)
 8001640:	f7ff f952 	bl	80008e8 <send_debug_logs>
            break;
 8001644:	e013      	b.n	800166e <check_for_error+0x116>

        case ASTRONODE_ERR_CODE_BUFFER_EMPTY:
            send_debug_logs("[ERROR] BUFFER_EMPTY : Failed to dequeue a payload from the buffer because the buffer is empty.");
 8001646:	4813      	ldr	r0, [pc, #76]	; (8001694 <check_for_error+0x13c>)
 8001648:	f7ff f94e 	bl	80008e8 <send_debug_logs>
            break;
 800164c:	e00f      	b.n	800166e <check_for_error+0x116>

        case ASTRONODE_ERR_CODE_INVALID_POS:
            send_debug_logs("[ERROR] INVALID_POS : Failed to update the geolocation information. Latitude and longitude fields must in the range [-90,90] degrees and [-180,180] degrees, respectively.");
 800164e:	4812      	ldr	r0, [pc, #72]	; (8001698 <check_for_error+0x140>)
 8001650:	f7ff f94a 	bl	80008e8 <send_debug_logs>
            break;
 8001654:	e00b      	b.n	800166e <check_for_error+0x116>

        case ASTRONODE_ERR_CODE_NO_ACK:
            send_debug_logs("[ERROR] NO_ACK : No satellite acknowledgement available for any payload.");
 8001656:	4811      	ldr	r0, [pc, #68]	; (800169c <check_for_error+0x144>)
 8001658:	f7ff f946 	bl	80008e8 <send_debug_logs>
            break;
 800165c:	e007      	b.n	800166e <check_for_error+0x116>

        case ASTRONODE_ERR_CODE_NO_CLEAR:
            send_debug_logs("[ERROR] NO_CLEAR : No payload ack to clear, or it was already cleared.");
 800165e:	4810      	ldr	r0, [pc, #64]	; (80016a0 <check_for_error+0x148>)
 8001660:	f7ff f942 	bl	80008e8 <send_debug_logs>
            break;
 8001664:	e003      	b.n	800166e <check_for_error+0x116>

        default:
            send_debug_logs("[ERROR] error_code is not defined.");
 8001666:	480f      	ldr	r0, [pc, #60]	; (80016a4 <check_for_error+0x14c>)
 8001668:	f7ff f93e 	bl	80008e8 <send_debug_logs>
            break;
 800166c:	bf00      	nop
    }
}
 800166e:	bf00      	nop
 8001670:	3710      	adds	r7, #16
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	08005608 	.word	0x08005608
 800167c:	08005654 	.word	0x08005654
 8001680:	080056b8 	.word	0x080056b8
 8001684:	080056f0 	.word	0x080056f0
 8001688:	08005794 	.word	0x08005794
 800168c:	080057fc 	.word	0x080057fc
 8001690:	0800585c 	.word	0x0800585c
 8001694:	080058e8 	.word	0x080058e8
 8001698:	08005948 	.word	0x08005948
 800169c:	080059f4 	.word	0x080059f4
 80016a0:	08005a40 	.word	0x08005a40
 80016a4:	08005a88 	.word	0x08005a88

080016a8 <receive_astronode_answer>:

static return_status_t receive_astronode_answer(uint8_t *p_rx_buffer, uint16_t *p_buffer_length)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b086      	sub	sp, #24
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	6039      	str	r1, [r7, #0]
    uint8_t rx_char = 0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	73fb      	strb	r3, [r7, #15]
    uint16_t length = 0;
 80016b6:	2300      	movs	r3, #0
 80016b8:	82fb      	strh	r3, [r7, #22]
    uint32_t timeout_answer_received = get_systick();
 80016ba:	f7ff f975 	bl	80009a8 <get_systick>
 80016be:	4603      	mov	r3, r0
 80016c0:	613b      	str	r3, [r7, #16]
    bool is_answer_received = false;
 80016c2:	2300      	movs	r3, #0
 80016c4:	757b      	strb	r3, [r7, #21]

    while (is_answer_received == false)
 80016c6:	e036      	b.n	8001736 <receive_astronode_answer+0x8e>
    {
        if (is_systick_timeout_over(timeout_answer_received, ASTRONODE_ANSWER_TIMEOUT_MS))
 80016c8:	f240 51dc 	movw	r1, #1500	; 0x5dc
 80016cc:	6938      	ldr	r0, [r7, #16]
 80016ce:	f7ff f972 	bl	80009b6 <is_systick_timeout_over>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d004      	beq.n	80016e2 <receive_astronode_answer+0x3a>
        {
            send_debug_logs("ERROR : Received answer timeout..");
 80016d8:	481f      	ldr	r0, [pc, #124]	; (8001758 <receive_astronode_answer+0xb0>)
 80016da:	f7ff f905 	bl	80008e8 <send_debug_logs>
            return RS_FAILURE;
 80016de:	2300      	movs	r3, #0
 80016e0:	e036      	b.n	8001750 <receive_astronode_answer+0xa8>
        }
        if (is_astronode_character_received(&rx_char))
 80016e2:	f107 030f 	add.w	r3, r7, #15
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff f97a 	bl	80009e0 <is_astronode_character_received>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d021      	beq.n	8001736 <receive_astronode_answer+0x8e>
        {
            if (rx_char == ASTRONODE_TRANSPORT_STX)
 80016f2:	7bfb      	ldrb	r3, [r7, #15]
 80016f4:	2b02      	cmp	r3, #2
 80016f6:	d103      	bne.n	8001700 <receive_astronode_answer+0x58>
            {
                is_answer_received = false;
 80016f8:	2300      	movs	r3, #0
 80016fa:	757b      	strb	r3, [r7, #21]
                length = 0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	82fb      	strh	r3, [r7, #22]
            }

            p_rx_buffer[length] = rx_char;
 8001700:	8afb      	ldrh	r3, [r7, #22]
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	4413      	add	r3, r2
 8001706:	7bfa      	ldrb	r2, [r7, #15]
 8001708:	701a      	strb	r2, [r3, #0]
            length++;
 800170a:	8afb      	ldrh	r3, [r7, #22]
 800170c:	3301      	adds	r3, #1
 800170e:	82fb      	strh	r3, [r7, #22]

            if (length > ASTRONODE_MAX_LENGTH_RESPONSE)
 8001710:	8afb      	ldrh	r3, [r7, #22]
 8001712:	2bb2      	cmp	r3, #178	; 0xb2
 8001714:	d904      	bls.n	8001720 <receive_astronode_answer+0x78>
            {
                send_debug_logs("ERROR : Message received from the Astronode exceed maximum length allowed.");
 8001716:	4811      	ldr	r0, [pc, #68]	; (800175c <receive_astronode_answer+0xb4>)
 8001718:	f7ff f8e6 	bl	80008e8 <send_debug_logs>
                return RS_FAILURE;
 800171c:	2300      	movs	r3, #0
 800171e:	e017      	b.n	8001750 <receive_astronode_answer+0xa8>
            }

            if (rx_char == ASTRONODE_TRANSPORT_ETX)
 8001720:	7bfb      	ldrb	r3, [r7, #15]
 8001722:	2b03      	cmp	r3, #3
 8001724:	d107      	bne.n	8001736 <receive_astronode_answer+0x8e>
            {
                if (length > 1)
 8001726:	8afb      	ldrh	r3, [r7, #22]
 8001728:	2b01      	cmp	r3, #1
 800172a:	d904      	bls.n	8001736 <receive_astronode_answer+0x8e>
                {
                    *p_buffer_length = length;
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	8afa      	ldrh	r2, [r7, #22]
 8001730:	801a      	strh	r2, [r3, #0]
                    is_answer_received = true;
 8001732:	2301      	movs	r3, #1
 8001734:	757b      	strb	r3, [r7, #21]
    while (is_answer_received == false)
 8001736:	7d7b      	ldrb	r3, [r7, #21]
 8001738:	f083 0301 	eor.w	r3, r3, #1
 800173c:	b2db      	uxtb	r3, r3
 800173e:	2b00      	cmp	r3, #0
 8001740:	d1c2      	bne.n	80016c8 <receive_astronode_answer+0x20>
                }
            }
        }
    }

    send_debug_logs("Message received from the Astronode <-- ");
 8001742:	4807      	ldr	r0, [pc, #28]	; (8001760 <receive_astronode_answer+0xb8>)
 8001744:	f7ff f8d0 	bl	80008e8 <send_debug_logs>
    send_debug_logs((char *) p_rx_buffer);
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f7ff f8cd 	bl	80008e8 <send_debug_logs>

    return RS_SUCCESS;
 800174e:	2301      	movs	r3, #1
}
 8001750:	4618      	mov	r0, r3
 8001752:	3718      	adds	r7, #24
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	08005aac 	.word	0x08005aac
 800175c:	08005ad0 	.word	0x08005ad0
 8001760:	08005b1c 	.word	0x08005b1c

08001764 <uint8_to_ascii_buffer>:

static void uint8_to_ascii_buffer(const uint8_t value, uint8_t *p_target_buffer)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	4603      	mov	r3, r0
 800176c:	6039      	str	r1, [r7, #0]
 800176e:	71fb      	strb	r3, [r7, #7]
    p_target_buffer[0] = g_ascii_lookup[value >> 4];
 8001770:	79fb      	ldrb	r3, [r7, #7]
 8001772:	091b      	lsrs	r3, r3, #4
 8001774:	b2db      	uxtb	r3, r3
 8001776:	461a      	mov	r2, r3
 8001778:	4b08      	ldr	r3, [pc, #32]	; (800179c <uint8_to_ascii_buffer+0x38>)
 800177a:	5c9a      	ldrb	r2, [r3, r2]
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	701a      	strb	r2, [r3, #0]
    p_target_buffer[1] = g_ascii_lookup[value & 0x0F];
 8001780:	79fb      	ldrb	r3, [r7, #7]
 8001782:	f003 020f 	and.w	r2, r3, #15
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	3301      	adds	r3, #1
 800178a:	4904      	ldr	r1, [pc, #16]	; (800179c <uint8_to_ascii_buffer+0x38>)
 800178c:	5c8a      	ldrb	r2, [r1, r2]
 800178e:	701a      	strb	r2, [r3, #0]
}
 8001790:	bf00      	nop
 8001792:	370c      	adds	r7, #12
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	08005b60 	.word	0x08005b60

080017a0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017a6:	2300      	movs	r3, #0
 80017a8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017aa:	2003      	movs	r0, #3
 80017ac:	f000 f93c 	bl	8001a28 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017b0:	2000      	movs	r0, #0
 80017b2:	f000 f80d 	bl	80017d0 <HAL_InitTick>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d002      	beq.n	80017c2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	71fb      	strb	r3, [r7, #7]
 80017c0:	e001      	b.n	80017c6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017c2:	f7ff f929 	bl	8000a18 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017c6:	79fb      	ldrb	r3, [r7, #7]

}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80017d8:	2300      	movs	r3, #0
 80017da:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80017dc:	4b16      	ldr	r3, [pc, #88]	; (8001838 <HAL_InitTick+0x68>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d022      	beq.n	800182a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80017e4:	4b15      	ldr	r3, [pc, #84]	; (800183c <HAL_InitTick+0x6c>)
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	4b13      	ldr	r3, [pc, #76]	; (8001838 <HAL_InitTick+0x68>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80017f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80017f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80017f8:	4618      	mov	r0, r3
 80017fa:	f000 f93a 	bl	8001a72 <HAL_SYSTICK_Config>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d10f      	bne.n	8001824 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2b0f      	cmp	r3, #15
 8001808:	d809      	bhi.n	800181e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800180a:	2200      	movs	r2, #0
 800180c:	6879      	ldr	r1, [r7, #4]
 800180e:	f04f 30ff 	mov.w	r0, #4294967295
 8001812:	f000 f914 	bl	8001a3e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001816:	4a0a      	ldr	r2, [pc, #40]	; (8001840 <HAL_InitTick+0x70>)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6013      	str	r3, [r2, #0]
 800181c:	e007      	b.n	800182e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	73fb      	strb	r3, [r7, #15]
 8001822:	e004      	b.n	800182e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001824:	2301      	movs	r3, #1
 8001826:	73fb      	strb	r3, [r7, #15]
 8001828:	e001      	b.n	800182e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800182e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001830:	4618      	mov	r0, r3
 8001832:	3710      	adds	r7, #16
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	20000008 	.word	0x20000008
 800183c:	20000000 	.word	0x20000000
 8001840:	20000004 	.word	0x20000004

08001844 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001848:	4b05      	ldr	r3, [pc, #20]	; (8001860 <HAL_IncTick+0x1c>)
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	4b05      	ldr	r3, [pc, #20]	; (8001864 <HAL_IncTick+0x20>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4413      	add	r3, r2
 8001852:	4a03      	ldr	r2, [pc, #12]	; (8001860 <HAL_IncTick+0x1c>)
 8001854:	6013      	str	r3, [r2, #0]
}
 8001856:	bf00      	nop
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr
 8001860:	200001b4 	.word	0x200001b4
 8001864:	20000008 	.word	0x20000008

08001868 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  return uwTick;
 800186c:	4b03      	ldr	r3, [pc, #12]	; (800187c <HAL_GetTick+0x14>)
 800186e:	681b      	ldr	r3, [r3, #0]
}
 8001870:	4618      	mov	r0, r3
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	200001b4 	.word	0x200001b4

08001880 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001888:	f7ff ffee 	bl	8001868 <HAL_GetTick>
 800188c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001898:	d004      	beq.n	80018a4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800189a:	4b09      	ldr	r3, [pc, #36]	; (80018c0 <HAL_Delay+0x40>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	68fa      	ldr	r2, [r7, #12]
 80018a0:	4413      	add	r3, r2
 80018a2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018a4:	bf00      	nop
 80018a6:	f7ff ffdf 	bl	8001868 <HAL_GetTick>
 80018aa:	4602      	mov	r2, r0
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	1ad3      	subs	r3, r2, r3
 80018b0:	68fa      	ldr	r2, [r7, #12]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d8f7      	bhi.n	80018a6 <HAL_Delay+0x26>
  {
  }
}
 80018b6:	bf00      	nop
 80018b8:	bf00      	nop
 80018ba:	3710      	adds	r7, #16
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	20000008 	.word	0x20000008

080018c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f003 0307 	and.w	r3, r3, #7
 80018d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018d4:	4b0c      	ldr	r3, [pc, #48]	; (8001908 <__NVIC_SetPriorityGrouping+0x44>)
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018da:	68ba      	ldr	r2, [r7, #8]
 80018dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018e0:	4013      	ands	r3, r2
 80018e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018f6:	4a04      	ldr	r2, [pc, #16]	; (8001908 <__NVIC_SetPriorityGrouping+0x44>)
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	60d3      	str	r3, [r2, #12]
}
 80018fc:	bf00      	nop
 80018fe:	3714      	adds	r7, #20
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr
 8001908:	e000ed00 	.word	0xe000ed00

0800190c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001910:	4b04      	ldr	r3, [pc, #16]	; (8001924 <__NVIC_GetPriorityGrouping+0x18>)
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	0a1b      	lsrs	r3, r3, #8
 8001916:	f003 0307 	and.w	r3, r3, #7
}
 800191a:	4618      	mov	r0, r3
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr
 8001924:	e000ed00 	.word	0xe000ed00

08001928 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	4603      	mov	r3, r0
 8001930:	6039      	str	r1, [r7, #0]
 8001932:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001938:	2b00      	cmp	r3, #0
 800193a:	db0a      	blt.n	8001952 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	b2da      	uxtb	r2, r3
 8001940:	490c      	ldr	r1, [pc, #48]	; (8001974 <__NVIC_SetPriority+0x4c>)
 8001942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001946:	0112      	lsls	r2, r2, #4
 8001948:	b2d2      	uxtb	r2, r2
 800194a:	440b      	add	r3, r1
 800194c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001950:	e00a      	b.n	8001968 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	b2da      	uxtb	r2, r3
 8001956:	4908      	ldr	r1, [pc, #32]	; (8001978 <__NVIC_SetPriority+0x50>)
 8001958:	79fb      	ldrb	r3, [r7, #7]
 800195a:	f003 030f 	and.w	r3, r3, #15
 800195e:	3b04      	subs	r3, #4
 8001960:	0112      	lsls	r2, r2, #4
 8001962:	b2d2      	uxtb	r2, r2
 8001964:	440b      	add	r3, r1
 8001966:	761a      	strb	r2, [r3, #24]
}
 8001968:	bf00      	nop
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr
 8001974:	e000e100 	.word	0xe000e100
 8001978:	e000ed00 	.word	0xe000ed00

0800197c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800197c:	b480      	push	{r7}
 800197e:	b089      	sub	sp, #36	; 0x24
 8001980:	af00      	add	r7, sp, #0
 8001982:	60f8      	str	r0, [r7, #12]
 8001984:	60b9      	str	r1, [r7, #8]
 8001986:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	f003 0307 	and.w	r3, r3, #7
 800198e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	f1c3 0307 	rsb	r3, r3, #7
 8001996:	2b04      	cmp	r3, #4
 8001998:	bf28      	it	cs
 800199a:	2304      	movcs	r3, #4
 800199c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800199e:	69fb      	ldr	r3, [r7, #28]
 80019a0:	3304      	adds	r3, #4
 80019a2:	2b06      	cmp	r3, #6
 80019a4:	d902      	bls.n	80019ac <NVIC_EncodePriority+0x30>
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	3b03      	subs	r3, #3
 80019aa:	e000      	b.n	80019ae <NVIC_EncodePriority+0x32>
 80019ac:	2300      	movs	r3, #0
 80019ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b0:	f04f 32ff 	mov.w	r2, #4294967295
 80019b4:	69bb      	ldr	r3, [r7, #24]
 80019b6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ba:	43da      	mvns	r2, r3
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	401a      	ands	r2, r3
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019c4:	f04f 31ff 	mov.w	r1, #4294967295
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	fa01 f303 	lsl.w	r3, r1, r3
 80019ce:	43d9      	mvns	r1, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019d4:	4313      	orrs	r3, r2
         );
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3724      	adds	r7, #36	; 0x24
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
	...

080019e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	3b01      	subs	r3, #1
 80019f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019f4:	d301      	bcc.n	80019fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019f6:	2301      	movs	r3, #1
 80019f8:	e00f      	b.n	8001a1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019fa:	4a0a      	ldr	r2, [pc, #40]	; (8001a24 <SysTick_Config+0x40>)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	3b01      	subs	r3, #1
 8001a00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a02:	210f      	movs	r1, #15
 8001a04:	f04f 30ff 	mov.w	r0, #4294967295
 8001a08:	f7ff ff8e 	bl	8001928 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a0c:	4b05      	ldr	r3, [pc, #20]	; (8001a24 <SysTick_Config+0x40>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a12:	4b04      	ldr	r3, [pc, #16]	; (8001a24 <SysTick_Config+0x40>)
 8001a14:	2207      	movs	r2, #7
 8001a16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a18:	2300      	movs	r3, #0
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3708      	adds	r7, #8
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	e000e010 	.word	0xe000e010

08001a28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f7ff ff47 	bl	80018c4 <__NVIC_SetPriorityGrouping>
}
 8001a36:	bf00      	nop
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b086      	sub	sp, #24
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	4603      	mov	r3, r0
 8001a46:	60b9      	str	r1, [r7, #8]
 8001a48:	607a      	str	r2, [r7, #4]
 8001a4a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a4c:	f7ff ff5e 	bl	800190c <__NVIC_GetPriorityGrouping>
 8001a50:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	68b9      	ldr	r1, [r7, #8]
 8001a56:	6978      	ldr	r0, [r7, #20]
 8001a58:	f7ff ff90 	bl	800197c <NVIC_EncodePriority>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a62:	4611      	mov	r1, r2
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff ff5f 	bl	8001928 <__NVIC_SetPriority>
}
 8001a6a:	bf00      	nop
 8001a6c:	3718      	adds	r7, #24
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b082      	sub	sp, #8
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f7ff ffb2 	bl	80019e4 <SysTick_Config>
 8001a80:	4603      	mov	r3, r0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
	...

08001a8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b087      	sub	sp, #28
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001a96:	2300      	movs	r3, #0
 8001a98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001a9a:	e15a      	b.n	8001d52 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	2101      	movs	r1, #1
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	fa01 f303 	lsl.w	r3, r1, r3
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	f000 814c 	beq.w	8001d4c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f003 0303 	and.w	r3, r3, #3
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d005      	beq.n	8001acc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ac8:	2b02      	cmp	r3, #2
 8001aca:	d130      	bne.n	8001b2e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	2203      	movs	r2, #3
 8001ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8001adc:	43db      	mvns	r3, r3
 8001ade:	693a      	ldr	r2, [r7, #16]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	68da      	ldr	r2, [r3, #12]
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	005b      	lsls	r3, r3, #1
 8001aec:	fa02 f303 	lsl.w	r3, r2, r3
 8001af0:	693a      	ldr	r2, [r7, #16]
 8001af2:	4313      	orrs	r3, r2
 8001af4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	693a      	ldr	r2, [r7, #16]
 8001afa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b02:	2201      	movs	r2, #1
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0a:	43db      	mvns	r3, r3
 8001b0c:	693a      	ldr	r2, [r7, #16]
 8001b0e:	4013      	ands	r3, r2
 8001b10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	091b      	lsrs	r3, r3, #4
 8001b18:	f003 0201 	and.w	r2, r3, #1
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b22:	693a      	ldr	r2, [r7, #16]
 8001b24:	4313      	orrs	r3, r2
 8001b26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	f003 0303 	and.w	r3, r3, #3
 8001b36:	2b03      	cmp	r3, #3
 8001b38:	d017      	beq.n	8001b6a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	2203      	movs	r2, #3
 8001b46:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4a:	43db      	mvns	r3, r3
 8001b4c:	693a      	ldr	r2, [r7, #16]
 8001b4e:	4013      	ands	r3, r2
 8001b50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	689a      	ldr	r2, [r3, #8]
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	005b      	lsls	r3, r3, #1
 8001b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5e:	693a      	ldr	r2, [r7, #16]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f003 0303 	and.w	r3, r3, #3
 8001b72:	2b02      	cmp	r3, #2
 8001b74:	d123      	bne.n	8001bbe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	08da      	lsrs	r2, r3, #3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	3208      	adds	r2, #8
 8001b7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b82:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	f003 0307 	and.w	r3, r3, #7
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	220f      	movs	r2, #15
 8001b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b92:	43db      	mvns	r3, r3
 8001b94:	693a      	ldr	r2, [r7, #16]
 8001b96:	4013      	ands	r3, r2
 8001b98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	691a      	ldr	r2, [r3, #16]
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	f003 0307 	and.w	r3, r3, #7
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	08da      	lsrs	r2, r3, #3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	3208      	adds	r2, #8
 8001bb8:	6939      	ldr	r1, [r7, #16]
 8001bba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	005b      	lsls	r3, r3, #1
 8001bc8:	2203      	movs	r2, #3
 8001bca:	fa02 f303 	lsl.w	r3, r2, r3
 8001bce:	43db      	mvns	r3, r3
 8001bd0:	693a      	ldr	r2, [r7, #16]
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f003 0203 	and.w	r2, r3, #3
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	005b      	lsls	r3, r3, #1
 8001be2:	fa02 f303 	lsl.w	r3, r2, r3
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	693a      	ldr	r2, [r7, #16]
 8001bf0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	f000 80a6 	beq.w	8001d4c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c00:	4b5b      	ldr	r3, [pc, #364]	; (8001d70 <HAL_GPIO_Init+0x2e4>)
 8001c02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c04:	4a5a      	ldr	r2, [pc, #360]	; (8001d70 <HAL_GPIO_Init+0x2e4>)
 8001c06:	f043 0301 	orr.w	r3, r3, #1
 8001c0a:	6613      	str	r3, [r2, #96]	; 0x60
 8001c0c:	4b58      	ldr	r3, [pc, #352]	; (8001d70 <HAL_GPIO_Init+0x2e4>)
 8001c0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c10:	f003 0301 	and.w	r3, r3, #1
 8001c14:	60bb      	str	r3, [r7, #8]
 8001c16:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c18:	4a56      	ldr	r2, [pc, #344]	; (8001d74 <HAL_GPIO_Init+0x2e8>)
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	089b      	lsrs	r3, r3, #2
 8001c1e:	3302      	adds	r3, #2
 8001c20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c24:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	f003 0303 	and.w	r3, r3, #3
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	220f      	movs	r2, #15
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	43db      	mvns	r3, r3
 8001c36:	693a      	ldr	r2, [r7, #16]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001c42:	d01f      	beq.n	8001c84 <HAL_GPIO_Init+0x1f8>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	4a4c      	ldr	r2, [pc, #304]	; (8001d78 <HAL_GPIO_Init+0x2ec>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d019      	beq.n	8001c80 <HAL_GPIO_Init+0x1f4>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4a4b      	ldr	r2, [pc, #300]	; (8001d7c <HAL_GPIO_Init+0x2f0>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d013      	beq.n	8001c7c <HAL_GPIO_Init+0x1f0>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4a4a      	ldr	r2, [pc, #296]	; (8001d80 <HAL_GPIO_Init+0x2f4>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d00d      	beq.n	8001c78 <HAL_GPIO_Init+0x1ec>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4a49      	ldr	r2, [pc, #292]	; (8001d84 <HAL_GPIO_Init+0x2f8>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d007      	beq.n	8001c74 <HAL_GPIO_Init+0x1e8>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	4a48      	ldr	r2, [pc, #288]	; (8001d88 <HAL_GPIO_Init+0x2fc>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d101      	bne.n	8001c70 <HAL_GPIO_Init+0x1e4>
 8001c6c:	2305      	movs	r3, #5
 8001c6e:	e00a      	b.n	8001c86 <HAL_GPIO_Init+0x1fa>
 8001c70:	2306      	movs	r3, #6
 8001c72:	e008      	b.n	8001c86 <HAL_GPIO_Init+0x1fa>
 8001c74:	2304      	movs	r3, #4
 8001c76:	e006      	b.n	8001c86 <HAL_GPIO_Init+0x1fa>
 8001c78:	2303      	movs	r3, #3
 8001c7a:	e004      	b.n	8001c86 <HAL_GPIO_Init+0x1fa>
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	e002      	b.n	8001c86 <HAL_GPIO_Init+0x1fa>
 8001c80:	2301      	movs	r3, #1
 8001c82:	e000      	b.n	8001c86 <HAL_GPIO_Init+0x1fa>
 8001c84:	2300      	movs	r3, #0
 8001c86:	697a      	ldr	r2, [r7, #20]
 8001c88:	f002 0203 	and.w	r2, r2, #3
 8001c8c:	0092      	lsls	r2, r2, #2
 8001c8e:	4093      	lsls	r3, r2
 8001c90:	693a      	ldr	r2, [r7, #16]
 8001c92:	4313      	orrs	r3, r2
 8001c94:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c96:	4937      	ldr	r1, [pc, #220]	; (8001d74 <HAL_GPIO_Init+0x2e8>)
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	089b      	lsrs	r3, r3, #2
 8001c9c:	3302      	adds	r3, #2
 8001c9e:	693a      	ldr	r2, [r7, #16]
 8001ca0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ca4:	4b39      	ldr	r3, [pc, #228]	; (8001d8c <HAL_GPIO_Init+0x300>)
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	43db      	mvns	r3, r3
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d003      	beq.n	8001cc8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001cc0:	693a      	ldr	r2, [r7, #16]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001cc8:	4a30      	ldr	r2, [pc, #192]	; (8001d8c <HAL_GPIO_Init+0x300>)
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001cce:	4b2f      	ldr	r3, [pc, #188]	; (8001d8c <HAL_GPIO_Init+0x300>)
 8001cd0:	68db      	ldr	r3, [r3, #12]
 8001cd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	43db      	mvns	r3, r3
 8001cd8:	693a      	ldr	r2, [r7, #16]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d003      	beq.n	8001cf2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001cea:	693a      	ldr	r2, [r7, #16]
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001cf2:	4a26      	ldr	r2, [pc, #152]	; (8001d8c <HAL_GPIO_Init+0x300>)
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001cf8:	4b24      	ldr	r3, [pc, #144]	; (8001d8c <HAL_GPIO_Init+0x300>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	43db      	mvns	r3, r3
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	4013      	ands	r3, r2
 8001d06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d003      	beq.n	8001d1c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d1c:	4a1b      	ldr	r2, [pc, #108]	; (8001d8c <HAL_GPIO_Init+0x300>)
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001d22:	4b1a      	ldr	r3, [pc, #104]	; (8001d8c <HAL_GPIO_Init+0x300>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	693a      	ldr	r2, [r7, #16]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d003      	beq.n	8001d46 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d46:	4a11      	ldr	r2, [pc, #68]	; (8001d8c <HAL_GPIO_Init+0x300>)
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	fa22 f303 	lsr.w	r3, r2, r3
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	f47f ae9d 	bne.w	8001a9c <HAL_GPIO_Init+0x10>
  }
}
 8001d62:	bf00      	nop
 8001d64:	bf00      	nop
 8001d66:	371c      	adds	r7, #28
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr
 8001d70:	40021000 	.word	0x40021000
 8001d74:	40010000 	.word	0x40010000
 8001d78:	48000400 	.word	0x48000400
 8001d7c:	48000800 	.word	0x48000800
 8001d80:	48000c00 	.word	0x48000c00
 8001d84:	48001000 	.word	0x48001000
 8001d88:	48001400 	.word	0x48001400
 8001d8c:	40010400 	.word	0x40010400

08001d90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	460b      	mov	r3, r1
 8001d9a:	807b      	strh	r3, [r7, #2]
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001da0:	787b      	ldrb	r3, [r7, #1]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d003      	beq.n	8001dae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001da6:	887a      	ldrh	r2, [r7, #2]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001dac:	e002      	b.n	8001db4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001dae:	887a      	ldrh	r2, [r7, #2]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001db4:	bf00      	nop
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d141      	bne.n	8001e52 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001dce:	4b4b      	ldr	r3, [pc, #300]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001dd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001dda:	d131      	bne.n	8001e40 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001ddc:	4b47      	ldr	r3, [pc, #284]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dde:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001de2:	4a46      	ldr	r2, [pc, #280]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001de4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001de8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001dec:	4b43      	ldr	r3, [pc, #268]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001df4:	4a41      	ldr	r2, [pc, #260]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001df6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001dfa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001dfc:	4b40      	ldr	r3, [pc, #256]	; (8001f00 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2232      	movs	r2, #50	; 0x32
 8001e02:	fb02 f303 	mul.w	r3, r2, r3
 8001e06:	4a3f      	ldr	r2, [pc, #252]	; (8001f04 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001e08:	fba2 2303 	umull	r2, r3, r2, r3
 8001e0c:	0c9b      	lsrs	r3, r3, #18
 8001e0e:	3301      	adds	r3, #1
 8001e10:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e12:	e002      	b.n	8001e1a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	3b01      	subs	r3, #1
 8001e18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e1a:	4b38      	ldr	r3, [pc, #224]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e1c:	695b      	ldr	r3, [r3, #20]
 8001e1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e26:	d102      	bne.n	8001e2e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d1f2      	bne.n	8001e14 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e2e:	4b33      	ldr	r3, [pc, #204]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e30:	695b      	ldr	r3, [r3, #20]
 8001e32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e3a:	d158      	bne.n	8001eee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001e3c:	2303      	movs	r3, #3
 8001e3e:	e057      	b.n	8001ef0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001e40:	4b2e      	ldr	r3, [pc, #184]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001e46:	4a2d      	ldr	r2, [pc, #180]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e4c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001e50:	e04d      	b.n	8001eee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e58:	d141      	bne.n	8001ede <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001e5a:	4b28      	ldr	r3, [pc, #160]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001e62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e66:	d131      	bne.n	8001ecc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001e68:	4b24      	ldr	r3, [pc, #144]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001e6e:	4a23      	ldr	r2, [pc, #140]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e74:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e78:	4b20      	ldr	r3, [pc, #128]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001e80:	4a1e      	ldr	r2, [pc, #120]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e86:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001e88:	4b1d      	ldr	r3, [pc, #116]	; (8001f00 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2232      	movs	r2, #50	; 0x32
 8001e8e:	fb02 f303 	mul.w	r3, r2, r3
 8001e92:	4a1c      	ldr	r2, [pc, #112]	; (8001f04 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001e94:	fba2 2303 	umull	r2, r3, r2, r3
 8001e98:	0c9b      	lsrs	r3, r3, #18
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e9e:	e002      	b.n	8001ea6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	3b01      	subs	r3, #1
 8001ea4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ea6:	4b15      	ldr	r3, [pc, #84]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ea8:	695b      	ldr	r3, [r3, #20]
 8001eaa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001eae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001eb2:	d102      	bne.n	8001eba <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d1f2      	bne.n	8001ea0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001eba:	4b10      	ldr	r3, [pc, #64]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ebc:	695b      	ldr	r3, [r3, #20]
 8001ebe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ec2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ec6:	d112      	bne.n	8001eee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e011      	b.n	8001ef0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001ecc:	4b0b      	ldr	r3, [pc, #44]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ece:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001ed2:	4a0a      	ldr	r2, [pc, #40]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ed4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ed8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001edc:	e007      	b.n	8001eee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001ede:	4b07      	ldr	r3, [pc, #28]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001ee6:	4a05      	ldr	r2, [pc, #20]	; (8001efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ee8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001eec:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001eee:	2300      	movs	r3, #0
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3714      	adds	r7, #20
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr
 8001efc:	40007000 	.word	0x40007000
 8001f00:	20000000 	.word	0x20000000
 8001f04:	431bde83 	.word	0x431bde83

08001f08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b088      	sub	sp, #32
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d101      	bne.n	8001f1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e306      	b.n	8002528 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 0301 	and.w	r3, r3, #1
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d075      	beq.n	8002012 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f26:	4b97      	ldr	r3, [pc, #604]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	f003 030c 	and.w	r3, r3, #12
 8001f2e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f30:	4b94      	ldr	r3, [pc, #592]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	f003 0303 	and.w	r3, r3, #3
 8001f38:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001f3a:	69bb      	ldr	r3, [r7, #24]
 8001f3c:	2b0c      	cmp	r3, #12
 8001f3e:	d102      	bne.n	8001f46 <HAL_RCC_OscConfig+0x3e>
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	2b03      	cmp	r3, #3
 8001f44:	d002      	beq.n	8001f4c <HAL_RCC_OscConfig+0x44>
 8001f46:	69bb      	ldr	r3, [r7, #24]
 8001f48:	2b08      	cmp	r3, #8
 8001f4a:	d10b      	bne.n	8001f64 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f4c:	4b8d      	ldr	r3, [pc, #564]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d05b      	beq.n	8002010 <HAL_RCC_OscConfig+0x108>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d157      	bne.n	8002010 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	e2e1      	b.n	8002528 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f6c:	d106      	bne.n	8001f7c <HAL_RCC_OscConfig+0x74>
 8001f6e:	4b85      	ldr	r3, [pc, #532]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a84      	ldr	r2, [pc, #528]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8001f74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f78:	6013      	str	r3, [r2, #0]
 8001f7a:	e01d      	b.n	8001fb8 <HAL_RCC_OscConfig+0xb0>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f84:	d10c      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x98>
 8001f86:	4b7f      	ldr	r3, [pc, #508]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a7e      	ldr	r2, [pc, #504]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8001f8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f90:	6013      	str	r3, [r2, #0]
 8001f92:	4b7c      	ldr	r3, [pc, #496]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a7b      	ldr	r2, [pc, #492]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8001f98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f9c:	6013      	str	r3, [r2, #0]
 8001f9e:	e00b      	b.n	8001fb8 <HAL_RCC_OscConfig+0xb0>
 8001fa0:	4b78      	ldr	r3, [pc, #480]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a77      	ldr	r2, [pc, #476]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8001fa6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001faa:	6013      	str	r3, [r2, #0]
 8001fac:	4b75      	ldr	r3, [pc, #468]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a74      	ldr	r2, [pc, #464]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8001fb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d013      	beq.n	8001fe8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fc0:	f7ff fc52 	bl	8001868 <HAL_GetTick>
 8001fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fc6:	e008      	b.n	8001fda <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fc8:	f7ff fc4e 	bl	8001868 <HAL_GetTick>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	2b64      	cmp	r3, #100	; 0x64
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e2a6      	b.n	8002528 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fda:	4b6a      	ldr	r3, [pc, #424]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d0f0      	beq.n	8001fc8 <HAL_RCC_OscConfig+0xc0>
 8001fe6:	e014      	b.n	8002012 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fe8:	f7ff fc3e 	bl	8001868 <HAL_GetTick>
 8001fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fee:	e008      	b.n	8002002 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ff0:	f7ff fc3a 	bl	8001868 <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	2b64      	cmp	r3, #100	; 0x64
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e292      	b.n	8002528 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002002:	4b60      	ldr	r3, [pc, #384]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800200a:	2b00      	cmp	r3, #0
 800200c:	d1f0      	bne.n	8001ff0 <HAL_RCC_OscConfig+0xe8>
 800200e:	e000      	b.n	8002012 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002010:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0302 	and.w	r3, r3, #2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d075      	beq.n	800210a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800201e:	4b59      	ldr	r3, [pc, #356]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	f003 030c 	and.w	r3, r3, #12
 8002026:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002028:	4b56      	ldr	r3, [pc, #344]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	f003 0303 	and.w	r3, r3, #3
 8002030:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	2b0c      	cmp	r3, #12
 8002036:	d102      	bne.n	800203e <HAL_RCC_OscConfig+0x136>
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	2b02      	cmp	r3, #2
 800203c:	d002      	beq.n	8002044 <HAL_RCC_OscConfig+0x13c>
 800203e:	69bb      	ldr	r3, [r7, #24]
 8002040:	2b04      	cmp	r3, #4
 8002042:	d11f      	bne.n	8002084 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002044:	4b4f      	ldr	r3, [pc, #316]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800204c:	2b00      	cmp	r3, #0
 800204e:	d005      	beq.n	800205c <HAL_RCC_OscConfig+0x154>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d101      	bne.n	800205c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002058:	2301      	movs	r3, #1
 800205a:	e265      	b.n	8002528 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800205c:	4b49      	ldr	r3, [pc, #292]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	691b      	ldr	r3, [r3, #16]
 8002068:	061b      	lsls	r3, r3, #24
 800206a:	4946      	ldr	r1, [pc, #280]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 800206c:	4313      	orrs	r3, r2
 800206e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002070:	4b45      	ldr	r3, [pc, #276]	; (8002188 <HAL_RCC_OscConfig+0x280>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4618      	mov	r0, r3
 8002076:	f7ff fbab 	bl	80017d0 <HAL_InitTick>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d043      	beq.n	8002108 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	e251      	b.n	8002528 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d023      	beq.n	80020d4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800208c:	4b3d      	ldr	r3, [pc, #244]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a3c      	ldr	r2, [pc, #240]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8002092:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002096:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002098:	f7ff fbe6 	bl	8001868 <HAL_GetTick>
 800209c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800209e:	e008      	b.n	80020b2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020a0:	f7ff fbe2 	bl	8001868 <HAL_GetTick>
 80020a4:	4602      	mov	r2, r0
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d901      	bls.n	80020b2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e23a      	b.n	8002528 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020b2:	4b34      	ldr	r3, [pc, #208]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d0f0      	beq.n	80020a0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020be:	4b31      	ldr	r3, [pc, #196]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	061b      	lsls	r3, r3, #24
 80020cc:	492d      	ldr	r1, [pc, #180]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 80020ce:	4313      	orrs	r3, r2
 80020d0:	604b      	str	r3, [r1, #4]
 80020d2:	e01a      	b.n	800210a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020d4:	4b2b      	ldr	r3, [pc, #172]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a2a      	ldr	r2, [pc, #168]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 80020da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80020de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020e0:	f7ff fbc2 	bl	8001868 <HAL_GetTick>
 80020e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020e6:	e008      	b.n	80020fa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020e8:	f7ff fbbe 	bl	8001868 <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	2b02      	cmp	r3, #2
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e216      	b.n	8002528 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020fa:	4b22      	ldr	r3, [pc, #136]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002102:	2b00      	cmp	r3, #0
 8002104:	d1f0      	bne.n	80020e8 <HAL_RCC_OscConfig+0x1e0>
 8002106:	e000      	b.n	800210a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002108:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0308 	and.w	r3, r3, #8
 8002112:	2b00      	cmp	r3, #0
 8002114:	d041      	beq.n	800219a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	695b      	ldr	r3, [r3, #20]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d01c      	beq.n	8002158 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800211e:	4b19      	ldr	r3, [pc, #100]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8002120:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002124:	4a17      	ldr	r2, [pc, #92]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8002126:	f043 0301 	orr.w	r3, r3, #1
 800212a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800212e:	f7ff fb9b 	bl	8001868 <HAL_GetTick>
 8002132:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002134:	e008      	b.n	8002148 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002136:	f7ff fb97 	bl	8001868 <HAL_GetTick>
 800213a:	4602      	mov	r2, r0
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	2b02      	cmp	r3, #2
 8002142:	d901      	bls.n	8002148 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002144:	2303      	movs	r3, #3
 8002146:	e1ef      	b.n	8002528 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002148:	4b0e      	ldr	r3, [pc, #56]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 800214a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	2b00      	cmp	r3, #0
 8002154:	d0ef      	beq.n	8002136 <HAL_RCC_OscConfig+0x22e>
 8002156:	e020      	b.n	800219a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002158:	4b0a      	ldr	r3, [pc, #40]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 800215a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800215e:	4a09      	ldr	r2, [pc, #36]	; (8002184 <HAL_RCC_OscConfig+0x27c>)
 8002160:	f023 0301 	bic.w	r3, r3, #1
 8002164:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002168:	f7ff fb7e 	bl	8001868 <HAL_GetTick>
 800216c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800216e:	e00d      	b.n	800218c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002170:	f7ff fb7a 	bl	8001868 <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	2b02      	cmp	r3, #2
 800217c:	d906      	bls.n	800218c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e1d2      	b.n	8002528 <HAL_RCC_OscConfig+0x620>
 8002182:	bf00      	nop
 8002184:	40021000 	.word	0x40021000
 8002188:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800218c:	4b8c      	ldr	r3, [pc, #560]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 800218e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002192:	f003 0302 	and.w	r3, r3, #2
 8002196:	2b00      	cmp	r3, #0
 8002198:	d1ea      	bne.n	8002170 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0304 	and.w	r3, r3, #4
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	f000 80a6 	beq.w	80022f4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021a8:	2300      	movs	r3, #0
 80021aa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80021ac:	4b84      	ldr	r3, [pc, #528]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 80021ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d101      	bne.n	80021bc <HAL_RCC_OscConfig+0x2b4>
 80021b8:	2301      	movs	r3, #1
 80021ba:	e000      	b.n	80021be <HAL_RCC_OscConfig+0x2b6>
 80021bc:	2300      	movs	r3, #0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d00d      	beq.n	80021de <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021c2:	4b7f      	ldr	r3, [pc, #508]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 80021c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021c6:	4a7e      	ldr	r2, [pc, #504]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 80021c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021cc:	6593      	str	r3, [r2, #88]	; 0x58
 80021ce:	4b7c      	ldr	r3, [pc, #496]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 80021d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021d6:	60fb      	str	r3, [r7, #12]
 80021d8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80021da:	2301      	movs	r3, #1
 80021dc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021de:	4b79      	ldr	r3, [pc, #484]	; (80023c4 <HAL_RCC_OscConfig+0x4bc>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d118      	bne.n	800221c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021ea:	4b76      	ldr	r3, [pc, #472]	; (80023c4 <HAL_RCC_OscConfig+0x4bc>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a75      	ldr	r2, [pc, #468]	; (80023c4 <HAL_RCC_OscConfig+0x4bc>)
 80021f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021f6:	f7ff fb37 	bl	8001868 <HAL_GetTick>
 80021fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021fc:	e008      	b.n	8002210 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021fe:	f7ff fb33 	bl	8001868 <HAL_GetTick>
 8002202:	4602      	mov	r2, r0
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	1ad3      	subs	r3, r2, r3
 8002208:	2b02      	cmp	r3, #2
 800220a:	d901      	bls.n	8002210 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800220c:	2303      	movs	r3, #3
 800220e:	e18b      	b.n	8002528 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002210:	4b6c      	ldr	r3, [pc, #432]	; (80023c4 <HAL_RCC_OscConfig+0x4bc>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002218:	2b00      	cmp	r3, #0
 800221a:	d0f0      	beq.n	80021fe <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	2b01      	cmp	r3, #1
 8002222:	d108      	bne.n	8002236 <HAL_RCC_OscConfig+0x32e>
 8002224:	4b66      	ldr	r3, [pc, #408]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 8002226:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800222a:	4a65      	ldr	r2, [pc, #404]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 800222c:	f043 0301 	orr.w	r3, r3, #1
 8002230:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002234:	e024      	b.n	8002280 <HAL_RCC_OscConfig+0x378>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	2b05      	cmp	r3, #5
 800223c:	d110      	bne.n	8002260 <HAL_RCC_OscConfig+0x358>
 800223e:	4b60      	ldr	r3, [pc, #384]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 8002240:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002244:	4a5e      	ldr	r2, [pc, #376]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 8002246:	f043 0304 	orr.w	r3, r3, #4
 800224a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800224e:	4b5c      	ldr	r3, [pc, #368]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 8002250:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002254:	4a5a      	ldr	r2, [pc, #360]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 8002256:	f043 0301 	orr.w	r3, r3, #1
 800225a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800225e:	e00f      	b.n	8002280 <HAL_RCC_OscConfig+0x378>
 8002260:	4b57      	ldr	r3, [pc, #348]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 8002262:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002266:	4a56      	ldr	r2, [pc, #344]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 8002268:	f023 0301 	bic.w	r3, r3, #1
 800226c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002270:	4b53      	ldr	r3, [pc, #332]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 8002272:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002276:	4a52      	ldr	r2, [pc, #328]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 8002278:	f023 0304 	bic.w	r3, r3, #4
 800227c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d016      	beq.n	80022b6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002288:	f7ff faee 	bl	8001868 <HAL_GetTick>
 800228c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800228e:	e00a      	b.n	80022a6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002290:	f7ff faea 	bl	8001868 <HAL_GetTick>
 8002294:	4602      	mov	r2, r0
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	f241 3288 	movw	r2, #5000	; 0x1388
 800229e:	4293      	cmp	r3, r2
 80022a0:	d901      	bls.n	80022a6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80022a2:	2303      	movs	r3, #3
 80022a4:	e140      	b.n	8002528 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022a6:	4b46      	ldr	r3, [pc, #280]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 80022a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022ac:	f003 0302 	and.w	r3, r3, #2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d0ed      	beq.n	8002290 <HAL_RCC_OscConfig+0x388>
 80022b4:	e015      	b.n	80022e2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022b6:	f7ff fad7 	bl	8001868 <HAL_GetTick>
 80022ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80022bc:	e00a      	b.n	80022d4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022be:	f7ff fad3 	bl	8001868 <HAL_GetTick>
 80022c2:	4602      	mov	r2, r0
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d901      	bls.n	80022d4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e129      	b.n	8002528 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80022d4:	4b3a      	ldr	r3, [pc, #232]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 80022d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022da:	f003 0302 	and.w	r3, r3, #2
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d1ed      	bne.n	80022be <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80022e2:	7ffb      	ldrb	r3, [r7, #31]
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d105      	bne.n	80022f4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022e8:	4b35      	ldr	r3, [pc, #212]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 80022ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ec:	4a34      	ldr	r2, [pc, #208]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 80022ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022f2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 0320 	and.w	r3, r3, #32
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d03c      	beq.n	800237a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	699b      	ldr	r3, [r3, #24]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d01c      	beq.n	8002342 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002308:	4b2d      	ldr	r3, [pc, #180]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 800230a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800230e:	4a2c      	ldr	r2, [pc, #176]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 8002310:	f043 0301 	orr.w	r3, r3, #1
 8002314:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002318:	f7ff faa6 	bl	8001868 <HAL_GetTick>
 800231c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800231e:	e008      	b.n	8002332 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002320:	f7ff faa2 	bl	8001868 <HAL_GetTick>
 8002324:	4602      	mov	r2, r0
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	2b02      	cmp	r3, #2
 800232c:	d901      	bls.n	8002332 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e0fa      	b.n	8002528 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002332:	4b23      	ldr	r3, [pc, #140]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 8002334:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002338:	f003 0302 	and.w	r3, r3, #2
 800233c:	2b00      	cmp	r3, #0
 800233e:	d0ef      	beq.n	8002320 <HAL_RCC_OscConfig+0x418>
 8002340:	e01b      	b.n	800237a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002342:	4b1f      	ldr	r3, [pc, #124]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 8002344:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002348:	4a1d      	ldr	r2, [pc, #116]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 800234a:	f023 0301 	bic.w	r3, r3, #1
 800234e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002352:	f7ff fa89 	bl	8001868 <HAL_GetTick>
 8002356:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002358:	e008      	b.n	800236c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800235a:	f7ff fa85 	bl	8001868 <HAL_GetTick>
 800235e:	4602      	mov	r2, r0
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	2b02      	cmp	r3, #2
 8002366:	d901      	bls.n	800236c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002368:	2303      	movs	r3, #3
 800236a:	e0dd      	b.n	8002528 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800236c:	4b14      	ldr	r3, [pc, #80]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 800236e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	2b00      	cmp	r3, #0
 8002378:	d1ef      	bne.n	800235a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	69db      	ldr	r3, [r3, #28]
 800237e:	2b00      	cmp	r3, #0
 8002380:	f000 80d1 	beq.w	8002526 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002384:	4b0e      	ldr	r3, [pc, #56]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	f003 030c 	and.w	r3, r3, #12
 800238c:	2b0c      	cmp	r3, #12
 800238e:	f000 808b 	beq.w	80024a8 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	69db      	ldr	r3, [r3, #28]
 8002396:	2b02      	cmp	r3, #2
 8002398:	d15e      	bne.n	8002458 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800239a:	4b09      	ldr	r3, [pc, #36]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a08      	ldr	r2, [pc, #32]	; (80023c0 <HAL_RCC_OscConfig+0x4b8>)
 80023a0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80023a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023a6:	f7ff fa5f 	bl	8001868 <HAL_GetTick>
 80023aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023ac:	e00c      	b.n	80023c8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ae:	f7ff fa5b 	bl	8001868 <HAL_GetTick>
 80023b2:	4602      	mov	r2, r0
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	2b02      	cmp	r3, #2
 80023ba:	d905      	bls.n	80023c8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80023bc:	2303      	movs	r3, #3
 80023be:	e0b3      	b.n	8002528 <HAL_RCC_OscConfig+0x620>
 80023c0:	40021000 	.word	0x40021000
 80023c4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023c8:	4b59      	ldr	r3, [pc, #356]	; (8002530 <HAL_RCC_OscConfig+0x628>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d1ec      	bne.n	80023ae <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023d4:	4b56      	ldr	r3, [pc, #344]	; (8002530 <HAL_RCC_OscConfig+0x628>)
 80023d6:	68da      	ldr	r2, [r3, #12]
 80023d8:	4b56      	ldr	r3, [pc, #344]	; (8002534 <HAL_RCC_OscConfig+0x62c>)
 80023da:	4013      	ands	r3, r2
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	6a11      	ldr	r1, [r2, #32]
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80023e4:	3a01      	subs	r2, #1
 80023e6:	0112      	lsls	r2, r2, #4
 80023e8:	4311      	orrs	r1, r2
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80023ee:	0212      	lsls	r2, r2, #8
 80023f0:	4311      	orrs	r1, r2
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80023f6:	0852      	lsrs	r2, r2, #1
 80023f8:	3a01      	subs	r2, #1
 80023fa:	0552      	lsls	r2, r2, #21
 80023fc:	4311      	orrs	r1, r2
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002402:	0852      	lsrs	r2, r2, #1
 8002404:	3a01      	subs	r2, #1
 8002406:	0652      	lsls	r2, r2, #25
 8002408:	4311      	orrs	r1, r2
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800240e:	06d2      	lsls	r2, r2, #27
 8002410:	430a      	orrs	r2, r1
 8002412:	4947      	ldr	r1, [pc, #284]	; (8002530 <HAL_RCC_OscConfig+0x628>)
 8002414:	4313      	orrs	r3, r2
 8002416:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002418:	4b45      	ldr	r3, [pc, #276]	; (8002530 <HAL_RCC_OscConfig+0x628>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a44      	ldr	r2, [pc, #272]	; (8002530 <HAL_RCC_OscConfig+0x628>)
 800241e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002422:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002424:	4b42      	ldr	r3, [pc, #264]	; (8002530 <HAL_RCC_OscConfig+0x628>)
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	4a41      	ldr	r2, [pc, #260]	; (8002530 <HAL_RCC_OscConfig+0x628>)
 800242a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800242e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002430:	f7ff fa1a 	bl	8001868 <HAL_GetTick>
 8002434:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002436:	e008      	b.n	800244a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002438:	f7ff fa16 	bl	8001868 <HAL_GetTick>
 800243c:	4602      	mov	r2, r0
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	2b02      	cmp	r3, #2
 8002444:	d901      	bls.n	800244a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e06e      	b.n	8002528 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800244a:	4b39      	ldr	r3, [pc, #228]	; (8002530 <HAL_RCC_OscConfig+0x628>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d0f0      	beq.n	8002438 <HAL_RCC_OscConfig+0x530>
 8002456:	e066      	b.n	8002526 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002458:	4b35      	ldr	r3, [pc, #212]	; (8002530 <HAL_RCC_OscConfig+0x628>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a34      	ldr	r2, [pc, #208]	; (8002530 <HAL_RCC_OscConfig+0x628>)
 800245e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002462:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002464:	4b32      	ldr	r3, [pc, #200]	; (8002530 <HAL_RCC_OscConfig+0x628>)
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	4a31      	ldr	r2, [pc, #196]	; (8002530 <HAL_RCC_OscConfig+0x628>)
 800246a:	f023 0303 	bic.w	r3, r3, #3
 800246e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002470:	4b2f      	ldr	r3, [pc, #188]	; (8002530 <HAL_RCC_OscConfig+0x628>)
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	4a2e      	ldr	r2, [pc, #184]	; (8002530 <HAL_RCC_OscConfig+0x628>)
 8002476:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800247a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800247e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002480:	f7ff f9f2 	bl	8001868 <HAL_GetTick>
 8002484:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002486:	e008      	b.n	800249a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002488:	f7ff f9ee 	bl	8001868 <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	2b02      	cmp	r3, #2
 8002494:	d901      	bls.n	800249a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e046      	b.n	8002528 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800249a:	4b25      	ldr	r3, [pc, #148]	; (8002530 <HAL_RCC_OscConfig+0x628>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d1f0      	bne.n	8002488 <HAL_RCC_OscConfig+0x580>
 80024a6:	e03e      	b.n	8002526 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	69db      	ldr	r3, [r3, #28]
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d101      	bne.n	80024b4 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e039      	b.n	8002528 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80024b4:	4b1e      	ldr	r3, [pc, #120]	; (8002530 <HAL_RCC_OscConfig+0x628>)
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	f003 0203 	and.w	r2, r3, #3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6a1b      	ldr	r3, [r3, #32]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d12c      	bne.n	8002522 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d2:	3b01      	subs	r3, #1
 80024d4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d123      	bne.n	8002522 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024e4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d11b      	bne.n	8002522 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d113      	bne.n	8002522 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002504:	085b      	lsrs	r3, r3, #1
 8002506:	3b01      	subs	r3, #1
 8002508:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800250a:	429a      	cmp	r2, r3
 800250c:	d109      	bne.n	8002522 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002518:	085b      	lsrs	r3, r3, #1
 800251a:	3b01      	subs	r3, #1
 800251c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800251e:	429a      	cmp	r2, r3
 8002520:	d001      	beq.n	8002526 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e000      	b.n	8002528 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8002526:	2300      	movs	r3, #0
}
 8002528:	4618      	mov	r0, r3
 800252a:	3720      	adds	r7, #32
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	40021000 	.word	0x40021000
 8002534:	019f800c 	.word	0x019f800c

08002538 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b086      	sub	sp, #24
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002542:	2300      	movs	r3, #0
 8002544:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d101      	bne.n	8002550 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e11e      	b.n	800278e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002550:	4b91      	ldr	r3, [pc, #580]	; (8002798 <HAL_RCC_ClockConfig+0x260>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 030f 	and.w	r3, r3, #15
 8002558:	683a      	ldr	r2, [r7, #0]
 800255a:	429a      	cmp	r2, r3
 800255c:	d910      	bls.n	8002580 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800255e:	4b8e      	ldr	r3, [pc, #568]	; (8002798 <HAL_RCC_ClockConfig+0x260>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f023 020f 	bic.w	r2, r3, #15
 8002566:	498c      	ldr	r1, [pc, #560]	; (8002798 <HAL_RCC_ClockConfig+0x260>)
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	4313      	orrs	r3, r2
 800256c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800256e:	4b8a      	ldr	r3, [pc, #552]	; (8002798 <HAL_RCC_ClockConfig+0x260>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 030f 	and.w	r3, r3, #15
 8002576:	683a      	ldr	r2, [r7, #0]
 8002578:	429a      	cmp	r2, r3
 800257a:	d001      	beq.n	8002580 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e106      	b.n	800278e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0301 	and.w	r3, r3, #1
 8002588:	2b00      	cmp	r3, #0
 800258a:	d073      	beq.n	8002674 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	2b03      	cmp	r3, #3
 8002592:	d129      	bne.n	80025e8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002594:	4b81      	ldr	r3, [pc, #516]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800259c:	2b00      	cmp	r3, #0
 800259e:	d101      	bne.n	80025a4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e0f4      	b.n	800278e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80025a4:	f000 f99e 	bl	80028e4 <RCC_GetSysClockFreqFromPLLSource>
 80025a8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	4a7c      	ldr	r2, [pc, #496]	; (80027a0 <HAL_RCC_ClockConfig+0x268>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d93f      	bls.n	8002632 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80025b2:	4b7a      	ldr	r3, [pc, #488]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d009      	beq.n	80025d2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d033      	beq.n	8002632 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d12f      	bne.n	8002632 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80025d2:	4b72      	ldr	r3, [pc, #456]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80025da:	4a70      	ldr	r2, [pc, #448]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 80025dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025e0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80025e2:	2380      	movs	r3, #128	; 0x80
 80025e4:	617b      	str	r3, [r7, #20]
 80025e6:	e024      	b.n	8002632 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d107      	bne.n	8002600 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025f0:	4b6a      	ldr	r3, [pc, #424]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d109      	bne.n	8002610 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	e0c6      	b.n	800278e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002600:	4b66      	ldr	r3, [pc, #408]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002608:	2b00      	cmp	r3, #0
 800260a:	d101      	bne.n	8002610 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e0be      	b.n	800278e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002610:	f000 f8ce 	bl	80027b0 <HAL_RCC_GetSysClockFreq>
 8002614:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	4a61      	ldr	r2, [pc, #388]	; (80027a0 <HAL_RCC_ClockConfig+0x268>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d909      	bls.n	8002632 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800261e:	4b5f      	ldr	r3, [pc, #380]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002626:	4a5d      	ldr	r2, [pc, #372]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 8002628:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800262c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800262e:	2380      	movs	r3, #128	; 0x80
 8002630:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002632:	4b5a      	ldr	r3, [pc, #360]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	f023 0203 	bic.w	r2, r3, #3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	4957      	ldr	r1, [pc, #348]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 8002640:	4313      	orrs	r3, r2
 8002642:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002644:	f7ff f910 	bl	8001868 <HAL_GetTick>
 8002648:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800264a:	e00a      	b.n	8002662 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800264c:	f7ff f90c 	bl	8001868 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	f241 3288 	movw	r2, #5000	; 0x1388
 800265a:	4293      	cmp	r3, r2
 800265c:	d901      	bls.n	8002662 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e095      	b.n	800278e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002662:	4b4e      	ldr	r3, [pc, #312]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f003 020c 	and.w	r2, r3, #12
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	429a      	cmp	r2, r3
 8002672:	d1eb      	bne.n	800264c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0302 	and.w	r3, r3, #2
 800267c:	2b00      	cmp	r3, #0
 800267e:	d023      	beq.n	80026c8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 0304 	and.w	r3, r3, #4
 8002688:	2b00      	cmp	r3, #0
 800268a:	d005      	beq.n	8002698 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800268c:	4b43      	ldr	r3, [pc, #268]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	4a42      	ldr	r2, [pc, #264]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 8002692:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002696:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0308 	and.w	r3, r3, #8
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d007      	beq.n	80026b4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80026a4:	4b3d      	ldr	r3, [pc, #244]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80026ac:	4a3b      	ldr	r2, [pc, #236]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 80026ae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80026b2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026b4:	4b39      	ldr	r3, [pc, #228]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	4936      	ldr	r1, [pc, #216]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 80026c2:	4313      	orrs	r3, r2
 80026c4:	608b      	str	r3, [r1, #8]
 80026c6:	e008      	b.n	80026da <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	2b80      	cmp	r3, #128	; 0x80
 80026cc:	d105      	bne.n	80026da <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80026ce:	4b33      	ldr	r3, [pc, #204]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	4a32      	ldr	r2, [pc, #200]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 80026d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80026d8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026da:	4b2f      	ldr	r3, [pc, #188]	; (8002798 <HAL_RCC_ClockConfig+0x260>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f003 030f 	and.w	r3, r3, #15
 80026e2:	683a      	ldr	r2, [r7, #0]
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d21d      	bcs.n	8002724 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026e8:	4b2b      	ldr	r3, [pc, #172]	; (8002798 <HAL_RCC_ClockConfig+0x260>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f023 020f 	bic.w	r2, r3, #15
 80026f0:	4929      	ldr	r1, [pc, #164]	; (8002798 <HAL_RCC_ClockConfig+0x260>)
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80026f8:	f7ff f8b6 	bl	8001868 <HAL_GetTick>
 80026fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026fe:	e00a      	b.n	8002716 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002700:	f7ff f8b2 	bl	8001868 <HAL_GetTick>
 8002704:	4602      	mov	r2, r0
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	f241 3288 	movw	r2, #5000	; 0x1388
 800270e:	4293      	cmp	r3, r2
 8002710:	d901      	bls.n	8002716 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e03b      	b.n	800278e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002716:	4b20      	ldr	r3, [pc, #128]	; (8002798 <HAL_RCC_ClockConfig+0x260>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 030f 	and.w	r3, r3, #15
 800271e:	683a      	ldr	r2, [r7, #0]
 8002720:	429a      	cmp	r2, r3
 8002722:	d1ed      	bne.n	8002700 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 0304 	and.w	r3, r3, #4
 800272c:	2b00      	cmp	r3, #0
 800272e:	d008      	beq.n	8002742 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002730:	4b1a      	ldr	r3, [pc, #104]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	4917      	ldr	r1, [pc, #92]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 800273e:	4313      	orrs	r3, r2
 8002740:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0308 	and.w	r3, r3, #8
 800274a:	2b00      	cmp	r3, #0
 800274c:	d009      	beq.n	8002762 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800274e:	4b13      	ldr	r3, [pc, #76]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	691b      	ldr	r3, [r3, #16]
 800275a:	00db      	lsls	r3, r3, #3
 800275c:	490f      	ldr	r1, [pc, #60]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 800275e:	4313      	orrs	r3, r2
 8002760:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002762:	f000 f825 	bl	80027b0 <HAL_RCC_GetSysClockFreq>
 8002766:	4602      	mov	r2, r0
 8002768:	4b0c      	ldr	r3, [pc, #48]	; (800279c <HAL_RCC_ClockConfig+0x264>)
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	091b      	lsrs	r3, r3, #4
 800276e:	f003 030f 	and.w	r3, r3, #15
 8002772:	490c      	ldr	r1, [pc, #48]	; (80027a4 <HAL_RCC_ClockConfig+0x26c>)
 8002774:	5ccb      	ldrb	r3, [r1, r3]
 8002776:	f003 031f 	and.w	r3, r3, #31
 800277a:	fa22 f303 	lsr.w	r3, r2, r3
 800277e:	4a0a      	ldr	r2, [pc, #40]	; (80027a8 <HAL_RCC_ClockConfig+0x270>)
 8002780:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002782:	4b0a      	ldr	r3, [pc, #40]	; (80027ac <HAL_RCC_ClockConfig+0x274>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4618      	mov	r0, r3
 8002788:	f7ff f822 	bl	80017d0 <HAL_InitTick>
 800278c:	4603      	mov	r3, r0
}
 800278e:	4618      	mov	r0, r3
 8002790:	3718      	adds	r7, #24
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	40022000 	.word	0x40022000
 800279c:	40021000 	.word	0x40021000
 80027a0:	04c4b400 	.word	0x04c4b400
 80027a4:	08005b48 	.word	0x08005b48
 80027a8:	20000000 	.word	0x20000000
 80027ac:	20000004 	.word	0x20000004

080027b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b087      	sub	sp, #28
 80027b4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80027b6:	4b2c      	ldr	r3, [pc, #176]	; (8002868 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	f003 030c 	and.w	r3, r3, #12
 80027be:	2b04      	cmp	r3, #4
 80027c0:	d102      	bne.n	80027c8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80027c2:	4b2a      	ldr	r3, [pc, #168]	; (800286c <HAL_RCC_GetSysClockFreq+0xbc>)
 80027c4:	613b      	str	r3, [r7, #16]
 80027c6:	e047      	b.n	8002858 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80027c8:	4b27      	ldr	r3, [pc, #156]	; (8002868 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	f003 030c 	and.w	r3, r3, #12
 80027d0:	2b08      	cmp	r3, #8
 80027d2:	d102      	bne.n	80027da <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80027d4:	4b26      	ldr	r3, [pc, #152]	; (8002870 <HAL_RCC_GetSysClockFreq+0xc0>)
 80027d6:	613b      	str	r3, [r7, #16]
 80027d8:	e03e      	b.n	8002858 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80027da:	4b23      	ldr	r3, [pc, #140]	; (8002868 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	f003 030c 	and.w	r3, r3, #12
 80027e2:	2b0c      	cmp	r3, #12
 80027e4:	d136      	bne.n	8002854 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80027e6:	4b20      	ldr	r3, [pc, #128]	; (8002868 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	f003 0303 	and.w	r3, r3, #3
 80027ee:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80027f0:	4b1d      	ldr	r3, [pc, #116]	; (8002868 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	091b      	lsrs	r3, r3, #4
 80027f6:	f003 030f 	and.w	r3, r3, #15
 80027fa:	3301      	adds	r3, #1
 80027fc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2b03      	cmp	r3, #3
 8002802:	d10c      	bne.n	800281e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002804:	4a1a      	ldr	r2, [pc, #104]	; (8002870 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	fbb2 f3f3 	udiv	r3, r2, r3
 800280c:	4a16      	ldr	r2, [pc, #88]	; (8002868 <HAL_RCC_GetSysClockFreq+0xb8>)
 800280e:	68d2      	ldr	r2, [r2, #12]
 8002810:	0a12      	lsrs	r2, r2, #8
 8002812:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002816:	fb02 f303 	mul.w	r3, r2, r3
 800281a:	617b      	str	r3, [r7, #20]
      break;
 800281c:	e00c      	b.n	8002838 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800281e:	4a13      	ldr	r2, [pc, #76]	; (800286c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	fbb2 f3f3 	udiv	r3, r2, r3
 8002826:	4a10      	ldr	r2, [pc, #64]	; (8002868 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002828:	68d2      	ldr	r2, [r2, #12]
 800282a:	0a12      	lsrs	r2, r2, #8
 800282c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002830:	fb02 f303 	mul.w	r3, r2, r3
 8002834:	617b      	str	r3, [r7, #20]
      break;
 8002836:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002838:	4b0b      	ldr	r3, [pc, #44]	; (8002868 <HAL_RCC_GetSysClockFreq+0xb8>)
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	0e5b      	lsrs	r3, r3, #25
 800283e:	f003 0303 	and.w	r3, r3, #3
 8002842:	3301      	adds	r3, #1
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002848:	697a      	ldr	r2, [r7, #20]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002850:	613b      	str	r3, [r7, #16]
 8002852:	e001      	b.n	8002858 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002854:	2300      	movs	r3, #0
 8002856:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002858:	693b      	ldr	r3, [r7, #16]
}
 800285a:	4618      	mov	r0, r3
 800285c:	371c      	adds	r7, #28
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	40021000 	.word	0x40021000
 800286c:	00f42400 	.word	0x00f42400
 8002870:	007a1200 	.word	0x007a1200

08002874 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002878:	4b03      	ldr	r3, [pc, #12]	; (8002888 <HAL_RCC_GetHCLKFreq+0x14>)
 800287a:	681b      	ldr	r3, [r3, #0]
}
 800287c:	4618      	mov	r0, r3
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	20000000 	.word	0x20000000

0800288c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002890:	f7ff fff0 	bl	8002874 <HAL_RCC_GetHCLKFreq>
 8002894:	4602      	mov	r2, r0
 8002896:	4b06      	ldr	r3, [pc, #24]	; (80028b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	0a1b      	lsrs	r3, r3, #8
 800289c:	f003 0307 	and.w	r3, r3, #7
 80028a0:	4904      	ldr	r1, [pc, #16]	; (80028b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80028a2:	5ccb      	ldrb	r3, [r1, r3]
 80028a4:	f003 031f 	and.w	r3, r3, #31
 80028a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	40021000 	.word	0x40021000
 80028b4:	08005b58 	.word	0x08005b58

080028b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80028bc:	f7ff ffda 	bl	8002874 <HAL_RCC_GetHCLKFreq>
 80028c0:	4602      	mov	r2, r0
 80028c2:	4b06      	ldr	r3, [pc, #24]	; (80028dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	0adb      	lsrs	r3, r3, #11
 80028c8:	f003 0307 	and.w	r3, r3, #7
 80028cc:	4904      	ldr	r1, [pc, #16]	; (80028e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80028ce:	5ccb      	ldrb	r3, [r1, r3]
 80028d0:	f003 031f 	and.w	r3, r3, #31
 80028d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028d8:	4618      	mov	r0, r3
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	40021000 	.word	0x40021000
 80028e0:	08005b58 	.word	0x08005b58

080028e4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b087      	sub	sp, #28
 80028e8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80028ea:	4b1e      	ldr	r3, [pc, #120]	; (8002964 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	f003 0303 	and.w	r3, r3, #3
 80028f2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80028f4:	4b1b      	ldr	r3, [pc, #108]	; (8002964 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	091b      	lsrs	r3, r3, #4
 80028fa:	f003 030f 	and.w	r3, r3, #15
 80028fe:	3301      	adds	r3, #1
 8002900:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	2b03      	cmp	r3, #3
 8002906:	d10c      	bne.n	8002922 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002908:	4a17      	ldr	r2, [pc, #92]	; (8002968 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002910:	4a14      	ldr	r2, [pc, #80]	; (8002964 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002912:	68d2      	ldr	r2, [r2, #12]
 8002914:	0a12      	lsrs	r2, r2, #8
 8002916:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800291a:	fb02 f303 	mul.w	r3, r2, r3
 800291e:	617b      	str	r3, [r7, #20]
    break;
 8002920:	e00c      	b.n	800293c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002922:	4a12      	ldr	r2, [pc, #72]	; (800296c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	fbb2 f3f3 	udiv	r3, r2, r3
 800292a:	4a0e      	ldr	r2, [pc, #56]	; (8002964 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800292c:	68d2      	ldr	r2, [r2, #12]
 800292e:	0a12      	lsrs	r2, r2, #8
 8002930:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002934:	fb02 f303 	mul.w	r3, r2, r3
 8002938:	617b      	str	r3, [r7, #20]
    break;
 800293a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800293c:	4b09      	ldr	r3, [pc, #36]	; (8002964 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	0e5b      	lsrs	r3, r3, #25
 8002942:	f003 0303 	and.w	r3, r3, #3
 8002946:	3301      	adds	r3, #1
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800294c:	697a      	ldr	r2, [r7, #20]
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	fbb2 f3f3 	udiv	r3, r2, r3
 8002954:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002956:	687b      	ldr	r3, [r7, #4]
}
 8002958:	4618      	mov	r0, r3
 800295a:	371c      	adds	r7, #28
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr
 8002964:	40021000 	.word	0x40021000
 8002968:	007a1200 	.word	0x007a1200
 800296c:	00f42400 	.word	0x00f42400

08002970 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b086      	sub	sp, #24
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002978:	2300      	movs	r3, #0
 800297a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800297c:	2300      	movs	r3, #0
 800297e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002988:	2b00      	cmp	r3, #0
 800298a:	f000 8098 	beq.w	8002abe <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800298e:	2300      	movs	r3, #0
 8002990:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002992:	4b43      	ldr	r3, [pc, #268]	; (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002994:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002996:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d10d      	bne.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800299e:	4b40      	ldr	r3, [pc, #256]	; (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029a2:	4a3f      	ldr	r2, [pc, #252]	; (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029a8:	6593      	str	r3, [r2, #88]	; 0x58
 80029aa:	4b3d      	ldr	r3, [pc, #244]	; (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029b2:	60bb      	str	r3, [r7, #8]
 80029b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029b6:	2301      	movs	r3, #1
 80029b8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029ba:	4b3a      	ldr	r3, [pc, #232]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a39      	ldr	r2, [pc, #228]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80029c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029c4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80029c6:	f7fe ff4f 	bl	8001868 <HAL_GetTick>
 80029ca:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80029cc:	e009      	b.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029ce:	f7fe ff4b 	bl	8001868 <HAL_GetTick>
 80029d2:	4602      	mov	r2, r0
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d902      	bls.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80029dc:	2303      	movs	r3, #3
 80029de:	74fb      	strb	r3, [r7, #19]
        break;
 80029e0:	e005      	b.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80029e2:	4b30      	ldr	r3, [pc, #192]	; (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d0ef      	beq.n	80029ce <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80029ee:	7cfb      	ldrb	r3, [r7, #19]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d159      	bne.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80029f4:	4b2a      	ldr	r3, [pc, #168]	; (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029fe:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d01e      	beq.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0a:	697a      	ldr	r2, [r7, #20]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d019      	beq.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002a10:	4b23      	ldr	r3, [pc, #140]	; (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a1a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002a1c:	4b20      	ldr	r3, [pc, #128]	; (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a22:	4a1f      	ldr	r2, [pc, #124]	; (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002a2c:	4b1c      	ldr	r3, [pc, #112]	; (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a32:	4a1b      	ldr	r2, [pc, #108]	; (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002a3c:	4a18      	ldr	r2, [pc, #96]	; (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	f003 0301 	and.w	r3, r3, #1
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d016      	beq.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a4e:	f7fe ff0b 	bl	8001868 <HAL_GetTick>
 8002a52:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a54:	e00b      	b.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a56:	f7fe ff07 	bl	8001868 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d902      	bls.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	74fb      	strb	r3, [r7, #19]
            break;
 8002a6c:	e006      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a6e:	4b0c      	ldr	r3, [pc, #48]	; (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a74:	f003 0302 	and.w	r3, r3, #2
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d0ec      	beq.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002a7c:	7cfb      	ldrb	r3, [r7, #19]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d10b      	bne.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a82:	4b07      	ldr	r3, [pc, #28]	; (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a90:	4903      	ldr	r1, [pc, #12]	; (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a92:	4313      	orrs	r3, r2
 8002a94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002a98:	e008      	b.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002a9a:	7cfb      	ldrb	r3, [r7, #19]
 8002a9c:	74bb      	strb	r3, [r7, #18]
 8002a9e:	e005      	b.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002aa0:	40021000 	.word	0x40021000
 8002aa4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002aa8:	7cfb      	ldrb	r3, [r7, #19]
 8002aaa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002aac:	7c7b      	ldrb	r3, [r7, #17]
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d105      	bne.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ab2:	4ba6      	ldr	r3, [pc, #664]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ab4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ab6:	4aa5      	ldr	r2, [pc, #660]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ab8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002abc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0301 	and.w	r3, r3, #1
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d00a      	beq.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002aca:	4ba0      	ldr	r3, [pc, #640]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002acc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ad0:	f023 0203 	bic.w	r2, r3, #3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	499c      	ldr	r1, [pc, #624]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ada:	4313      	orrs	r3, r2
 8002adc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0302 	and.w	r3, r3, #2
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d00a      	beq.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002aec:	4b97      	ldr	r3, [pc, #604]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002af2:	f023 020c 	bic.w	r2, r3, #12
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	4994      	ldr	r1, [pc, #592]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002afc:	4313      	orrs	r3, r2
 8002afe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 0304 	and.w	r3, r3, #4
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d00a      	beq.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002b0e:	4b8f      	ldr	r3, [pc, #572]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b14:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	498b      	ldr	r1, [pc, #556]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0308 	and.w	r3, r3, #8
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d00a      	beq.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002b30:	4b86      	ldr	r3, [pc, #536]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b36:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	691b      	ldr	r3, [r3, #16]
 8002b3e:	4983      	ldr	r1, [pc, #524]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b40:	4313      	orrs	r3, r2
 8002b42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0320 	and.w	r3, r3, #32
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d00a      	beq.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002b52:	4b7e      	ldr	r3, [pc, #504]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b58:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	695b      	ldr	r3, [r3, #20]
 8002b60:	497a      	ldr	r1, [pc, #488]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b62:	4313      	orrs	r3, r2
 8002b64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d00a      	beq.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b74:	4b75      	ldr	r3, [pc, #468]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b7a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	699b      	ldr	r3, [r3, #24]
 8002b82:	4972      	ldr	r1, [pc, #456]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b84:	4313      	orrs	r3, r2
 8002b86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00a      	beq.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b96:	4b6d      	ldr	r3, [pc, #436]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b9c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	69db      	ldr	r3, [r3, #28]
 8002ba4:	4969      	ldr	r1, [pc, #420]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d00a      	beq.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002bb8:	4b64      	ldr	r3, [pc, #400]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bbe:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6a1b      	ldr	r3, [r3, #32]
 8002bc6:	4961      	ldr	r1, [pc, #388]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00a      	beq.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002bda:	4b5c      	ldr	r3, [pc, #368]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002bdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002be0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be8:	4958      	ldr	r1, [pc, #352]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002bea:	4313      	orrs	r3, r2
 8002bec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d015      	beq.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002bfc:	4b53      	ldr	r3, [pc, #332]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c02:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c0a:	4950      	ldr	r1, [pc, #320]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002c1a:	d105      	bne.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c1c:	4b4b      	ldr	r3, [pc, #300]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	4a4a      	ldr	r2, [pc, #296]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002c26:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d015      	beq.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002c34:	4b45      	ldr	r3, [pc, #276]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c3a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c42:	4942      	ldr	r1, [pc, #264]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c4e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c52:	d105      	bne.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c54:	4b3d      	ldr	r3, [pc, #244]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	4a3c      	ldr	r2, [pc, #240]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002c5e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d015      	beq.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002c6c:	4b37      	ldr	r3, [pc, #220]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c72:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c7a:	4934      	ldr	r1, [pc, #208]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c86:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c8a:	d105      	bne.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c8c:	4b2f      	ldr	r3, [pc, #188]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	4a2e      	ldr	r2, [pc, #184]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002c96:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d015      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ca4:	4b29      	ldr	r3, [pc, #164]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002caa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cb2:	4926      	ldr	r1, [pc, #152]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cbe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002cc2:	d105      	bne.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002cc4:	4b21      	ldr	r3, [pc, #132]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	4a20      	ldr	r2, [pc, #128]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002cce:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d015      	beq.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002cdc:	4b1b      	ldr	r3, [pc, #108]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ce2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cea:	4918      	ldr	r1, [pc, #96]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cec:	4313      	orrs	r3, r2
 8002cee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cf6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002cfa:	d105      	bne.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002cfc:	4b13      	ldr	r3, [pc, #76]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	4a12      	ldr	r2, [pc, #72]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d06:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d015      	beq.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002d14:	4b0d      	ldr	r3, [pc, #52]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d1a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d22:	490a      	ldr	r1, [pc, #40]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d24:	4313      	orrs	r3, r2
 8002d26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d2e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002d32:	d105      	bne.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002d34:	4b05      	ldr	r3, [pc, #20]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	4a04      	ldr	r2, [pc, #16]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d3e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002d40:	7cbb      	ldrb	r3, [r7, #18]
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3718      	adds	r7, #24
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	40021000 	.word	0x40021000

08002d50 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d101      	bne.n	8002d62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e042      	b.n	8002de8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d106      	bne.n	8002d7a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f7fd fe73 	bl	8000a60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2224      	movs	r2, #36	; 0x24
 8002d7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f022 0201 	bic.w	r2, r2, #1
 8002d90:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f000 f996 	bl	80030c4 <UART_SetConfig>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d101      	bne.n	8002da2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e022      	b.n	8002de8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d002      	beq.n	8002db0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f000 fc56 	bl	800365c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	685a      	ldr	r2, [r3, #4]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002dbe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	689a      	ldr	r2, [r3, #8]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002dce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f042 0201 	orr.w	r2, r2, #1
 8002dde:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	f000 fcdd 	bl	80037a0 <UART_CheckIdleState>
 8002de6:	4603      	mov	r3, r0
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3708      	adds	r7, #8
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}

08002df0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b08a      	sub	sp, #40	; 0x28
 8002df4:	af02      	add	r7, sp, #8
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	60b9      	str	r1, [r7, #8]
 8002dfa:	603b      	str	r3, [r7, #0]
 8002dfc:	4613      	mov	r3, r2
 8002dfe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e06:	2b20      	cmp	r3, #32
 8002e08:	f040 8083 	bne.w	8002f12 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d002      	beq.n	8002e18 <HAL_UART_Transmit+0x28>
 8002e12:	88fb      	ldrh	r3, [r7, #6]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d101      	bne.n	8002e1c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e07b      	b.n	8002f14 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d101      	bne.n	8002e2a <HAL_UART_Transmit+0x3a>
 8002e26:	2302      	movs	r3, #2
 8002e28:	e074      	b.n	8002f14 <HAL_UART_Transmit+0x124>
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2200      	movs	r2, #0
 8002e36:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2221      	movs	r2, #33	; 0x21
 8002e3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e42:	f7fe fd11 	bl	8001868 <HAL_GetTick>
 8002e46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	88fa      	ldrh	r2, [r7, #6]
 8002e4c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	88fa      	ldrh	r2, [r7, #6]
 8002e54:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e60:	d108      	bne.n	8002e74 <HAL_UART_Transmit+0x84>
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	691b      	ldr	r3, [r3, #16]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d104      	bne.n	8002e74 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	61bb      	str	r3, [r7, #24]
 8002e72:	e003      	b.n	8002e7c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8002e84:	e02c      	b.n	8002ee0 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	9300      	str	r3, [sp, #0]
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	2180      	movs	r1, #128	; 0x80
 8002e90:	68f8      	ldr	r0, [r7, #12]
 8002e92:	f000 fcd0 	bl	8003836 <UART_WaitOnFlagUntilTimeout>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d001      	beq.n	8002ea0 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8002e9c:	2303      	movs	r3, #3
 8002e9e:	e039      	b.n	8002f14 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8002ea0:	69fb      	ldr	r3, [r7, #28]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d10b      	bne.n	8002ebe <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ea6:	69bb      	ldr	r3, [r7, #24]
 8002ea8:	881b      	ldrh	r3, [r3, #0]
 8002eaa:	461a      	mov	r2, r3
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002eb4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	3302      	adds	r3, #2
 8002eba:	61bb      	str	r3, [r7, #24]
 8002ebc:	e007      	b.n	8002ece <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	781a      	ldrb	r2, [r3, #0]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	3301      	adds	r3, #1
 8002ecc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	b29a      	uxth	r2, r3
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d1cc      	bne.n	8002e86 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	9300      	str	r3, [sp, #0]
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	2140      	movs	r1, #64	; 0x40
 8002ef6:	68f8      	ldr	r0, [r7, #12]
 8002ef8:	f000 fc9d 	bl	8003836 <UART_WaitOnFlagUntilTimeout>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e006      	b.n	8002f14 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2220      	movs	r2, #32
 8002f0a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	e000      	b.n	8002f14 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8002f12:	2302      	movs	r3, #2
  }
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3720      	adds	r7, #32
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}

08002f1c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b08a      	sub	sp, #40	; 0x28
 8002f20:	af02      	add	r7, sp, #8
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	60b9      	str	r1, [r7, #8]
 8002f26:	603b      	str	r3, [r7, #0]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f32:	2b20      	cmp	r3, #32
 8002f34:	f040 80c0 	bne.w	80030b8 <HAL_UART_Receive+0x19c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d002      	beq.n	8002f44 <HAL_UART_Receive+0x28>
 8002f3e:	88fb      	ldrh	r3, [r7, #6]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d101      	bne.n	8002f48 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e0b8      	b.n	80030ba <HAL_UART_Receive+0x19e>
    }

    __HAL_LOCK(huart);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d101      	bne.n	8002f56 <HAL_UART_Receive+0x3a>
 8002f52:	2302      	movs	r3, #2
 8002f54:	e0b1      	b.n	80030ba <HAL_UART_Receive+0x19e>
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2201      	movs	r2, #1
 8002f5a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2222      	movs	r2, #34	; 0x22
 8002f6a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2200      	movs	r2, #0
 8002f72:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f74:	f7fe fc78 	bl	8001868 <HAL_GetTick>
 8002f78:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	88fa      	ldrh	r2, [r7, #6]
 8002f7e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	88fa      	ldrh	r2, [r7, #6]
 8002f86:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f92:	d10e      	bne.n	8002fb2 <HAL_UART_Receive+0x96>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	691b      	ldr	r3, [r3, #16]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d105      	bne.n	8002fa8 <HAL_UART_Receive+0x8c>
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002fa2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8002fa6:	e02d      	b.n	8003004 <HAL_UART_Receive+0xe8>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	22ff      	movs	r2, #255	; 0xff
 8002fac:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8002fb0:	e028      	b.n	8003004 <HAL_UART_Receive+0xe8>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d10d      	bne.n	8002fd6 <HAL_UART_Receive+0xba>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	691b      	ldr	r3, [r3, #16]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d104      	bne.n	8002fcc <HAL_UART_Receive+0xb0>
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	22ff      	movs	r2, #255	; 0xff
 8002fc6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8002fca:	e01b      	b.n	8003004 <HAL_UART_Receive+0xe8>
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	227f      	movs	r2, #127	; 0x7f
 8002fd0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8002fd4:	e016      	b.n	8003004 <HAL_UART_Receive+0xe8>
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002fde:	d10d      	bne.n	8002ffc <HAL_UART_Receive+0xe0>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	691b      	ldr	r3, [r3, #16]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d104      	bne.n	8002ff2 <HAL_UART_Receive+0xd6>
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	227f      	movs	r2, #127	; 0x7f
 8002fec:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8002ff0:	e008      	b.n	8003004 <HAL_UART_Receive+0xe8>
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	223f      	movs	r2, #63	; 0x3f
 8002ff6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8002ffa:	e003      	b.n	8003004 <HAL_UART_Receive+0xe8>
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2200      	movs	r2, #0
 8003000:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800300a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003014:	d108      	bne.n	8003028 <HAL_UART_Receive+0x10c>
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	691b      	ldr	r3, [r3, #16]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d104      	bne.n	8003028 <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 800301e:	2300      	movs	r3, #0
 8003020:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	61bb      	str	r3, [r7, #24]
 8003026:	e003      	b.n	8003030 <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800302c:	2300      	movs	r3, #0
 800302e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2200      	movs	r2, #0
 8003034:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003038:	e032      	b.n	80030a0 <HAL_UART_Receive+0x184>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	9300      	str	r3, [sp, #0]
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	2200      	movs	r2, #0
 8003042:	2120      	movs	r1, #32
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	f000 fbf6 	bl	8003836 <UART_WaitOnFlagUntilTimeout>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d001      	beq.n	8003054 <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 8003050:	2303      	movs	r3, #3
 8003052:	e032      	b.n	80030ba <HAL_UART_Receive+0x19e>
      }
      if (pdata8bits == NULL)
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d10c      	bne.n	8003074 <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003060:	b29a      	uxth	r2, r3
 8003062:	8a7b      	ldrh	r3, [r7, #18]
 8003064:	4013      	ands	r3, r2
 8003066:	b29a      	uxth	r2, r3
 8003068:	69bb      	ldr	r3, [r7, #24]
 800306a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	3302      	adds	r3, #2
 8003070:	61bb      	str	r3, [r7, #24]
 8003072:	e00c      	b.n	800308e <HAL_UART_Receive+0x172>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307a:	b2da      	uxtb	r2, r3
 800307c:	8a7b      	ldrh	r3, [r7, #18]
 800307e:	b2db      	uxtb	r3, r3
 8003080:	4013      	ands	r3, r2
 8003082:	b2da      	uxtb	r2, r3
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	3301      	adds	r3, #1
 800308c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8003094:	b29b      	uxth	r3, r3
 8003096:	3b01      	subs	r3, #1
 8003098:	b29a      	uxth	r2, r3
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d1c6      	bne.n	800303a <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2220      	movs	r2, #32
 80030b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80030b4:	2300      	movs	r3, #0
 80030b6:	e000      	b.n	80030ba <HAL_UART_Receive+0x19e>
  }
  else
  {
    return HAL_BUSY;
 80030b8:	2302      	movs	r3, #2
  }
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3720      	adds	r7, #32
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
	...

080030c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030c8:	b08c      	sub	sp, #48	; 0x30
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80030ce:	2300      	movs	r3, #0
 80030d0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	689a      	ldr	r2, [r3, #8]
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	691b      	ldr	r3, [r3, #16]
 80030dc:	431a      	orrs	r2, r3
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	695b      	ldr	r3, [r3, #20]
 80030e2:	431a      	orrs	r2, r3
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	69db      	ldr	r3, [r3, #28]
 80030e8:	4313      	orrs	r3, r2
 80030ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	4bab      	ldr	r3, [pc, #684]	; (80033a0 <UART_SetConfig+0x2dc>)
 80030f4:	4013      	ands	r3, r2
 80030f6:	697a      	ldr	r2, [r7, #20]
 80030f8:	6812      	ldr	r2, [r2, #0]
 80030fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80030fc:	430b      	orrs	r3, r1
 80030fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	68da      	ldr	r2, [r3, #12]
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	430a      	orrs	r2, r1
 8003114:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	699b      	ldr	r3, [r3, #24]
 800311a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4aa0      	ldr	r2, [pc, #640]	; (80033a4 <UART_SetConfig+0x2e0>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d004      	beq.n	8003130 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	6a1b      	ldr	r3, [r3, #32]
 800312a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800312c:	4313      	orrs	r3, r2
 800312e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800313a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800313e:	697a      	ldr	r2, [r7, #20]
 8003140:	6812      	ldr	r2, [r2, #0]
 8003142:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003144:	430b      	orrs	r3, r1
 8003146:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800314e:	f023 010f 	bic.w	r1, r3, #15
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	430a      	orrs	r2, r1
 800315c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a91      	ldr	r2, [pc, #580]	; (80033a8 <UART_SetConfig+0x2e4>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d125      	bne.n	80031b4 <UART_SetConfig+0xf0>
 8003168:	4b90      	ldr	r3, [pc, #576]	; (80033ac <UART_SetConfig+0x2e8>)
 800316a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800316e:	f003 0303 	and.w	r3, r3, #3
 8003172:	2b03      	cmp	r3, #3
 8003174:	d81a      	bhi.n	80031ac <UART_SetConfig+0xe8>
 8003176:	a201      	add	r2, pc, #4	; (adr r2, 800317c <UART_SetConfig+0xb8>)
 8003178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800317c:	0800318d 	.word	0x0800318d
 8003180:	0800319d 	.word	0x0800319d
 8003184:	08003195 	.word	0x08003195
 8003188:	080031a5 	.word	0x080031a5
 800318c:	2301      	movs	r3, #1
 800318e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003192:	e0d6      	b.n	8003342 <UART_SetConfig+0x27e>
 8003194:	2302      	movs	r3, #2
 8003196:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800319a:	e0d2      	b.n	8003342 <UART_SetConfig+0x27e>
 800319c:	2304      	movs	r3, #4
 800319e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80031a2:	e0ce      	b.n	8003342 <UART_SetConfig+0x27e>
 80031a4:	2308      	movs	r3, #8
 80031a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80031aa:	e0ca      	b.n	8003342 <UART_SetConfig+0x27e>
 80031ac:	2310      	movs	r3, #16
 80031ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80031b2:	e0c6      	b.n	8003342 <UART_SetConfig+0x27e>
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a7d      	ldr	r2, [pc, #500]	; (80033b0 <UART_SetConfig+0x2ec>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d138      	bne.n	8003230 <UART_SetConfig+0x16c>
 80031be:	4b7b      	ldr	r3, [pc, #492]	; (80033ac <UART_SetConfig+0x2e8>)
 80031c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c4:	f003 030c 	and.w	r3, r3, #12
 80031c8:	2b0c      	cmp	r3, #12
 80031ca:	d82d      	bhi.n	8003228 <UART_SetConfig+0x164>
 80031cc:	a201      	add	r2, pc, #4	; (adr r2, 80031d4 <UART_SetConfig+0x110>)
 80031ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d2:	bf00      	nop
 80031d4:	08003209 	.word	0x08003209
 80031d8:	08003229 	.word	0x08003229
 80031dc:	08003229 	.word	0x08003229
 80031e0:	08003229 	.word	0x08003229
 80031e4:	08003219 	.word	0x08003219
 80031e8:	08003229 	.word	0x08003229
 80031ec:	08003229 	.word	0x08003229
 80031f0:	08003229 	.word	0x08003229
 80031f4:	08003211 	.word	0x08003211
 80031f8:	08003229 	.word	0x08003229
 80031fc:	08003229 	.word	0x08003229
 8003200:	08003229 	.word	0x08003229
 8003204:	08003221 	.word	0x08003221
 8003208:	2300      	movs	r3, #0
 800320a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800320e:	e098      	b.n	8003342 <UART_SetConfig+0x27e>
 8003210:	2302      	movs	r3, #2
 8003212:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003216:	e094      	b.n	8003342 <UART_SetConfig+0x27e>
 8003218:	2304      	movs	r3, #4
 800321a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800321e:	e090      	b.n	8003342 <UART_SetConfig+0x27e>
 8003220:	2308      	movs	r3, #8
 8003222:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003226:	e08c      	b.n	8003342 <UART_SetConfig+0x27e>
 8003228:	2310      	movs	r3, #16
 800322a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800322e:	e088      	b.n	8003342 <UART_SetConfig+0x27e>
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a5f      	ldr	r2, [pc, #380]	; (80033b4 <UART_SetConfig+0x2f0>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d125      	bne.n	8003286 <UART_SetConfig+0x1c2>
 800323a:	4b5c      	ldr	r3, [pc, #368]	; (80033ac <UART_SetConfig+0x2e8>)
 800323c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003240:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003244:	2b30      	cmp	r3, #48	; 0x30
 8003246:	d016      	beq.n	8003276 <UART_SetConfig+0x1b2>
 8003248:	2b30      	cmp	r3, #48	; 0x30
 800324a:	d818      	bhi.n	800327e <UART_SetConfig+0x1ba>
 800324c:	2b20      	cmp	r3, #32
 800324e:	d00a      	beq.n	8003266 <UART_SetConfig+0x1a2>
 8003250:	2b20      	cmp	r3, #32
 8003252:	d814      	bhi.n	800327e <UART_SetConfig+0x1ba>
 8003254:	2b00      	cmp	r3, #0
 8003256:	d002      	beq.n	800325e <UART_SetConfig+0x19a>
 8003258:	2b10      	cmp	r3, #16
 800325a:	d008      	beq.n	800326e <UART_SetConfig+0x1aa>
 800325c:	e00f      	b.n	800327e <UART_SetConfig+0x1ba>
 800325e:	2300      	movs	r3, #0
 8003260:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003264:	e06d      	b.n	8003342 <UART_SetConfig+0x27e>
 8003266:	2302      	movs	r3, #2
 8003268:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800326c:	e069      	b.n	8003342 <UART_SetConfig+0x27e>
 800326e:	2304      	movs	r3, #4
 8003270:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003274:	e065      	b.n	8003342 <UART_SetConfig+0x27e>
 8003276:	2308      	movs	r3, #8
 8003278:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800327c:	e061      	b.n	8003342 <UART_SetConfig+0x27e>
 800327e:	2310      	movs	r3, #16
 8003280:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003284:	e05d      	b.n	8003342 <UART_SetConfig+0x27e>
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a4b      	ldr	r2, [pc, #300]	; (80033b8 <UART_SetConfig+0x2f4>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d125      	bne.n	80032dc <UART_SetConfig+0x218>
 8003290:	4b46      	ldr	r3, [pc, #280]	; (80033ac <UART_SetConfig+0x2e8>)
 8003292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003296:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800329a:	2bc0      	cmp	r3, #192	; 0xc0
 800329c:	d016      	beq.n	80032cc <UART_SetConfig+0x208>
 800329e:	2bc0      	cmp	r3, #192	; 0xc0
 80032a0:	d818      	bhi.n	80032d4 <UART_SetConfig+0x210>
 80032a2:	2b80      	cmp	r3, #128	; 0x80
 80032a4:	d00a      	beq.n	80032bc <UART_SetConfig+0x1f8>
 80032a6:	2b80      	cmp	r3, #128	; 0x80
 80032a8:	d814      	bhi.n	80032d4 <UART_SetConfig+0x210>
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d002      	beq.n	80032b4 <UART_SetConfig+0x1f0>
 80032ae:	2b40      	cmp	r3, #64	; 0x40
 80032b0:	d008      	beq.n	80032c4 <UART_SetConfig+0x200>
 80032b2:	e00f      	b.n	80032d4 <UART_SetConfig+0x210>
 80032b4:	2300      	movs	r3, #0
 80032b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80032ba:	e042      	b.n	8003342 <UART_SetConfig+0x27e>
 80032bc:	2302      	movs	r3, #2
 80032be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80032c2:	e03e      	b.n	8003342 <UART_SetConfig+0x27e>
 80032c4:	2304      	movs	r3, #4
 80032c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80032ca:	e03a      	b.n	8003342 <UART_SetConfig+0x27e>
 80032cc:	2308      	movs	r3, #8
 80032ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80032d2:	e036      	b.n	8003342 <UART_SetConfig+0x27e>
 80032d4:	2310      	movs	r3, #16
 80032d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80032da:	e032      	b.n	8003342 <UART_SetConfig+0x27e>
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a30      	ldr	r2, [pc, #192]	; (80033a4 <UART_SetConfig+0x2e0>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d12a      	bne.n	800333c <UART_SetConfig+0x278>
 80032e6:	4b31      	ldr	r3, [pc, #196]	; (80033ac <UART_SetConfig+0x2e8>)
 80032e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80032f0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80032f4:	d01a      	beq.n	800332c <UART_SetConfig+0x268>
 80032f6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80032fa:	d81b      	bhi.n	8003334 <UART_SetConfig+0x270>
 80032fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003300:	d00c      	beq.n	800331c <UART_SetConfig+0x258>
 8003302:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003306:	d815      	bhi.n	8003334 <UART_SetConfig+0x270>
 8003308:	2b00      	cmp	r3, #0
 800330a:	d003      	beq.n	8003314 <UART_SetConfig+0x250>
 800330c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003310:	d008      	beq.n	8003324 <UART_SetConfig+0x260>
 8003312:	e00f      	b.n	8003334 <UART_SetConfig+0x270>
 8003314:	2300      	movs	r3, #0
 8003316:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800331a:	e012      	b.n	8003342 <UART_SetConfig+0x27e>
 800331c:	2302      	movs	r3, #2
 800331e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003322:	e00e      	b.n	8003342 <UART_SetConfig+0x27e>
 8003324:	2304      	movs	r3, #4
 8003326:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800332a:	e00a      	b.n	8003342 <UART_SetConfig+0x27e>
 800332c:	2308      	movs	r3, #8
 800332e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003332:	e006      	b.n	8003342 <UART_SetConfig+0x27e>
 8003334:	2310      	movs	r3, #16
 8003336:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800333a:	e002      	b.n	8003342 <UART_SetConfig+0x27e>
 800333c:	2310      	movs	r3, #16
 800333e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a17      	ldr	r2, [pc, #92]	; (80033a4 <UART_SetConfig+0x2e0>)
 8003348:	4293      	cmp	r3, r2
 800334a:	f040 80a8 	bne.w	800349e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800334e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003352:	2b08      	cmp	r3, #8
 8003354:	d834      	bhi.n	80033c0 <UART_SetConfig+0x2fc>
 8003356:	a201      	add	r2, pc, #4	; (adr r2, 800335c <UART_SetConfig+0x298>)
 8003358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800335c:	08003381 	.word	0x08003381
 8003360:	080033c1 	.word	0x080033c1
 8003364:	08003389 	.word	0x08003389
 8003368:	080033c1 	.word	0x080033c1
 800336c:	0800338f 	.word	0x0800338f
 8003370:	080033c1 	.word	0x080033c1
 8003374:	080033c1 	.word	0x080033c1
 8003378:	080033c1 	.word	0x080033c1
 800337c:	08003397 	.word	0x08003397
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003380:	f7ff fa84 	bl	800288c <HAL_RCC_GetPCLK1Freq>
 8003384:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003386:	e021      	b.n	80033cc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003388:	4b0c      	ldr	r3, [pc, #48]	; (80033bc <UART_SetConfig+0x2f8>)
 800338a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800338c:	e01e      	b.n	80033cc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800338e:	f7ff fa0f 	bl	80027b0 <HAL_RCC_GetSysClockFreq>
 8003392:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003394:	e01a      	b.n	80033cc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003396:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800339a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800339c:	e016      	b.n	80033cc <UART_SetConfig+0x308>
 800339e:	bf00      	nop
 80033a0:	cfff69f3 	.word	0xcfff69f3
 80033a4:	40008000 	.word	0x40008000
 80033a8:	40013800 	.word	0x40013800
 80033ac:	40021000 	.word	0x40021000
 80033b0:	40004400 	.word	0x40004400
 80033b4:	40004800 	.word	0x40004800
 80033b8:	40004c00 	.word	0x40004c00
 80033bc:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80033c0:	2300      	movs	r3, #0
 80033c2:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80033ca:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80033cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	f000 812a 	beq.w	8003628 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d8:	4a9e      	ldr	r2, [pc, #632]	; (8003654 <UART_SetConfig+0x590>)
 80033da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80033de:	461a      	mov	r2, r3
 80033e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80033e6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	685a      	ldr	r2, [r3, #4]
 80033ec:	4613      	mov	r3, r2
 80033ee:	005b      	lsls	r3, r3, #1
 80033f0:	4413      	add	r3, r2
 80033f2:	69ba      	ldr	r2, [r7, #24]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d305      	bcc.n	8003404 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	429a      	cmp	r2, r3
 8003402:	d903      	bls.n	800340c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800340a:	e10d      	b.n	8003628 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800340c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800340e:	2200      	movs	r2, #0
 8003410:	60bb      	str	r3, [r7, #8]
 8003412:	60fa      	str	r2, [r7, #12]
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003418:	4a8e      	ldr	r2, [pc, #568]	; (8003654 <UART_SetConfig+0x590>)
 800341a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800341e:	b29b      	uxth	r3, r3
 8003420:	2200      	movs	r2, #0
 8003422:	603b      	str	r3, [r7, #0]
 8003424:	607a      	str	r2, [r7, #4]
 8003426:	e9d7 2300 	ldrd	r2, r3, [r7]
 800342a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800342e:	f7fc ff4f 	bl	80002d0 <__aeabi_uldivmod>
 8003432:	4602      	mov	r2, r0
 8003434:	460b      	mov	r3, r1
 8003436:	4610      	mov	r0, r2
 8003438:	4619      	mov	r1, r3
 800343a:	f04f 0200 	mov.w	r2, #0
 800343e:	f04f 0300 	mov.w	r3, #0
 8003442:	020b      	lsls	r3, r1, #8
 8003444:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003448:	0202      	lsls	r2, r0, #8
 800344a:	6979      	ldr	r1, [r7, #20]
 800344c:	6849      	ldr	r1, [r1, #4]
 800344e:	0849      	lsrs	r1, r1, #1
 8003450:	2000      	movs	r0, #0
 8003452:	460c      	mov	r4, r1
 8003454:	4605      	mov	r5, r0
 8003456:	eb12 0804 	adds.w	r8, r2, r4
 800345a:	eb43 0905 	adc.w	r9, r3, r5
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	2200      	movs	r2, #0
 8003464:	469a      	mov	sl, r3
 8003466:	4693      	mov	fp, r2
 8003468:	4652      	mov	r2, sl
 800346a:	465b      	mov	r3, fp
 800346c:	4640      	mov	r0, r8
 800346e:	4649      	mov	r1, r9
 8003470:	f7fc ff2e 	bl	80002d0 <__aeabi_uldivmod>
 8003474:	4602      	mov	r2, r0
 8003476:	460b      	mov	r3, r1
 8003478:	4613      	mov	r3, r2
 800347a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800347c:	6a3b      	ldr	r3, [r7, #32]
 800347e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003482:	d308      	bcc.n	8003496 <UART_SetConfig+0x3d2>
 8003484:	6a3b      	ldr	r3, [r7, #32]
 8003486:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800348a:	d204      	bcs.n	8003496 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6a3a      	ldr	r2, [r7, #32]
 8003492:	60da      	str	r2, [r3, #12]
 8003494:	e0c8      	b.n	8003628 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800349c:	e0c4      	b.n	8003628 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	69db      	ldr	r3, [r3, #28]
 80034a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034a6:	d167      	bne.n	8003578 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80034a8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80034ac:	2b08      	cmp	r3, #8
 80034ae:	d828      	bhi.n	8003502 <UART_SetConfig+0x43e>
 80034b0:	a201      	add	r2, pc, #4	; (adr r2, 80034b8 <UART_SetConfig+0x3f4>)
 80034b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034b6:	bf00      	nop
 80034b8:	080034dd 	.word	0x080034dd
 80034bc:	080034e5 	.word	0x080034e5
 80034c0:	080034ed 	.word	0x080034ed
 80034c4:	08003503 	.word	0x08003503
 80034c8:	080034f3 	.word	0x080034f3
 80034cc:	08003503 	.word	0x08003503
 80034d0:	08003503 	.word	0x08003503
 80034d4:	08003503 	.word	0x08003503
 80034d8:	080034fb 	.word	0x080034fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034dc:	f7ff f9d6 	bl	800288c <HAL_RCC_GetPCLK1Freq>
 80034e0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80034e2:	e014      	b.n	800350e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80034e4:	f7ff f9e8 	bl	80028b8 <HAL_RCC_GetPCLK2Freq>
 80034e8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80034ea:	e010      	b.n	800350e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034ec:	4b5a      	ldr	r3, [pc, #360]	; (8003658 <UART_SetConfig+0x594>)
 80034ee:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80034f0:	e00d      	b.n	800350e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034f2:	f7ff f95d 	bl	80027b0 <HAL_RCC_GetSysClockFreq>
 80034f6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80034f8:	e009      	b.n	800350e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034fe:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003500:	e005      	b.n	800350e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003502:	2300      	movs	r3, #0
 8003504:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800350c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800350e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003510:	2b00      	cmp	r3, #0
 8003512:	f000 8089 	beq.w	8003628 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800351a:	4a4e      	ldr	r2, [pc, #312]	; (8003654 <UART_SetConfig+0x590>)
 800351c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003520:	461a      	mov	r2, r3
 8003522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003524:	fbb3 f3f2 	udiv	r3, r3, r2
 8003528:	005a      	lsls	r2, r3, #1
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	085b      	lsrs	r3, r3, #1
 8003530:	441a      	add	r2, r3
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	fbb2 f3f3 	udiv	r3, r2, r3
 800353a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800353c:	6a3b      	ldr	r3, [r7, #32]
 800353e:	2b0f      	cmp	r3, #15
 8003540:	d916      	bls.n	8003570 <UART_SetConfig+0x4ac>
 8003542:	6a3b      	ldr	r3, [r7, #32]
 8003544:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003548:	d212      	bcs.n	8003570 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800354a:	6a3b      	ldr	r3, [r7, #32]
 800354c:	b29b      	uxth	r3, r3
 800354e:	f023 030f 	bic.w	r3, r3, #15
 8003552:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003554:	6a3b      	ldr	r3, [r7, #32]
 8003556:	085b      	lsrs	r3, r3, #1
 8003558:	b29b      	uxth	r3, r3
 800355a:	f003 0307 	and.w	r3, r3, #7
 800355e:	b29a      	uxth	r2, r3
 8003560:	8bfb      	ldrh	r3, [r7, #30]
 8003562:	4313      	orrs	r3, r2
 8003564:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	8bfa      	ldrh	r2, [r7, #30]
 800356c:	60da      	str	r2, [r3, #12]
 800356e:	e05b      	b.n	8003628 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003576:	e057      	b.n	8003628 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003578:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800357c:	2b08      	cmp	r3, #8
 800357e:	d828      	bhi.n	80035d2 <UART_SetConfig+0x50e>
 8003580:	a201      	add	r2, pc, #4	; (adr r2, 8003588 <UART_SetConfig+0x4c4>)
 8003582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003586:	bf00      	nop
 8003588:	080035ad 	.word	0x080035ad
 800358c:	080035b5 	.word	0x080035b5
 8003590:	080035bd 	.word	0x080035bd
 8003594:	080035d3 	.word	0x080035d3
 8003598:	080035c3 	.word	0x080035c3
 800359c:	080035d3 	.word	0x080035d3
 80035a0:	080035d3 	.word	0x080035d3
 80035a4:	080035d3 	.word	0x080035d3
 80035a8:	080035cb 	.word	0x080035cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035ac:	f7ff f96e 	bl	800288c <HAL_RCC_GetPCLK1Freq>
 80035b0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80035b2:	e014      	b.n	80035de <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80035b4:	f7ff f980 	bl	80028b8 <HAL_RCC_GetPCLK2Freq>
 80035b8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80035ba:	e010      	b.n	80035de <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035bc:	4b26      	ldr	r3, [pc, #152]	; (8003658 <UART_SetConfig+0x594>)
 80035be:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80035c0:	e00d      	b.n	80035de <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035c2:	f7ff f8f5 	bl	80027b0 <HAL_RCC_GetSysClockFreq>
 80035c6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80035c8:	e009      	b.n	80035de <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035ce:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80035d0:	e005      	b.n	80035de <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80035d2:	2300      	movs	r3, #0
 80035d4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80035dc:	bf00      	nop
    }

    if (pclk != 0U)
 80035de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d021      	beq.n	8003628 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e8:	4a1a      	ldr	r2, [pc, #104]	; (8003654 <UART_SetConfig+0x590>)
 80035ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80035ee:	461a      	mov	r2, r3
 80035f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f2:	fbb3 f2f2 	udiv	r2, r3, r2
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	085b      	lsrs	r3, r3, #1
 80035fc:	441a      	add	r2, r3
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	fbb2 f3f3 	udiv	r3, r2, r3
 8003606:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003608:	6a3b      	ldr	r3, [r7, #32]
 800360a:	2b0f      	cmp	r3, #15
 800360c:	d909      	bls.n	8003622 <UART_SetConfig+0x55e>
 800360e:	6a3b      	ldr	r3, [r7, #32]
 8003610:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003614:	d205      	bcs.n	8003622 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003616:	6a3b      	ldr	r3, [r7, #32]
 8003618:	b29a      	uxth	r2, r3
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	60da      	str	r2, [r3, #12]
 8003620:	e002      	b.n	8003628 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	2201      	movs	r2, #1
 800362c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	2201      	movs	r2, #1
 8003634:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	2200      	movs	r2, #0
 800363c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	2200      	movs	r2, #0
 8003642:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8003644:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8003648:	4618      	mov	r0, r3
 800364a:	3730      	adds	r7, #48	; 0x30
 800364c:	46bd      	mov	sp, r7
 800364e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003652:	bf00      	nop
 8003654:	08005b70 	.word	0x08005b70
 8003658:	00f42400 	.word	0x00f42400

0800365c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00a      	beq.n	8003686 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	430a      	orrs	r2, r1
 8003684:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800368a:	f003 0302 	and.w	r3, r3, #2
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00a      	beq.n	80036a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	430a      	orrs	r2, r1
 80036a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ac:	f003 0304 	and.w	r3, r3, #4
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00a      	beq.n	80036ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	430a      	orrs	r2, r1
 80036c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ce:	f003 0308 	and.w	r3, r3, #8
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00a      	beq.n	80036ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	430a      	orrs	r2, r1
 80036ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f0:	f003 0310 	and.w	r3, r3, #16
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00a      	beq.n	800370e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	430a      	orrs	r2, r1
 800370c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003712:	f003 0320 	and.w	r3, r3, #32
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00a      	beq.n	8003730 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	430a      	orrs	r2, r1
 800372e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003738:	2b00      	cmp	r3, #0
 800373a:	d01a      	beq.n	8003772 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	430a      	orrs	r2, r1
 8003750:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003756:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800375a:	d10a      	bne.n	8003772 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	430a      	orrs	r2, r1
 8003770:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003776:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800377a:	2b00      	cmp	r3, #0
 800377c:	d00a      	beq.n	8003794 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	430a      	orrs	r2, r1
 8003792:	605a      	str	r2, [r3, #4]
  }
}
 8003794:	bf00      	nop
 8003796:	370c      	adds	r7, #12
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr

080037a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b086      	sub	sp, #24
 80037a4:	af02      	add	r7, sp, #8
 80037a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2200      	movs	r2, #0
 80037ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80037b0:	f7fe f85a 	bl	8001868 <HAL_GetTick>
 80037b4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0308 	and.w	r3, r3, #8
 80037c0:	2b08      	cmp	r3, #8
 80037c2:	d10e      	bne.n	80037e2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037c4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80037c8:	9300      	str	r3, [sp, #0]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f000 f82f 	bl	8003836 <UART_WaitOnFlagUntilTimeout>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d001      	beq.n	80037e2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037de:	2303      	movs	r3, #3
 80037e0:	e025      	b.n	800382e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 0304 	and.w	r3, r3, #4
 80037ec:	2b04      	cmp	r3, #4
 80037ee:	d10e      	bne.n	800380e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80037f4:	9300      	str	r3, [sp, #0]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 f819 	bl	8003836 <UART_WaitOnFlagUntilTimeout>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d001      	beq.n	800380e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800380a:	2303      	movs	r3, #3
 800380c:	e00f      	b.n	800382e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2220      	movs	r2, #32
 8003812:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2220      	movs	r2, #32
 800381a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2200      	movs	r2, #0
 8003822:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2200      	movs	r2, #0
 8003828:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3710      	adds	r7, #16
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}

08003836 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003836:	b580      	push	{r7, lr}
 8003838:	b09c      	sub	sp, #112	; 0x70
 800383a:	af00      	add	r7, sp, #0
 800383c:	60f8      	str	r0, [r7, #12]
 800383e:	60b9      	str	r1, [r7, #8]
 8003840:	603b      	str	r3, [r7, #0]
 8003842:	4613      	mov	r3, r2
 8003844:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003846:	e0a9      	b.n	800399c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003848:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800384a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800384e:	f000 80a5 	beq.w	800399c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003852:	f7fe f809 	bl	8001868 <HAL_GetTick>
 8003856:	4602      	mov	r2, r0
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800385e:	429a      	cmp	r2, r3
 8003860:	d302      	bcc.n	8003868 <UART_WaitOnFlagUntilTimeout+0x32>
 8003862:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003864:	2b00      	cmp	r3, #0
 8003866:	d140      	bne.n	80038ea <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800386e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003870:	e853 3f00 	ldrex	r3, [r3]
 8003874:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003876:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003878:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800387c:	667b      	str	r3, [r7, #100]	; 0x64
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	461a      	mov	r2, r3
 8003884:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003886:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003888:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800388a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800388c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800388e:	e841 2300 	strex	r3, r2, [r1]
 8003892:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003894:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003896:	2b00      	cmp	r3, #0
 8003898:	d1e6      	bne.n	8003868 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	3308      	adds	r3, #8
 80038a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038a4:	e853 3f00 	ldrex	r3, [r3]
 80038a8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80038aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038ac:	f023 0301 	bic.w	r3, r3, #1
 80038b0:	663b      	str	r3, [r7, #96]	; 0x60
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	3308      	adds	r3, #8
 80038b8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80038ba:	64ba      	str	r2, [r7, #72]	; 0x48
 80038bc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038be:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80038c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80038c2:	e841 2300 	strex	r3, r2, [r1]
 80038c6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80038c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d1e5      	bne.n	800389a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2220      	movs	r2, #32
 80038d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2220      	movs	r2, #32
 80038da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e069      	b.n	80039be <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 0304 	and.w	r3, r3, #4
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d051      	beq.n	800399c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	69db      	ldr	r3, [r3, #28]
 80038fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003902:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003906:	d149      	bne.n	800399c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003910:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800391a:	e853 3f00 	ldrex	r3, [r3]
 800391e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003922:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003926:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	461a      	mov	r2, r3
 800392e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003930:	637b      	str	r3, [r7, #52]	; 0x34
 8003932:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003934:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003936:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003938:	e841 2300 	strex	r3, r2, [r1]
 800393c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800393e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003940:	2b00      	cmp	r3, #0
 8003942:	d1e6      	bne.n	8003912 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	3308      	adds	r3, #8
 800394a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	e853 3f00 	ldrex	r3, [r3]
 8003952:	613b      	str	r3, [r7, #16]
   return(result);
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	f023 0301 	bic.w	r3, r3, #1
 800395a:	66bb      	str	r3, [r7, #104]	; 0x68
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	3308      	adds	r3, #8
 8003962:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003964:	623a      	str	r2, [r7, #32]
 8003966:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003968:	69f9      	ldr	r1, [r7, #28]
 800396a:	6a3a      	ldr	r2, [r7, #32]
 800396c:	e841 2300 	strex	r3, r2, [r1]
 8003970:	61bb      	str	r3, [r7, #24]
   return(result);
 8003972:	69bb      	ldr	r3, [r7, #24]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d1e5      	bne.n	8003944 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2220      	movs	r2, #32
 800397c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2220      	movs	r2, #32
 8003984:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2220      	movs	r2, #32
 800398c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2200      	movs	r2, #0
 8003994:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8003998:	2303      	movs	r3, #3
 800399a:	e010      	b.n	80039be <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	69da      	ldr	r2, [r3, #28]
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	4013      	ands	r3, r2
 80039a6:	68ba      	ldr	r2, [r7, #8]
 80039a8:	429a      	cmp	r2, r3
 80039aa:	bf0c      	ite	eq
 80039ac:	2301      	moveq	r3, #1
 80039ae:	2300      	movne	r3, #0
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	461a      	mov	r2, r3
 80039b4:	79fb      	ldrb	r3, [r7, #7]
 80039b6:	429a      	cmp	r2, r3
 80039b8:	f43f af46 	beq.w	8003848 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80039bc:	2300      	movs	r3, #0
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3770      	adds	r7, #112	; 0x70
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}

080039c6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80039c6:	b480      	push	{r7}
 80039c8:	b085      	sub	sp, #20
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	d101      	bne.n	80039dc <HAL_UARTEx_DisableFifoMode+0x16>
 80039d8:	2302      	movs	r3, #2
 80039da:	e027      	b.n	8003a2c <HAL_UARTEx_DisableFifoMode+0x66>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2201      	movs	r2, #1
 80039e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2224      	movs	r2, #36	; 0x24
 80039e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f022 0201 	bic.w	r2, r2, #1
 8003a02:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8003a0a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2220      	movs	r2, #32
 8003a1e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003a2a:	2300      	movs	r3, #0
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3714      	adds	r7, #20
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d101      	bne.n	8003a50 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003a4c:	2302      	movs	r3, #2
 8003a4e:	e02d      	b.n	8003aac <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2224      	movs	r2, #36	; 0x24
 8003a5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f022 0201 	bic.w	r2, r2, #1
 8003a76:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	683a      	ldr	r2, [r7, #0]
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	f000 f84f 	bl	8003b30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	68fa      	ldr	r2, [r7, #12]
 8003a98:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2220      	movs	r2, #32
 8003a9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003aaa:	2300      	movs	r3, #0
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3710      	adds	r7, #16
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d101      	bne.n	8003acc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003ac8:	2302      	movs	r3, #2
 8003aca:	e02d      	b.n	8003b28 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2224      	movs	r2, #36	; 0x24
 8003ad8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f022 0201 	bic.w	r2, r2, #1
 8003af2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	683a      	ldr	r2, [r7, #0]
 8003b04:	430a      	orrs	r2, r1
 8003b06:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f000 f811 	bl	8003b30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	68fa      	ldr	r2, [r7, #12]
 8003b14:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2220      	movs	r2, #32
 8003b1a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003b26:	2300      	movs	r3, #0
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3710      	adds	r7, #16
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b085      	sub	sp, #20
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d108      	bne.n	8003b52 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003b50:	e031      	b.n	8003bb6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003b52:	2308      	movs	r3, #8
 8003b54:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003b56:	2308      	movs	r3, #8
 8003b58:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	0e5b      	lsrs	r3, r3, #25
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	f003 0307 	and.w	r3, r3, #7
 8003b68:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	0f5b      	lsrs	r3, r3, #29
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	f003 0307 	and.w	r3, r3, #7
 8003b78:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003b7a:	7bbb      	ldrb	r3, [r7, #14]
 8003b7c:	7b3a      	ldrb	r2, [r7, #12]
 8003b7e:	4911      	ldr	r1, [pc, #68]	; (8003bc4 <UARTEx_SetNbDataToProcess+0x94>)
 8003b80:	5c8a      	ldrb	r2, [r1, r2]
 8003b82:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003b86:	7b3a      	ldrb	r2, [r7, #12]
 8003b88:	490f      	ldr	r1, [pc, #60]	; (8003bc8 <UARTEx_SetNbDataToProcess+0x98>)
 8003b8a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003b8c:	fb93 f3f2 	sdiv	r3, r3, r2
 8003b90:	b29a      	uxth	r2, r3
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003b98:	7bfb      	ldrb	r3, [r7, #15]
 8003b9a:	7b7a      	ldrb	r2, [r7, #13]
 8003b9c:	4909      	ldr	r1, [pc, #36]	; (8003bc4 <UARTEx_SetNbDataToProcess+0x94>)
 8003b9e:	5c8a      	ldrb	r2, [r1, r2]
 8003ba0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003ba4:	7b7a      	ldrb	r2, [r7, #13]
 8003ba6:	4908      	ldr	r1, [pc, #32]	; (8003bc8 <UARTEx_SetNbDataToProcess+0x98>)
 8003ba8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003baa:	fb93 f3f2 	sdiv	r3, r3, r2
 8003bae:	b29a      	uxth	r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8003bb6:	bf00      	nop
 8003bb8:	3714      	adds	r7, #20
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr
 8003bc2:	bf00      	nop
 8003bc4:	08005b88 	.word	0x08005b88
 8003bc8:	08005b90 	.word	0x08005b90

08003bcc <__errno>:
 8003bcc:	4b01      	ldr	r3, [pc, #4]	; (8003bd4 <__errno+0x8>)
 8003bce:	6818      	ldr	r0, [r3, #0]
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop
 8003bd4:	2000000c 	.word	0x2000000c

08003bd8 <__libc_init_array>:
 8003bd8:	b570      	push	{r4, r5, r6, lr}
 8003bda:	4d0d      	ldr	r5, [pc, #52]	; (8003c10 <__libc_init_array+0x38>)
 8003bdc:	4c0d      	ldr	r4, [pc, #52]	; (8003c14 <__libc_init_array+0x3c>)
 8003bde:	1b64      	subs	r4, r4, r5
 8003be0:	10a4      	asrs	r4, r4, #2
 8003be2:	2600      	movs	r6, #0
 8003be4:	42a6      	cmp	r6, r4
 8003be6:	d109      	bne.n	8003bfc <__libc_init_array+0x24>
 8003be8:	4d0b      	ldr	r5, [pc, #44]	; (8003c18 <__libc_init_array+0x40>)
 8003bea:	4c0c      	ldr	r4, [pc, #48]	; (8003c1c <__libc_init_array+0x44>)
 8003bec:	f000 fca2 	bl	8004534 <_init>
 8003bf0:	1b64      	subs	r4, r4, r5
 8003bf2:	10a4      	asrs	r4, r4, #2
 8003bf4:	2600      	movs	r6, #0
 8003bf6:	42a6      	cmp	r6, r4
 8003bf8:	d105      	bne.n	8003c06 <__libc_init_array+0x2e>
 8003bfa:	bd70      	pop	{r4, r5, r6, pc}
 8003bfc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c00:	4798      	blx	r3
 8003c02:	3601      	adds	r6, #1
 8003c04:	e7ee      	b.n	8003be4 <__libc_init_array+0xc>
 8003c06:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c0a:	4798      	blx	r3
 8003c0c:	3601      	adds	r6, #1
 8003c0e:	e7f2      	b.n	8003bf6 <__libc_init_array+0x1e>
 8003c10:	08005bd4 	.word	0x08005bd4
 8003c14:	08005bd4 	.word	0x08005bd4
 8003c18:	08005bd4 	.word	0x08005bd4
 8003c1c:	08005bd8 	.word	0x08005bd8

08003c20 <memcpy>:
 8003c20:	440a      	add	r2, r1
 8003c22:	4291      	cmp	r1, r2
 8003c24:	f100 33ff 	add.w	r3, r0, #4294967295
 8003c28:	d100      	bne.n	8003c2c <memcpy+0xc>
 8003c2a:	4770      	bx	lr
 8003c2c:	b510      	push	{r4, lr}
 8003c2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003c36:	4291      	cmp	r1, r2
 8003c38:	d1f9      	bne.n	8003c2e <memcpy+0xe>
 8003c3a:	bd10      	pop	{r4, pc}

08003c3c <memset>:
 8003c3c:	4402      	add	r2, r0
 8003c3e:	4603      	mov	r3, r0
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d100      	bne.n	8003c46 <memset+0xa>
 8003c44:	4770      	bx	lr
 8003c46:	f803 1b01 	strb.w	r1, [r3], #1
 8003c4a:	e7f9      	b.n	8003c40 <memset+0x4>

08003c4c <sniprintf>:
 8003c4c:	b40c      	push	{r2, r3}
 8003c4e:	b530      	push	{r4, r5, lr}
 8003c50:	4b17      	ldr	r3, [pc, #92]	; (8003cb0 <sniprintf+0x64>)
 8003c52:	1e0c      	subs	r4, r1, #0
 8003c54:	681d      	ldr	r5, [r3, #0]
 8003c56:	b09d      	sub	sp, #116	; 0x74
 8003c58:	da08      	bge.n	8003c6c <sniprintf+0x20>
 8003c5a:	238b      	movs	r3, #139	; 0x8b
 8003c5c:	602b      	str	r3, [r5, #0]
 8003c5e:	f04f 30ff 	mov.w	r0, #4294967295
 8003c62:	b01d      	add	sp, #116	; 0x74
 8003c64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003c68:	b002      	add	sp, #8
 8003c6a:	4770      	bx	lr
 8003c6c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8003c70:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003c74:	bf14      	ite	ne
 8003c76:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003c7a:	4623      	moveq	r3, r4
 8003c7c:	9304      	str	r3, [sp, #16]
 8003c7e:	9307      	str	r3, [sp, #28]
 8003c80:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c84:	9002      	str	r0, [sp, #8]
 8003c86:	9006      	str	r0, [sp, #24]
 8003c88:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003c8c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003c8e:	ab21      	add	r3, sp, #132	; 0x84
 8003c90:	a902      	add	r1, sp, #8
 8003c92:	4628      	mov	r0, r5
 8003c94:	9301      	str	r3, [sp, #4]
 8003c96:	f000 f869 	bl	8003d6c <_svfiprintf_r>
 8003c9a:	1c43      	adds	r3, r0, #1
 8003c9c:	bfbc      	itt	lt
 8003c9e:	238b      	movlt	r3, #139	; 0x8b
 8003ca0:	602b      	strlt	r3, [r5, #0]
 8003ca2:	2c00      	cmp	r4, #0
 8003ca4:	d0dd      	beq.n	8003c62 <sniprintf+0x16>
 8003ca6:	9b02      	ldr	r3, [sp, #8]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	701a      	strb	r2, [r3, #0]
 8003cac:	e7d9      	b.n	8003c62 <sniprintf+0x16>
 8003cae:	bf00      	nop
 8003cb0:	2000000c 	.word	0x2000000c

08003cb4 <__ssputs_r>:
 8003cb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cb8:	688e      	ldr	r6, [r1, #8]
 8003cba:	429e      	cmp	r6, r3
 8003cbc:	4682      	mov	sl, r0
 8003cbe:	460c      	mov	r4, r1
 8003cc0:	4690      	mov	r8, r2
 8003cc2:	461f      	mov	r7, r3
 8003cc4:	d838      	bhi.n	8003d38 <__ssputs_r+0x84>
 8003cc6:	898a      	ldrh	r2, [r1, #12]
 8003cc8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003ccc:	d032      	beq.n	8003d34 <__ssputs_r+0x80>
 8003cce:	6825      	ldr	r5, [r4, #0]
 8003cd0:	6909      	ldr	r1, [r1, #16]
 8003cd2:	eba5 0901 	sub.w	r9, r5, r1
 8003cd6:	6965      	ldr	r5, [r4, #20]
 8003cd8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003cdc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	444b      	add	r3, r9
 8003ce4:	106d      	asrs	r5, r5, #1
 8003ce6:	429d      	cmp	r5, r3
 8003ce8:	bf38      	it	cc
 8003cea:	461d      	movcc	r5, r3
 8003cec:	0553      	lsls	r3, r2, #21
 8003cee:	d531      	bpl.n	8003d54 <__ssputs_r+0xa0>
 8003cf0:	4629      	mov	r1, r5
 8003cf2:	f000 fb55 	bl	80043a0 <_malloc_r>
 8003cf6:	4606      	mov	r6, r0
 8003cf8:	b950      	cbnz	r0, 8003d10 <__ssputs_r+0x5c>
 8003cfa:	230c      	movs	r3, #12
 8003cfc:	f8ca 3000 	str.w	r3, [sl]
 8003d00:	89a3      	ldrh	r3, [r4, #12]
 8003d02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d06:	81a3      	strh	r3, [r4, #12]
 8003d08:	f04f 30ff 	mov.w	r0, #4294967295
 8003d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d10:	6921      	ldr	r1, [r4, #16]
 8003d12:	464a      	mov	r2, r9
 8003d14:	f7ff ff84 	bl	8003c20 <memcpy>
 8003d18:	89a3      	ldrh	r3, [r4, #12]
 8003d1a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003d1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d22:	81a3      	strh	r3, [r4, #12]
 8003d24:	6126      	str	r6, [r4, #16]
 8003d26:	6165      	str	r5, [r4, #20]
 8003d28:	444e      	add	r6, r9
 8003d2a:	eba5 0509 	sub.w	r5, r5, r9
 8003d2e:	6026      	str	r6, [r4, #0]
 8003d30:	60a5      	str	r5, [r4, #8]
 8003d32:	463e      	mov	r6, r7
 8003d34:	42be      	cmp	r6, r7
 8003d36:	d900      	bls.n	8003d3a <__ssputs_r+0x86>
 8003d38:	463e      	mov	r6, r7
 8003d3a:	6820      	ldr	r0, [r4, #0]
 8003d3c:	4632      	mov	r2, r6
 8003d3e:	4641      	mov	r1, r8
 8003d40:	f000 faa8 	bl	8004294 <memmove>
 8003d44:	68a3      	ldr	r3, [r4, #8]
 8003d46:	1b9b      	subs	r3, r3, r6
 8003d48:	60a3      	str	r3, [r4, #8]
 8003d4a:	6823      	ldr	r3, [r4, #0]
 8003d4c:	4433      	add	r3, r6
 8003d4e:	6023      	str	r3, [r4, #0]
 8003d50:	2000      	movs	r0, #0
 8003d52:	e7db      	b.n	8003d0c <__ssputs_r+0x58>
 8003d54:	462a      	mov	r2, r5
 8003d56:	f000 fb97 	bl	8004488 <_realloc_r>
 8003d5a:	4606      	mov	r6, r0
 8003d5c:	2800      	cmp	r0, #0
 8003d5e:	d1e1      	bne.n	8003d24 <__ssputs_r+0x70>
 8003d60:	6921      	ldr	r1, [r4, #16]
 8003d62:	4650      	mov	r0, sl
 8003d64:	f000 fab0 	bl	80042c8 <_free_r>
 8003d68:	e7c7      	b.n	8003cfa <__ssputs_r+0x46>
	...

08003d6c <_svfiprintf_r>:
 8003d6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d70:	4698      	mov	r8, r3
 8003d72:	898b      	ldrh	r3, [r1, #12]
 8003d74:	061b      	lsls	r3, r3, #24
 8003d76:	b09d      	sub	sp, #116	; 0x74
 8003d78:	4607      	mov	r7, r0
 8003d7a:	460d      	mov	r5, r1
 8003d7c:	4614      	mov	r4, r2
 8003d7e:	d50e      	bpl.n	8003d9e <_svfiprintf_r+0x32>
 8003d80:	690b      	ldr	r3, [r1, #16]
 8003d82:	b963      	cbnz	r3, 8003d9e <_svfiprintf_r+0x32>
 8003d84:	2140      	movs	r1, #64	; 0x40
 8003d86:	f000 fb0b 	bl	80043a0 <_malloc_r>
 8003d8a:	6028      	str	r0, [r5, #0]
 8003d8c:	6128      	str	r0, [r5, #16]
 8003d8e:	b920      	cbnz	r0, 8003d9a <_svfiprintf_r+0x2e>
 8003d90:	230c      	movs	r3, #12
 8003d92:	603b      	str	r3, [r7, #0]
 8003d94:	f04f 30ff 	mov.w	r0, #4294967295
 8003d98:	e0d1      	b.n	8003f3e <_svfiprintf_r+0x1d2>
 8003d9a:	2340      	movs	r3, #64	; 0x40
 8003d9c:	616b      	str	r3, [r5, #20]
 8003d9e:	2300      	movs	r3, #0
 8003da0:	9309      	str	r3, [sp, #36]	; 0x24
 8003da2:	2320      	movs	r3, #32
 8003da4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003da8:	f8cd 800c 	str.w	r8, [sp, #12]
 8003dac:	2330      	movs	r3, #48	; 0x30
 8003dae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003f58 <_svfiprintf_r+0x1ec>
 8003db2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003db6:	f04f 0901 	mov.w	r9, #1
 8003dba:	4623      	mov	r3, r4
 8003dbc:	469a      	mov	sl, r3
 8003dbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003dc2:	b10a      	cbz	r2, 8003dc8 <_svfiprintf_r+0x5c>
 8003dc4:	2a25      	cmp	r2, #37	; 0x25
 8003dc6:	d1f9      	bne.n	8003dbc <_svfiprintf_r+0x50>
 8003dc8:	ebba 0b04 	subs.w	fp, sl, r4
 8003dcc:	d00b      	beq.n	8003de6 <_svfiprintf_r+0x7a>
 8003dce:	465b      	mov	r3, fp
 8003dd0:	4622      	mov	r2, r4
 8003dd2:	4629      	mov	r1, r5
 8003dd4:	4638      	mov	r0, r7
 8003dd6:	f7ff ff6d 	bl	8003cb4 <__ssputs_r>
 8003dda:	3001      	adds	r0, #1
 8003ddc:	f000 80aa 	beq.w	8003f34 <_svfiprintf_r+0x1c8>
 8003de0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003de2:	445a      	add	r2, fp
 8003de4:	9209      	str	r2, [sp, #36]	; 0x24
 8003de6:	f89a 3000 	ldrb.w	r3, [sl]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	f000 80a2 	beq.w	8003f34 <_svfiprintf_r+0x1c8>
 8003df0:	2300      	movs	r3, #0
 8003df2:	f04f 32ff 	mov.w	r2, #4294967295
 8003df6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003dfa:	f10a 0a01 	add.w	sl, sl, #1
 8003dfe:	9304      	str	r3, [sp, #16]
 8003e00:	9307      	str	r3, [sp, #28]
 8003e02:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003e06:	931a      	str	r3, [sp, #104]	; 0x68
 8003e08:	4654      	mov	r4, sl
 8003e0a:	2205      	movs	r2, #5
 8003e0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e10:	4851      	ldr	r0, [pc, #324]	; (8003f58 <_svfiprintf_r+0x1ec>)
 8003e12:	f7fc fa0d 	bl	8000230 <memchr>
 8003e16:	9a04      	ldr	r2, [sp, #16]
 8003e18:	b9d8      	cbnz	r0, 8003e52 <_svfiprintf_r+0xe6>
 8003e1a:	06d0      	lsls	r0, r2, #27
 8003e1c:	bf44      	itt	mi
 8003e1e:	2320      	movmi	r3, #32
 8003e20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003e24:	0711      	lsls	r1, r2, #28
 8003e26:	bf44      	itt	mi
 8003e28:	232b      	movmi	r3, #43	; 0x2b
 8003e2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003e2e:	f89a 3000 	ldrb.w	r3, [sl]
 8003e32:	2b2a      	cmp	r3, #42	; 0x2a
 8003e34:	d015      	beq.n	8003e62 <_svfiprintf_r+0xf6>
 8003e36:	9a07      	ldr	r2, [sp, #28]
 8003e38:	4654      	mov	r4, sl
 8003e3a:	2000      	movs	r0, #0
 8003e3c:	f04f 0c0a 	mov.w	ip, #10
 8003e40:	4621      	mov	r1, r4
 8003e42:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003e46:	3b30      	subs	r3, #48	; 0x30
 8003e48:	2b09      	cmp	r3, #9
 8003e4a:	d94e      	bls.n	8003eea <_svfiprintf_r+0x17e>
 8003e4c:	b1b0      	cbz	r0, 8003e7c <_svfiprintf_r+0x110>
 8003e4e:	9207      	str	r2, [sp, #28]
 8003e50:	e014      	b.n	8003e7c <_svfiprintf_r+0x110>
 8003e52:	eba0 0308 	sub.w	r3, r0, r8
 8003e56:	fa09 f303 	lsl.w	r3, r9, r3
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	9304      	str	r3, [sp, #16]
 8003e5e:	46a2      	mov	sl, r4
 8003e60:	e7d2      	b.n	8003e08 <_svfiprintf_r+0x9c>
 8003e62:	9b03      	ldr	r3, [sp, #12]
 8003e64:	1d19      	adds	r1, r3, #4
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	9103      	str	r1, [sp, #12]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	bfbb      	ittet	lt
 8003e6e:	425b      	neglt	r3, r3
 8003e70:	f042 0202 	orrlt.w	r2, r2, #2
 8003e74:	9307      	strge	r3, [sp, #28]
 8003e76:	9307      	strlt	r3, [sp, #28]
 8003e78:	bfb8      	it	lt
 8003e7a:	9204      	strlt	r2, [sp, #16]
 8003e7c:	7823      	ldrb	r3, [r4, #0]
 8003e7e:	2b2e      	cmp	r3, #46	; 0x2e
 8003e80:	d10c      	bne.n	8003e9c <_svfiprintf_r+0x130>
 8003e82:	7863      	ldrb	r3, [r4, #1]
 8003e84:	2b2a      	cmp	r3, #42	; 0x2a
 8003e86:	d135      	bne.n	8003ef4 <_svfiprintf_r+0x188>
 8003e88:	9b03      	ldr	r3, [sp, #12]
 8003e8a:	1d1a      	adds	r2, r3, #4
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	9203      	str	r2, [sp, #12]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	bfb8      	it	lt
 8003e94:	f04f 33ff 	movlt.w	r3, #4294967295
 8003e98:	3402      	adds	r4, #2
 8003e9a:	9305      	str	r3, [sp, #20]
 8003e9c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003f68 <_svfiprintf_r+0x1fc>
 8003ea0:	7821      	ldrb	r1, [r4, #0]
 8003ea2:	2203      	movs	r2, #3
 8003ea4:	4650      	mov	r0, sl
 8003ea6:	f7fc f9c3 	bl	8000230 <memchr>
 8003eaa:	b140      	cbz	r0, 8003ebe <_svfiprintf_r+0x152>
 8003eac:	2340      	movs	r3, #64	; 0x40
 8003eae:	eba0 000a 	sub.w	r0, r0, sl
 8003eb2:	fa03 f000 	lsl.w	r0, r3, r0
 8003eb6:	9b04      	ldr	r3, [sp, #16]
 8003eb8:	4303      	orrs	r3, r0
 8003eba:	3401      	adds	r4, #1
 8003ebc:	9304      	str	r3, [sp, #16]
 8003ebe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ec2:	4826      	ldr	r0, [pc, #152]	; (8003f5c <_svfiprintf_r+0x1f0>)
 8003ec4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003ec8:	2206      	movs	r2, #6
 8003eca:	f7fc f9b1 	bl	8000230 <memchr>
 8003ece:	2800      	cmp	r0, #0
 8003ed0:	d038      	beq.n	8003f44 <_svfiprintf_r+0x1d8>
 8003ed2:	4b23      	ldr	r3, [pc, #140]	; (8003f60 <_svfiprintf_r+0x1f4>)
 8003ed4:	bb1b      	cbnz	r3, 8003f1e <_svfiprintf_r+0x1b2>
 8003ed6:	9b03      	ldr	r3, [sp, #12]
 8003ed8:	3307      	adds	r3, #7
 8003eda:	f023 0307 	bic.w	r3, r3, #7
 8003ede:	3308      	adds	r3, #8
 8003ee0:	9303      	str	r3, [sp, #12]
 8003ee2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ee4:	4433      	add	r3, r6
 8003ee6:	9309      	str	r3, [sp, #36]	; 0x24
 8003ee8:	e767      	b.n	8003dba <_svfiprintf_r+0x4e>
 8003eea:	fb0c 3202 	mla	r2, ip, r2, r3
 8003eee:	460c      	mov	r4, r1
 8003ef0:	2001      	movs	r0, #1
 8003ef2:	e7a5      	b.n	8003e40 <_svfiprintf_r+0xd4>
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	3401      	adds	r4, #1
 8003ef8:	9305      	str	r3, [sp, #20]
 8003efa:	4619      	mov	r1, r3
 8003efc:	f04f 0c0a 	mov.w	ip, #10
 8003f00:	4620      	mov	r0, r4
 8003f02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003f06:	3a30      	subs	r2, #48	; 0x30
 8003f08:	2a09      	cmp	r2, #9
 8003f0a:	d903      	bls.n	8003f14 <_svfiprintf_r+0x1a8>
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d0c5      	beq.n	8003e9c <_svfiprintf_r+0x130>
 8003f10:	9105      	str	r1, [sp, #20]
 8003f12:	e7c3      	b.n	8003e9c <_svfiprintf_r+0x130>
 8003f14:	fb0c 2101 	mla	r1, ip, r1, r2
 8003f18:	4604      	mov	r4, r0
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e7f0      	b.n	8003f00 <_svfiprintf_r+0x194>
 8003f1e:	ab03      	add	r3, sp, #12
 8003f20:	9300      	str	r3, [sp, #0]
 8003f22:	462a      	mov	r2, r5
 8003f24:	4b0f      	ldr	r3, [pc, #60]	; (8003f64 <_svfiprintf_r+0x1f8>)
 8003f26:	a904      	add	r1, sp, #16
 8003f28:	4638      	mov	r0, r7
 8003f2a:	f3af 8000 	nop.w
 8003f2e:	1c42      	adds	r2, r0, #1
 8003f30:	4606      	mov	r6, r0
 8003f32:	d1d6      	bne.n	8003ee2 <_svfiprintf_r+0x176>
 8003f34:	89ab      	ldrh	r3, [r5, #12]
 8003f36:	065b      	lsls	r3, r3, #25
 8003f38:	f53f af2c 	bmi.w	8003d94 <_svfiprintf_r+0x28>
 8003f3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003f3e:	b01d      	add	sp, #116	; 0x74
 8003f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f44:	ab03      	add	r3, sp, #12
 8003f46:	9300      	str	r3, [sp, #0]
 8003f48:	462a      	mov	r2, r5
 8003f4a:	4b06      	ldr	r3, [pc, #24]	; (8003f64 <_svfiprintf_r+0x1f8>)
 8003f4c:	a904      	add	r1, sp, #16
 8003f4e:	4638      	mov	r0, r7
 8003f50:	f000 f87a 	bl	8004048 <_printf_i>
 8003f54:	e7eb      	b.n	8003f2e <_svfiprintf_r+0x1c2>
 8003f56:	bf00      	nop
 8003f58:	08005b98 	.word	0x08005b98
 8003f5c:	08005ba2 	.word	0x08005ba2
 8003f60:	00000000 	.word	0x00000000
 8003f64:	08003cb5 	.word	0x08003cb5
 8003f68:	08005b9e 	.word	0x08005b9e

08003f6c <_printf_common>:
 8003f6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f70:	4616      	mov	r6, r2
 8003f72:	4699      	mov	r9, r3
 8003f74:	688a      	ldr	r2, [r1, #8]
 8003f76:	690b      	ldr	r3, [r1, #16]
 8003f78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	bfb8      	it	lt
 8003f80:	4613      	movlt	r3, r2
 8003f82:	6033      	str	r3, [r6, #0]
 8003f84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003f88:	4607      	mov	r7, r0
 8003f8a:	460c      	mov	r4, r1
 8003f8c:	b10a      	cbz	r2, 8003f92 <_printf_common+0x26>
 8003f8e:	3301      	adds	r3, #1
 8003f90:	6033      	str	r3, [r6, #0]
 8003f92:	6823      	ldr	r3, [r4, #0]
 8003f94:	0699      	lsls	r1, r3, #26
 8003f96:	bf42      	ittt	mi
 8003f98:	6833      	ldrmi	r3, [r6, #0]
 8003f9a:	3302      	addmi	r3, #2
 8003f9c:	6033      	strmi	r3, [r6, #0]
 8003f9e:	6825      	ldr	r5, [r4, #0]
 8003fa0:	f015 0506 	ands.w	r5, r5, #6
 8003fa4:	d106      	bne.n	8003fb4 <_printf_common+0x48>
 8003fa6:	f104 0a19 	add.w	sl, r4, #25
 8003faa:	68e3      	ldr	r3, [r4, #12]
 8003fac:	6832      	ldr	r2, [r6, #0]
 8003fae:	1a9b      	subs	r3, r3, r2
 8003fb0:	42ab      	cmp	r3, r5
 8003fb2:	dc26      	bgt.n	8004002 <_printf_common+0x96>
 8003fb4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003fb8:	1e13      	subs	r3, r2, #0
 8003fba:	6822      	ldr	r2, [r4, #0]
 8003fbc:	bf18      	it	ne
 8003fbe:	2301      	movne	r3, #1
 8003fc0:	0692      	lsls	r2, r2, #26
 8003fc2:	d42b      	bmi.n	800401c <_printf_common+0xb0>
 8003fc4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003fc8:	4649      	mov	r1, r9
 8003fca:	4638      	mov	r0, r7
 8003fcc:	47c0      	blx	r8
 8003fce:	3001      	adds	r0, #1
 8003fd0:	d01e      	beq.n	8004010 <_printf_common+0xa4>
 8003fd2:	6823      	ldr	r3, [r4, #0]
 8003fd4:	68e5      	ldr	r5, [r4, #12]
 8003fd6:	6832      	ldr	r2, [r6, #0]
 8003fd8:	f003 0306 	and.w	r3, r3, #6
 8003fdc:	2b04      	cmp	r3, #4
 8003fde:	bf08      	it	eq
 8003fe0:	1aad      	subeq	r5, r5, r2
 8003fe2:	68a3      	ldr	r3, [r4, #8]
 8003fe4:	6922      	ldr	r2, [r4, #16]
 8003fe6:	bf0c      	ite	eq
 8003fe8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003fec:	2500      	movne	r5, #0
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	bfc4      	itt	gt
 8003ff2:	1a9b      	subgt	r3, r3, r2
 8003ff4:	18ed      	addgt	r5, r5, r3
 8003ff6:	2600      	movs	r6, #0
 8003ff8:	341a      	adds	r4, #26
 8003ffa:	42b5      	cmp	r5, r6
 8003ffc:	d11a      	bne.n	8004034 <_printf_common+0xc8>
 8003ffe:	2000      	movs	r0, #0
 8004000:	e008      	b.n	8004014 <_printf_common+0xa8>
 8004002:	2301      	movs	r3, #1
 8004004:	4652      	mov	r2, sl
 8004006:	4649      	mov	r1, r9
 8004008:	4638      	mov	r0, r7
 800400a:	47c0      	blx	r8
 800400c:	3001      	adds	r0, #1
 800400e:	d103      	bne.n	8004018 <_printf_common+0xac>
 8004010:	f04f 30ff 	mov.w	r0, #4294967295
 8004014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004018:	3501      	adds	r5, #1
 800401a:	e7c6      	b.n	8003faa <_printf_common+0x3e>
 800401c:	18e1      	adds	r1, r4, r3
 800401e:	1c5a      	adds	r2, r3, #1
 8004020:	2030      	movs	r0, #48	; 0x30
 8004022:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004026:	4422      	add	r2, r4
 8004028:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800402c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004030:	3302      	adds	r3, #2
 8004032:	e7c7      	b.n	8003fc4 <_printf_common+0x58>
 8004034:	2301      	movs	r3, #1
 8004036:	4622      	mov	r2, r4
 8004038:	4649      	mov	r1, r9
 800403a:	4638      	mov	r0, r7
 800403c:	47c0      	blx	r8
 800403e:	3001      	adds	r0, #1
 8004040:	d0e6      	beq.n	8004010 <_printf_common+0xa4>
 8004042:	3601      	adds	r6, #1
 8004044:	e7d9      	b.n	8003ffa <_printf_common+0x8e>
	...

08004048 <_printf_i>:
 8004048:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800404c:	7e0f      	ldrb	r7, [r1, #24]
 800404e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004050:	2f78      	cmp	r7, #120	; 0x78
 8004052:	4691      	mov	r9, r2
 8004054:	4680      	mov	r8, r0
 8004056:	460c      	mov	r4, r1
 8004058:	469a      	mov	sl, r3
 800405a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800405e:	d807      	bhi.n	8004070 <_printf_i+0x28>
 8004060:	2f62      	cmp	r7, #98	; 0x62
 8004062:	d80a      	bhi.n	800407a <_printf_i+0x32>
 8004064:	2f00      	cmp	r7, #0
 8004066:	f000 80d8 	beq.w	800421a <_printf_i+0x1d2>
 800406a:	2f58      	cmp	r7, #88	; 0x58
 800406c:	f000 80a3 	beq.w	80041b6 <_printf_i+0x16e>
 8004070:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004074:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004078:	e03a      	b.n	80040f0 <_printf_i+0xa8>
 800407a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800407e:	2b15      	cmp	r3, #21
 8004080:	d8f6      	bhi.n	8004070 <_printf_i+0x28>
 8004082:	a101      	add	r1, pc, #4	; (adr r1, 8004088 <_printf_i+0x40>)
 8004084:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004088:	080040e1 	.word	0x080040e1
 800408c:	080040f5 	.word	0x080040f5
 8004090:	08004071 	.word	0x08004071
 8004094:	08004071 	.word	0x08004071
 8004098:	08004071 	.word	0x08004071
 800409c:	08004071 	.word	0x08004071
 80040a0:	080040f5 	.word	0x080040f5
 80040a4:	08004071 	.word	0x08004071
 80040a8:	08004071 	.word	0x08004071
 80040ac:	08004071 	.word	0x08004071
 80040b0:	08004071 	.word	0x08004071
 80040b4:	08004201 	.word	0x08004201
 80040b8:	08004125 	.word	0x08004125
 80040bc:	080041e3 	.word	0x080041e3
 80040c0:	08004071 	.word	0x08004071
 80040c4:	08004071 	.word	0x08004071
 80040c8:	08004223 	.word	0x08004223
 80040cc:	08004071 	.word	0x08004071
 80040d0:	08004125 	.word	0x08004125
 80040d4:	08004071 	.word	0x08004071
 80040d8:	08004071 	.word	0x08004071
 80040dc:	080041eb 	.word	0x080041eb
 80040e0:	682b      	ldr	r3, [r5, #0]
 80040e2:	1d1a      	adds	r2, r3, #4
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	602a      	str	r2, [r5, #0]
 80040e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80040ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80040f0:	2301      	movs	r3, #1
 80040f2:	e0a3      	b.n	800423c <_printf_i+0x1f4>
 80040f4:	6820      	ldr	r0, [r4, #0]
 80040f6:	6829      	ldr	r1, [r5, #0]
 80040f8:	0606      	lsls	r6, r0, #24
 80040fa:	f101 0304 	add.w	r3, r1, #4
 80040fe:	d50a      	bpl.n	8004116 <_printf_i+0xce>
 8004100:	680e      	ldr	r6, [r1, #0]
 8004102:	602b      	str	r3, [r5, #0]
 8004104:	2e00      	cmp	r6, #0
 8004106:	da03      	bge.n	8004110 <_printf_i+0xc8>
 8004108:	232d      	movs	r3, #45	; 0x2d
 800410a:	4276      	negs	r6, r6
 800410c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004110:	485e      	ldr	r0, [pc, #376]	; (800428c <_printf_i+0x244>)
 8004112:	230a      	movs	r3, #10
 8004114:	e019      	b.n	800414a <_printf_i+0x102>
 8004116:	680e      	ldr	r6, [r1, #0]
 8004118:	602b      	str	r3, [r5, #0]
 800411a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800411e:	bf18      	it	ne
 8004120:	b236      	sxthne	r6, r6
 8004122:	e7ef      	b.n	8004104 <_printf_i+0xbc>
 8004124:	682b      	ldr	r3, [r5, #0]
 8004126:	6820      	ldr	r0, [r4, #0]
 8004128:	1d19      	adds	r1, r3, #4
 800412a:	6029      	str	r1, [r5, #0]
 800412c:	0601      	lsls	r1, r0, #24
 800412e:	d501      	bpl.n	8004134 <_printf_i+0xec>
 8004130:	681e      	ldr	r6, [r3, #0]
 8004132:	e002      	b.n	800413a <_printf_i+0xf2>
 8004134:	0646      	lsls	r6, r0, #25
 8004136:	d5fb      	bpl.n	8004130 <_printf_i+0xe8>
 8004138:	881e      	ldrh	r6, [r3, #0]
 800413a:	4854      	ldr	r0, [pc, #336]	; (800428c <_printf_i+0x244>)
 800413c:	2f6f      	cmp	r7, #111	; 0x6f
 800413e:	bf0c      	ite	eq
 8004140:	2308      	moveq	r3, #8
 8004142:	230a      	movne	r3, #10
 8004144:	2100      	movs	r1, #0
 8004146:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800414a:	6865      	ldr	r5, [r4, #4]
 800414c:	60a5      	str	r5, [r4, #8]
 800414e:	2d00      	cmp	r5, #0
 8004150:	bfa2      	ittt	ge
 8004152:	6821      	ldrge	r1, [r4, #0]
 8004154:	f021 0104 	bicge.w	r1, r1, #4
 8004158:	6021      	strge	r1, [r4, #0]
 800415a:	b90e      	cbnz	r6, 8004160 <_printf_i+0x118>
 800415c:	2d00      	cmp	r5, #0
 800415e:	d04d      	beq.n	80041fc <_printf_i+0x1b4>
 8004160:	4615      	mov	r5, r2
 8004162:	fbb6 f1f3 	udiv	r1, r6, r3
 8004166:	fb03 6711 	mls	r7, r3, r1, r6
 800416a:	5dc7      	ldrb	r7, [r0, r7]
 800416c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004170:	4637      	mov	r7, r6
 8004172:	42bb      	cmp	r3, r7
 8004174:	460e      	mov	r6, r1
 8004176:	d9f4      	bls.n	8004162 <_printf_i+0x11a>
 8004178:	2b08      	cmp	r3, #8
 800417a:	d10b      	bne.n	8004194 <_printf_i+0x14c>
 800417c:	6823      	ldr	r3, [r4, #0]
 800417e:	07de      	lsls	r6, r3, #31
 8004180:	d508      	bpl.n	8004194 <_printf_i+0x14c>
 8004182:	6923      	ldr	r3, [r4, #16]
 8004184:	6861      	ldr	r1, [r4, #4]
 8004186:	4299      	cmp	r1, r3
 8004188:	bfde      	ittt	le
 800418a:	2330      	movle	r3, #48	; 0x30
 800418c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004190:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004194:	1b52      	subs	r2, r2, r5
 8004196:	6122      	str	r2, [r4, #16]
 8004198:	f8cd a000 	str.w	sl, [sp]
 800419c:	464b      	mov	r3, r9
 800419e:	aa03      	add	r2, sp, #12
 80041a0:	4621      	mov	r1, r4
 80041a2:	4640      	mov	r0, r8
 80041a4:	f7ff fee2 	bl	8003f6c <_printf_common>
 80041a8:	3001      	adds	r0, #1
 80041aa:	d14c      	bne.n	8004246 <_printf_i+0x1fe>
 80041ac:	f04f 30ff 	mov.w	r0, #4294967295
 80041b0:	b004      	add	sp, #16
 80041b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041b6:	4835      	ldr	r0, [pc, #212]	; (800428c <_printf_i+0x244>)
 80041b8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80041bc:	6829      	ldr	r1, [r5, #0]
 80041be:	6823      	ldr	r3, [r4, #0]
 80041c0:	f851 6b04 	ldr.w	r6, [r1], #4
 80041c4:	6029      	str	r1, [r5, #0]
 80041c6:	061d      	lsls	r5, r3, #24
 80041c8:	d514      	bpl.n	80041f4 <_printf_i+0x1ac>
 80041ca:	07df      	lsls	r7, r3, #31
 80041cc:	bf44      	itt	mi
 80041ce:	f043 0320 	orrmi.w	r3, r3, #32
 80041d2:	6023      	strmi	r3, [r4, #0]
 80041d4:	b91e      	cbnz	r6, 80041de <_printf_i+0x196>
 80041d6:	6823      	ldr	r3, [r4, #0]
 80041d8:	f023 0320 	bic.w	r3, r3, #32
 80041dc:	6023      	str	r3, [r4, #0]
 80041de:	2310      	movs	r3, #16
 80041e0:	e7b0      	b.n	8004144 <_printf_i+0xfc>
 80041e2:	6823      	ldr	r3, [r4, #0]
 80041e4:	f043 0320 	orr.w	r3, r3, #32
 80041e8:	6023      	str	r3, [r4, #0]
 80041ea:	2378      	movs	r3, #120	; 0x78
 80041ec:	4828      	ldr	r0, [pc, #160]	; (8004290 <_printf_i+0x248>)
 80041ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80041f2:	e7e3      	b.n	80041bc <_printf_i+0x174>
 80041f4:	0659      	lsls	r1, r3, #25
 80041f6:	bf48      	it	mi
 80041f8:	b2b6      	uxthmi	r6, r6
 80041fa:	e7e6      	b.n	80041ca <_printf_i+0x182>
 80041fc:	4615      	mov	r5, r2
 80041fe:	e7bb      	b.n	8004178 <_printf_i+0x130>
 8004200:	682b      	ldr	r3, [r5, #0]
 8004202:	6826      	ldr	r6, [r4, #0]
 8004204:	6961      	ldr	r1, [r4, #20]
 8004206:	1d18      	adds	r0, r3, #4
 8004208:	6028      	str	r0, [r5, #0]
 800420a:	0635      	lsls	r5, r6, #24
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	d501      	bpl.n	8004214 <_printf_i+0x1cc>
 8004210:	6019      	str	r1, [r3, #0]
 8004212:	e002      	b.n	800421a <_printf_i+0x1d2>
 8004214:	0670      	lsls	r0, r6, #25
 8004216:	d5fb      	bpl.n	8004210 <_printf_i+0x1c8>
 8004218:	8019      	strh	r1, [r3, #0]
 800421a:	2300      	movs	r3, #0
 800421c:	6123      	str	r3, [r4, #16]
 800421e:	4615      	mov	r5, r2
 8004220:	e7ba      	b.n	8004198 <_printf_i+0x150>
 8004222:	682b      	ldr	r3, [r5, #0]
 8004224:	1d1a      	adds	r2, r3, #4
 8004226:	602a      	str	r2, [r5, #0]
 8004228:	681d      	ldr	r5, [r3, #0]
 800422a:	6862      	ldr	r2, [r4, #4]
 800422c:	2100      	movs	r1, #0
 800422e:	4628      	mov	r0, r5
 8004230:	f7fb fffe 	bl	8000230 <memchr>
 8004234:	b108      	cbz	r0, 800423a <_printf_i+0x1f2>
 8004236:	1b40      	subs	r0, r0, r5
 8004238:	6060      	str	r0, [r4, #4]
 800423a:	6863      	ldr	r3, [r4, #4]
 800423c:	6123      	str	r3, [r4, #16]
 800423e:	2300      	movs	r3, #0
 8004240:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004244:	e7a8      	b.n	8004198 <_printf_i+0x150>
 8004246:	6923      	ldr	r3, [r4, #16]
 8004248:	462a      	mov	r2, r5
 800424a:	4649      	mov	r1, r9
 800424c:	4640      	mov	r0, r8
 800424e:	47d0      	blx	sl
 8004250:	3001      	adds	r0, #1
 8004252:	d0ab      	beq.n	80041ac <_printf_i+0x164>
 8004254:	6823      	ldr	r3, [r4, #0]
 8004256:	079b      	lsls	r3, r3, #30
 8004258:	d413      	bmi.n	8004282 <_printf_i+0x23a>
 800425a:	68e0      	ldr	r0, [r4, #12]
 800425c:	9b03      	ldr	r3, [sp, #12]
 800425e:	4298      	cmp	r0, r3
 8004260:	bfb8      	it	lt
 8004262:	4618      	movlt	r0, r3
 8004264:	e7a4      	b.n	80041b0 <_printf_i+0x168>
 8004266:	2301      	movs	r3, #1
 8004268:	4632      	mov	r2, r6
 800426a:	4649      	mov	r1, r9
 800426c:	4640      	mov	r0, r8
 800426e:	47d0      	blx	sl
 8004270:	3001      	adds	r0, #1
 8004272:	d09b      	beq.n	80041ac <_printf_i+0x164>
 8004274:	3501      	adds	r5, #1
 8004276:	68e3      	ldr	r3, [r4, #12]
 8004278:	9903      	ldr	r1, [sp, #12]
 800427a:	1a5b      	subs	r3, r3, r1
 800427c:	42ab      	cmp	r3, r5
 800427e:	dcf2      	bgt.n	8004266 <_printf_i+0x21e>
 8004280:	e7eb      	b.n	800425a <_printf_i+0x212>
 8004282:	2500      	movs	r5, #0
 8004284:	f104 0619 	add.w	r6, r4, #25
 8004288:	e7f5      	b.n	8004276 <_printf_i+0x22e>
 800428a:	bf00      	nop
 800428c:	08005ba9 	.word	0x08005ba9
 8004290:	08005bba 	.word	0x08005bba

08004294 <memmove>:
 8004294:	4288      	cmp	r0, r1
 8004296:	b510      	push	{r4, lr}
 8004298:	eb01 0402 	add.w	r4, r1, r2
 800429c:	d902      	bls.n	80042a4 <memmove+0x10>
 800429e:	4284      	cmp	r4, r0
 80042a0:	4623      	mov	r3, r4
 80042a2:	d807      	bhi.n	80042b4 <memmove+0x20>
 80042a4:	1e43      	subs	r3, r0, #1
 80042a6:	42a1      	cmp	r1, r4
 80042a8:	d008      	beq.n	80042bc <memmove+0x28>
 80042aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80042ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80042b2:	e7f8      	b.n	80042a6 <memmove+0x12>
 80042b4:	4402      	add	r2, r0
 80042b6:	4601      	mov	r1, r0
 80042b8:	428a      	cmp	r2, r1
 80042ba:	d100      	bne.n	80042be <memmove+0x2a>
 80042bc:	bd10      	pop	{r4, pc}
 80042be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80042c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80042c6:	e7f7      	b.n	80042b8 <memmove+0x24>

080042c8 <_free_r>:
 80042c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80042ca:	2900      	cmp	r1, #0
 80042cc:	d044      	beq.n	8004358 <_free_r+0x90>
 80042ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042d2:	9001      	str	r0, [sp, #4]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	f1a1 0404 	sub.w	r4, r1, #4
 80042da:	bfb8      	it	lt
 80042dc:	18e4      	addlt	r4, r4, r3
 80042de:	f000 f913 	bl	8004508 <__malloc_lock>
 80042e2:	4a1e      	ldr	r2, [pc, #120]	; (800435c <_free_r+0x94>)
 80042e4:	9801      	ldr	r0, [sp, #4]
 80042e6:	6813      	ldr	r3, [r2, #0]
 80042e8:	b933      	cbnz	r3, 80042f8 <_free_r+0x30>
 80042ea:	6063      	str	r3, [r4, #4]
 80042ec:	6014      	str	r4, [r2, #0]
 80042ee:	b003      	add	sp, #12
 80042f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80042f4:	f000 b90e 	b.w	8004514 <__malloc_unlock>
 80042f8:	42a3      	cmp	r3, r4
 80042fa:	d908      	bls.n	800430e <_free_r+0x46>
 80042fc:	6825      	ldr	r5, [r4, #0]
 80042fe:	1961      	adds	r1, r4, r5
 8004300:	428b      	cmp	r3, r1
 8004302:	bf01      	itttt	eq
 8004304:	6819      	ldreq	r1, [r3, #0]
 8004306:	685b      	ldreq	r3, [r3, #4]
 8004308:	1949      	addeq	r1, r1, r5
 800430a:	6021      	streq	r1, [r4, #0]
 800430c:	e7ed      	b.n	80042ea <_free_r+0x22>
 800430e:	461a      	mov	r2, r3
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	b10b      	cbz	r3, 8004318 <_free_r+0x50>
 8004314:	42a3      	cmp	r3, r4
 8004316:	d9fa      	bls.n	800430e <_free_r+0x46>
 8004318:	6811      	ldr	r1, [r2, #0]
 800431a:	1855      	adds	r5, r2, r1
 800431c:	42a5      	cmp	r5, r4
 800431e:	d10b      	bne.n	8004338 <_free_r+0x70>
 8004320:	6824      	ldr	r4, [r4, #0]
 8004322:	4421      	add	r1, r4
 8004324:	1854      	adds	r4, r2, r1
 8004326:	42a3      	cmp	r3, r4
 8004328:	6011      	str	r1, [r2, #0]
 800432a:	d1e0      	bne.n	80042ee <_free_r+0x26>
 800432c:	681c      	ldr	r4, [r3, #0]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	6053      	str	r3, [r2, #4]
 8004332:	4421      	add	r1, r4
 8004334:	6011      	str	r1, [r2, #0]
 8004336:	e7da      	b.n	80042ee <_free_r+0x26>
 8004338:	d902      	bls.n	8004340 <_free_r+0x78>
 800433a:	230c      	movs	r3, #12
 800433c:	6003      	str	r3, [r0, #0]
 800433e:	e7d6      	b.n	80042ee <_free_r+0x26>
 8004340:	6825      	ldr	r5, [r4, #0]
 8004342:	1961      	adds	r1, r4, r5
 8004344:	428b      	cmp	r3, r1
 8004346:	bf04      	itt	eq
 8004348:	6819      	ldreq	r1, [r3, #0]
 800434a:	685b      	ldreq	r3, [r3, #4]
 800434c:	6063      	str	r3, [r4, #4]
 800434e:	bf04      	itt	eq
 8004350:	1949      	addeq	r1, r1, r5
 8004352:	6021      	streq	r1, [r4, #0]
 8004354:	6054      	str	r4, [r2, #4]
 8004356:	e7ca      	b.n	80042ee <_free_r+0x26>
 8004358:	b003      	add	sp, #12
 800435a:	bd30      	pop	{r4, r5, pc}
 800435c:	200001b8 	.word	0x200001b8

08004360 <sbrk_aligned>:
 8004360:	b570      	push	{r4, r5, r6, lr}
 8004362:	4e0e      	ldr	r6, [pc, #56]	; (800439c <sbrk_aligned+0x3c>)
 8004364:	460c      	mov	r4, r1
 8004366:	6831      	ldr	r1, [r6, #0]
 8004368:	4605      	mov	r5, r0
 800436a:	b911      	cbnz	r1, 8004372 <sbrk_aligned+0x12>
 800436c:	f000 f8bc 	bl	80044e8 <_sbrk_r>
 8004370:	6030      	str	r0, [r6, #0]
 8004372:	4621      	mov	r1, r4
 8004374:	4628      	mov	r0, r5
 8004376:	f000 f8b7 	bl	80044e8 <_sbrk_r>
 800437a:	1c43      	adds	r3, r0, #1
 800437c:	d00a      	beq.n	8004394 <sbrk_aligned+0x34>
 800437e:	1cc4      	adds	r4, r0, #3
 8004380:	f024 0403 	bic.w	r4, r4, #3
 8004384:	42a0      	cmp	r0, r4
 8004386:	d007      	beq.n	8004398 <sbrk_aligned+0x38>
 8004388:	1a21      	subs	r1, r4, r0
 800438a:	4628      	mov	r0, r5
 800438c:	f000 f8ac 	bl	80044e8 <_sbrk_r>
 8004390:	3001      	adds	r0, #1
 8004392:	d101      	bne.n	8004398 <sbrk_aligned+0x38>
 8004394:	f04f 34ff 	mov.w	r4, #4294967295
 8004398:	4620      	mov	r0, r4
 800439a:	bd70      	pop	{r4, r5, r6, pc}
 800439c:	200001bc 	.word	0x200001bc

080043a0 <_malloc_r>:
 80043a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043a4:	1ccd      	adds	r5, r1, #3
 80043a6:	f025 0503 	bic.w	r5, r5, #3
 80043aa:	3508      	adds	r5, #8
 80043ac:	2d0c      	cmp	r5, #12
 80043ae:	bf38      	it	cc
 80043b0:	250c      	movcc	r5, #12
 80043b2:	2d00      	cmp	r5, #0
 80043b4:	4607      	mov	r7, r0
 80043b6:	db01      	blt.n	80043bc <_malloc_r+0x1c>
 80043b8:	42a9      	cmp	r1, r5
 80043ba:	d905      	bls.n	80043c8 <_malloc_r+0x28>
 80043bc:	230c      	movs	r3, #12
 80043be:	603b      	str	r3, [r7, #0]
 80043c0:	2600      	movs	r6, #0
 80043c2:	4630      	mov	r0, r6
 80043c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043c8:	4e2e      	ldr	r6, [pc, #184]	; (8004484 <_malloc_r+0xe4>)
 80043ca:	f000 f89d 	bl	8004508 <__malloc_lock>
 80043ce:	6833      	ldr	r3, [r6, #0]
 80043d0:	461c      	mov	r4, r3
 80043d2:	bb34      	cbnz	r4, 8004422 <_malloc_r+0x82>
 80043d4:	4629      	mov	r1, r5
 80043d6:	4638      	mov	r0, r7
 80043d8:	f7ff ffc2 	bl	8004360 <sbrk_aligned>
 80043dc:	1c43      	adds	r3, r0, #1
 80043de:	4604      	mov	r4, r0
 80043e0:	d14d      	bne.n	800447e <_malloc_r+0xde>
 80043e2:	6834      	ldr	r4, [r6, #0]
 80043e4:	4626      	mov	r6, r4
 80043e6:	2e00      	cmp	r6, #0
 80043e8:	d140      	bne.n	800446c <_malloc_r+0xcc>
 80043ea:	6823      	ldr	r3, [r4, #0]
 80043ec:	4631      	mov	r1, r6
 80043ee:	4638      	mov	r0, r7
 80043f0:	eb04 0803 	add.w	r8, r4, r3
 80043f4:	f000 f878 	bl	80044e8 <_sbrk_r>
 80043f8:	4580      	cmp	r8, r0
 80043fa:	d13a      	bne.n	8004472 <_malloc_r+0xd2>
 80043fc:	6821      	ldr	r1, [r4, #0]
 80043fe:	3503      	adds	r5, #3
 8004400:	1a6d      	subs	r5, r5, r1
 8004402:	f025 0503 	bic.w	r5, r5, #3
 8004406:	3508      	adds	r5, #8
 8004408:	2d0c      	cmp	r5, #12
 800440a:	bf38      	it	cc
 800440c:	250c      	movcc	r5, #12
 800440e:	4629      	mov	r1, r5
 8004410:	4638      	mov	r0, r7
 8004412:	f7ff ffa5 	bl	8004360 <sbrk_aligned>
 8004416:	3001      	adds	r0, #1
 8004418:	d02b      	beq.n	8004472 <_malloc_r+0xd2>
 800441a:	6823      	ldr	r3, [r4, #0]
 800441c:	442b      	add	r3, r5
 800441e:	6023      	str	r3, [r4, #0]
 8004420:	e00e      	b.n	8004440 <_malloc_r+0xa0>
 8004422:	6822      	ldr	r2, [r4, #0]
 8004424:	1b52      	subs	r2, r2, r5
 8004426:	d41e      	bmi.n	8004466 <_malloc_r+0xc6>
 8004428:	2a0b      	cmp	r2, #11
 800442a:	d916      	bls.n	800445a <_malloc_r+0xba>
 800442c:	1961      	adds	r1, r4, r5
 800442e:	42a3      	cmp	r3, r4
 8004430:	6025      	str	r5, [r4, #0]
 8004432:	bf18      	it	ne
 8004434:	6059      	strne	r1, [r3, #4]
 8004436:	6863      	ldr	r3, [r4, #4]
 8004438:	bf08      	it	eq
 800443a:	6031      	streq	r1, [r6, #0]
 800443c:	5162      	str	r2, [r4, r5]
 800443e:	604b      	str	r3, [r1, #4]
 8004440:	4638      	mov	r0, r7
 8004442:	f104 060b 	add.w	r6, r4, #11
 8004446:	f000 f865 	bl	8004514 <__malloc_unlock>
 800444a:	f026 0607 	bic.w	r6, r6, #7
 800444e:	1d23      	adds	r3, r4, #4
 8004450:	1af2      	subs	r2, r6, r3
 8004452:	d0b6      	beq.n	80043c2 <_malloc_r+0x22>
 8004454:	1b9b      	subs	r3, r3, r6
 8004456:	50a3      	str	r3, [r4, r2]
 8004458:	e7b3      	b.n	80043c2 <_malloc_r+0x22>
 800445a:	6862      	ldr	r2, [r4, #4]
 800445c:	42a3      	cmp	r3, r4
 800445e:	bf0c      	ite	eq
 8004460:	6032      	streq	r2, [r6, #0]
 8004462:	605a      	strne	r2, [r3, #4]
 8004464:	e7ec      	b.n	8004440 <_malloc_r+0xa0>
 8004466:	4623      	mov	r3, r4
 8004468:	6864      	ldr	r4, [r4, #4]
 800446a:	e7b2      	b.n	80043d2 <_malloc_r+0x32>
 800446c:	4634      	mov	r4, r6
 800446e:	6876      	ldr	r6, [r6, #4]
 8004470:	e7b9      	b.n	80043e6 <_malloc_r+0x46>
 8004472:	230c      	movs	r3, #12
 8004474:	603b      	str	r3, [r7, #0]
 8004476:	4638      	mov	r0, r7
 8004478:	f000 f84c 	bl	8004514 <__malloc_unlock>
 800447c:	e7a1      	b.n	80043c2 <_malloc_r+0x22>
 800447e:	6025      	str	r5, [r4, #0]
 8004480:	e7de      	b.n	8004440 <_malloc_r+0xa0>
 8004482:	bf00      	nop
 8004484:	200001b8 	.word	0x200001b8

08004488 <_realloc_r>:
 8004488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800448c:	4680      	mov	r8, r0
 800448e:	4614      	mov	r4, r2
 8004490:	460e      	mov	r6, r1
 8004492:	b921      	cbnz	r1, 800449e <_realloc_r+0x16>
 8004494:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004498:	4611      	mov	r1, r2
 800449a:	f7ff bf81 	b.w	80043a0 <_malloc_r>
 800449e:	b92a      	cbnz	r2, 80044ac <_realloc_r+0x24>
 80044a0:	f7ff ff12 	bl	80042c8 <_free_r>
 80044a4:	4625      	mov	r5, r4
 80044a6:	4628      	mov	r0, r5
 80044a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80044ac:	f000 f838 	bl	8004520 <_malloc_usable_size_r>
 80044b0:	4284      	cmp	r4, r0
 80044b2:	4607      	mov	r7, r0
 80044b4:	d802      	bhi.n	80044bc <_realloc_r+0x34>
 80044b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80044ba:	d812      	bhi.n	80044e2 <_realloc_r+0x5a>
 80044bc:	4621      	mov	r1, r4
 80044be:	4640      	mov	r0, r8
 80044c0:	f7ff ff6e 	bl	80043a0 <_malloc_r>
 80044c4:	4605      	mov	r5, r0
 80044c6:	2800      	cmp	r0, #0
 80044c8:	d0ed      	beq.n	80044a6 <_realloc_r+0x1e>
 80044ca:	42bc      	cmp	r4, r7
 80044cc:	4622      	mov	r2, r4
 80044ce:	4631      	mov	r1, r6
 80044d0:	bf28      	it	cs
 80044d2:	463a      	movcs	r2, r7
 80044d4:	f7ff fba4 	bl	8003c20 <memcpy>
 80044d8:	4631      	mov	r1, r6
 80044da:	4640      	mov	r0, r8
 80044dc:	f7ff fef4 	bl	80042c8 <_free_r>
 80044e0:	e7e1      	b.n	80044a6 <_realloc_r+0x1e>
 80044e2:	4635      	mov	r5, r6
 80044e4:	e7df      	b.n	80044a6 <_realloc_r+0x1e>
	...

080044e8 <_sbrk_r>:
 80044e8:	b538      	push	{r3, r4, r5, lr}
 80044ea:	4d06      	ldr	r5, [pc, #24]	; (8004504 <_sbrk_r+0x1c>)
 80044ec:	2300      	movs	r3, #0
 80044ee:	4604      	mov	r4, r0
 80044f0:	4608      	mov	r0, r1
 80044f2:	602b      	str	r3, [r5, #0]
 80044f4:	f7fc fb76 	bl	8000be4 <_sbrk>
 80044f8:	1c43      	adds	r3, r0, #1
 80044fa:	d102      	bne.n	8004502 <_sbrk_r+0x1a>
 80044fc:	682b      	ldr	r3, [r5, #0]
 80044fe:	b103      	cbz	r3, 8004502 <_sbrk_r+0x1a>
 8004500:	6023      	str	r3, [r4, #0]
 8004502:	bd38      	pop	{r3, r4, r5, pc}
 8004504:	200001c0 	.word	0x200001c0

08004508 <__malloc_lock>:
 8004508:	4801      	ldr	r0, [pc, #4]	; (8004510 <__malloc_lock+0x8>)
 800450a:	f000 b811 	b.w	8004530 <__retarget_lock_acquire_recursive>
 800450e:	bf00      	nop
 8004510:	200001c4 	.word	0x200001c4

08004514 <__malloc_unlock>:
 8004514:	4801      	ldr	r0, [pc, #4]	; (800451c <__malloc_unlock+0x8>)
 8004516:	f000 b80c 	b.w	8004532 <__retarget_lock_release_recursive>
 800451a:	bf00      	nop
 800451c:	200001c4 	.word	0x200001c4

08004520 <_malloc_usable_size_r>:
 8004520:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004524:	1f18      	subs	r0, r3, #4
 8004526:	2b00      	cmp	r3, #0
 8004528:	bfbc      	itt	lt
 800452a:	580b      	ldrlt	r3, [r1, r0]
 800452c:	18c0      	addlt	r0, r0, r3
 800452e:	4770      	bx	lr

08004530 <__retarget_lock_acquire_recursive>:
 8004530:	4770      	bx	lr

08004532 <__retarget_lock_release_recursive>:
 8004532:	4770      	bx	lr

08004534 <_init>:
 8004534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004536:	bf00      	nop
 8004538:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800453a:	bc08      	pop	{r3}
 800453c:	469e      	mov	lr, r3
 800453e:	4770      	bx	lr

08004540 <_fini>:
 8004540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004542:	bf00      	nop
 8004544:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004546:	bc08      	pop	{r3}
 8004548:	469e      	mov	lr, r3
 800454a:	4770      	bx	lr
