{"Rajagopalan Desikan": [0, ["Distributed Microarchitectural Protocols in the TRIPS Prototype Processor", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Robert G. McDonald", "Rajagopalan Desikan", "Saurabh Drolia", "M. S. Govindan", "Paul Gratz", "Divya Gulati", "Heather Hanson", "Changkyu Kim", "Haiming Liu", "Nitya Ranganathan", "Simha Sethumadhavan", "Sadia Sharif", "Premkishore Shivakumar", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/MICRO.2006.19", 12, "micro", 2006]], "Jonathan Adams": [0, ["Yield-Aware Cache Architectures", ["Serkan Ozdemir", "Debjit Sinha", "Gokhan Memik", "Jonathan Adams", "Hai Zhou"], "https://doi.org/10.1109/MICRO.2006.52", 11, "micro", 2006]], "James Laudon": [0, ["Fair Queuing Memory Systems", ["Kyle J. Nesbit", "Nidhi Aggarwal", "James Laudon", "James E. Smith"], "https://doi.org/10.1109/MICRO.2006.24", 15, "micro", 2006]], "Keshavan Varadarajan": [0, ["Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions", ["Keshavan Varadarajan", "S. K. Nandy", "Vishal Sharda", "Bharadwaj Amrutur", "Ravi R. Iyer", "Srihari Makineni", "Donald Newell"], "https://doi.org/10.1109/MICRO.2006.38", 10, "micro", 2006]], "Gokhan Memik": [0, ["Yield-Aware Cache Architectures", ["Serkan Ozdemir", "Debjit Sinha", "Gokhan Memik", "Jonathan Adams", "Hai Zhou"], "https://doi.org/10.1109/MICRO.2006.52", 11, "micro", 2006]], "Sadasivan Shankar": [0, ["Die Stacking (3D) Microarchitecture", ["Bryan Black", "Murali Annavaram", "Ned Brekelbaum", "John DeVale", "Lei Jiang", "Gabriel H. Loh", "Don McCaule", "Patrick Morrow", "Donald W. Nelson", "Daniel Pantuso", "Paul Reed", "Jeff Rupley", "Sadasivan Shankar", "John Paul Shen", "Clair Webb"], "https://doi.org/10.1109/MICRO.2006.18", 11, "micro", 2006]], "Haiming Liu": [0, ["Distributed Microarchitectural Protocols in the TRIPS Prototype Processor", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Robert G. McDonald", "Rajagopalan Desikan", "Saurabh Drolia", "M. S. Govindan", "Paul Gratz", "Divya Gulati", "Heather Hanson", "Changkyu Kim", "Haiming Liu", "Nitya Ranganathan", "Simha Sethumadhavan", "Sadia Sharif", "Premkishore Shivakumar", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/MICRO.2006.19", 12, "micro", 2006]], "Simha Sethumadhavan": [0, ["Distributed Microarchitectural Protocols in the TRIPS Prototype Processor", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Robert G. McDonald", "Rajagopalan Desikan", "Saurabh Drolia", "M. S. Govindan", "Paul Gratz", "Divya Gulati", "Heather Hanson", "Changkyu Kim", "Haiming Liu", "Nitya Ranganathan", "Simha Sethumadhavan", "Sadia Sharif", "Premkishore Shivakumar", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/MICRO.2006.19", 12, "micro", 2006]], "Saurabh Drolia": [0, ["Distributed Microarchitectural Protocols in the TRIPS Prototype Processor", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Robert G. McDonald", "Rajagopalan Desikan", "Saurabh Drolia", "M. S. Govindan", "Paul Gratz", "Divya Gulati", "Heather Hanson", "Changkyu Kim", "Haiming Liu", "Nitya Ranganathan", "Simha Sethumadhavan", "Sadia Sharif", "Premkishore Shivakumar", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/MICRO.2006.19", 12, "micro", 2006]], "Jean-Francois Collard": [0, ["Exploiting Fine-Grained Data Parallelism with Chip Multiprocessors and Fast Barriers", ["Jack Sampson", "Ruben Gonzalez", "Jean-Francois Collard", "Norman P. Jouppi", "Michael S. Schlansker", "Brad Calder"], "https://doi.org/10.1109/MICRO.2006.23", 12, "micro", 2006]], "Ibrahim Hur": [1.264382198939984e-08, ["Memory Prefetching Using Adaptive Stream Detection", ["Ibrahim Hur", "Calvin Lin"], "https://doi.org/10.1109/MICRO.2006.32", 12, "micro", 2006]], "Clair Webb": [0, ["Die Stacking (3D) Microarchitecture", ["Bryan Black", "Murali Annavaram", "Ned Brekelbaum", "John DeVale", "Lei Jiang", "Gabriel H. Loh", "Don McCaule", "Patrick Morrow", "Donald W. Nelson", "Daniel Pantuso", "Paul Reed", "Jeff Rupley", "Sadasivan Shankar", "John Paul Shen", "Clair Webb"], "https://doi.org/10.1109/MICRO.2006.18", 11, "micro", 2006]], "Anne Bracy": [0, ["Serialization-Aware Mini-Graphs: Performance with Fewer Resources", ["Anne Bracy", "Amir Roth"], "https://doi.org/10.1109/MICRO.2006.45", 14, "micro", 2006]], "Changkyu Kim": [0.9941879659891129, ["Distributed Microarchitectural Protocols in the TRIPS Prototype Processor", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Robert G. McDonald", "Rajagopalan Desikan", "Saurabh Drolia", "M. S. Govindan", "Paul Gratz", "Divya Gulati", "Heather Hanson", "Changkyu Kim", "Haiming Liu", "Nitya Ranganathan", "Simha Sethumadhavan", "Sadia Sharif", "Premkishore Shivakumar", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/MICRO.2006.19", 12, "micro", 2006]], "Cheng Wang": [0.002650905924383551, ["LIFT: A Low-Overhead Practical Information Flow Tracking System for Detecting Security Attacks", ["Feng Qin", "Cheng Wang", "Zhenmin Li", "Ho-Seop Kim", "Yuanyuan Zhou", "Youfeng Wu"], "https://doi.org/10.1109/MICRO.2006.29", 14, "micro", 2006]], "Daniel Pantuso": [0, ["Die Stacking (3D) Microarchitecture", ["Bryan Black", "Murali Annavaram", "Ned Brekelbaum", "John DeVale", "Lei Jiang", "Gabriel H. Loh", "Don McCaule", "Patrick Morrow", "Donald W. Nelson", "Daniel Pantuso", "Paul Reed", "Jeff Rupley", "Sadasivan Shankar", "John Paul Shen", "Clair Webb"], "https://doi.org/10.1109/MICRO.2006.18", 11, "micro", 2006]], "Mark Heffernan": [0, ["Data-Dependency Graph Transformations for Superblock Scheduling", ["Mark Heffernan", "Kent D. Wilken", "Ghassan Shobaki"], "https://doi.org/10.1109/MICRO.2006.16", 12, "micro", 2006]], "Chita R. Das": [0, ["ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers", ["Chrysostomos Nicopoulos", "Dongkook Park", "Jongman Kim", "Narayanan Vijaykrishnan", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2006.50", 14, "micro", 2006]], "Ghassan Shobaki": [0, ["Data-Dependency Graph Transformations for Superblock Scheduling", ["Mark Heffernan", "Kent D. Wilken", "Ghassan Shobaki"], "https://doi.org/10.1109/MICRO.2006.16", 12, "micro", 2006]], "Yves Lhuillier": [0, ["CAPSULE: Hardware-Assisted Parallel Execution of Component-Based Programs", ["Pierre Palatin", "Yves Lhuillier", "Olivier Temam"], "https://doi.org/10.1109/MICRO.2006.13", 12, "micro", 2006]], "Adam Stoler": [0, ["Support for High-Frequency Streaming in CMPs", ["Ram Rangan", "Neil Vachharajani", "Adam Stoler", "Guilherme Ottoni", "David I. August", "George Z. N. Cai"], "https://doi.org/10.1109/MICRO.2006.47", 14, "micro", 2006]], "Sangyeun Cho": [0.9954122602939606, ["Managing Distributed, Shared L2 Caches through OS-Level Page Allocation", ["Sangyeun Cho", "Lei Jin"], "https://doi.org/10.1109/MICRO.2006.31", 14, "micro", 2006]], "Jose F. Martinez": [0, ["Leveraging Optical Technology in Future Bus-based Chip Multiprocessors", ["Nevin Kirman", "Meyrem Kirman", "Rajeev K. Dokania", "Jose F. Martinez", "Alyssa B. Apsel", "Matthew A. Watkins", "David H. Albonesi"], "https://doi.org/10.1109/MICRO.2006.28", 12, "micro", 2006]], "Ranjith Subramanian": [0, ["Adaptive Caches: Effective Shaping of Cache Behavior to Workloads", ["Ranjith Subramanian", "Yannis Smaragdakis", "Gabriel H. Loh"], "https://doi.org/10.1109/MICRO.2006.7", 12, "micro", 2006]], "Guilherme Ottoni": [0, ["Support for High-Frequency Streaming in CMPs", ["Ram Rangan", "Neil Vachharajani", "Adam Stoler", "Guilherme Ottoni", "David I. August", "George Z. N. Cai"], "https://doi.org/10.1109/MICRO.2006.47", 14, "micro", 2006]], "Amir Roth": [0, ["Serialization-Aware Mini-Graphs: Performance with Fewer Resources", ["Anne Bracy", "Amir Roth"], "https://doi.org/10.1109/MICRO.2006.45", 14, "micro", 2006], ["NoSQ: Store-Load Communication without a Store Queue", ["Tingting Sha", "Milo M. K. Martin", "Amir Roth"], "https://doi.org/10.1109/MICRO.2006.39", 12, "micro", 2006]], "Doug Burger": [0, ["Merging Head and Tail Duplication for Convergent Hyperblock Formation", ["Bertrand A. Maher", "Aaron Smith", "Doug Burger", "Kathryn S. McKinley"], "https://doi.org/10.1109/MICRO.2006.34", 12, "micro", 2006], ["Dataflow Predication", ["Aaron Smith", "Ramadass Nagarajan", "Karthikeyan Sankaralingam", "Robert G. McDonald", "Doug Burger", "Stephen W. Keckler", "Kathryn S. McKinley"], "https://doi.org/10.1109/MICRO.2006.17", 14, "micro", 2006], ["Distributed Microarchitectural Protocols in the TRIPS Prototype Processor", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Robert G. McDonald", "Rajagopalan Desikan", "Saurabh Drolia", "M. S. Govindan", "Paul Gratz", "Divya Gulati", "Heather Hanson", "Changkyu Kim", "Haiming Liu", "Nitya Ranganathan", "Simha Sethumadhavan", "Sadia Sharif", "Premkishore Shivakumar", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/MICRO.2006.19", 12, "micro", 2006]], "Fayez Mohamood": [0, ["A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design", ["Fayez Mohamood", "Michael B. Healy", "Sung Kyu Lim", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2006.5", 12, "micro", 2006]], "Babak Falsafi": [0, ["Reunion: Complexity-Effective Multicore Redundancy", ["Jared C. Smolens", "Brian T. Gold", "Babak Falsafi", "James C. Hoe"], "https://doi.org/10.1109/MICRO.2006.42", 12, "micro", 2006]], "Daniel Chaver": [0, ["DMDC: Delayed Memory Dependence Checking through Age-Based Filtering", ["Fernando Castro", "Luis Pinuel", "Daniel Chaver", "Manuel Prieto", "Michael C. Huang", "Francisco Tirado"], "https://doi.org/10.1109/MICRO.2006.21", 12, "micro", 2006]], "Ho-Seop Kim": [0.7559263557195663, ["LIFT: A Low-Overhead Practical Information Flow Tracking System for Detecting Security Attacks", ["Feng Qin", "Cheng Wang", "Zhenmin Li", "Ho-Seop Kim", "Yuanyuan Zhou", "Youfeng Wu"], "https://doi.org/10.1109/MICRO.2006.29", 14, "micro", 2006]], "Mazin S. Yousif": [0, ["ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers", ["Chrysostomos Nicopoulos", "Dongkook Park", "Jongman Kim", "Narayanan Vijaykrishnan", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2006.50", 14, "micro", 2006]], "Debjit Sinha": [0, ["Yield-Aware Cache Architectures", ["Serkan Ozdemir", "Debjit Sinha", "Gokhan Memik", "Jonathan Adams", "Hai Zhou"], "https://doi.org/10.1109/MICRO.2006.52", 11, "micro", 2006]], "James E. Smith": [0, ["Fair Queuing Memory Systems", ["Kyle J. Nesbit", "Nidhi Aggarwal", "James Laudon", "James E. Smith"], "https://doi.org/10.1109/MICRO.2006.24", 15, "micro", 2006]], "Manuel Prieto": [0, ["DMDC: Delayed Memory Dependence Checking through Age-Based Filtering", ["Fernando Castro", "Luis Pinuel", "Daniel Chaver", "Manuel Prieto", "Michael C. Huang", "Francisco Tirado"], "https://doi.org/10.1109/MICRO.2006.21", 12, "micro", 2006]], "P. J. Joseph": [0, ["A Predictive Performance Model for Superscalar Processors", ["P. J. Joseph", "Kapil Vaswani", "Matthew J. Thazhuthaveetil"], "https://doi.org/10.1109/MICRO.2006.6", 10, "micro", 2006]], "Pin Zhou": [0, ["PathExpander: Architectural Support for Increasing the Path Coverage of Dynamic Bug Detection", ["Shan Lu", "Pin Zhou", "Wei Liu", "Yuanyuan Zhou", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2006.40", 15, "micro", 2006]], "Ron Gabor": [0, ["Fairness and Throughput in Switch on Event Multithreading", ["Ron Gabor", "Shlomo Weiss", "Avi Mendelson"], "https://doi.org/10.1109/MICRO.2006.25", 12, "micro", 2006]], "John Paul Shen": [0, ["Die Stacking (3D) Microarchitecture", ["Bryan Black", "Murali Annavaram", "Ned Brekelbaum", "John DeVale", "Lei Jiang", "Gabriel H. Loh", "Don McCaule", "Patrick Morrow", "Donald W. Nelson", "Daniel Pantuso", "Paul Reed", "Jeff Rupley", "Sadasivan Shankar", "John Paul Shen", "Clair Webb"], "https://doi.org/10.1109/MICRO.2006.18", 11, "micro", 2006]], "Samantika Subramaniam": [0, ["Fire-and-Forget: Load/Store Scheduling with No Store Queue at All", ["Samantika Subramaniam", "Gabriel H. Loh"], "https://doi.org/10.1109/MICRO.2006.26", 12, "micro", 2006]], "Donald W. Nelson": [0, ["Die Stacking (3D) Microarchitecture", ["Bryan Black", "Murali Annavaram", "Ned Brekelbaum", "John DeVale", "Lei Jiang", "Gabriel H. Loh", "Don McCaule", "Patrick Morrow", "Donald W. Nelson", "Daniel Pantuso", "Paul Reed", "Jeff Rupley", "Sadasivan Shankar", "John Paul Shen", "Clair Webb"], "https://doi.org/10.1109/MICRO.2006.18", 11, "micro", 2006]], "Lei Jiang": [0, ["Die Stacking (3D) Microarchitecture", ["Bryan Black", "Murali Annavaram", "Ned Brekelbaum", "John DeVale", "Lei Jiang", "Gabriel H. Loh", "Don McCaule", "Patrick Morrow", "Donald W. Nelson", "Daniel Pantuso", "Paul Reed", "Jeff Rupley", "Sadasivan Shankar", "John Paul Shen", "Clair Webb"], "https://doi.org/10.1109/MICRO.2006.18", 11, "micro", 2006]], "Serkan Ozdemir": [0, ["Yield-Aware Cache Architectures", ["Serkan Ozdemir", "Debjit Sinha", "Gokhan Memik", "Jonathan Adams", "Hai Zhou"], "https://doi.org/10.1109/MICRO.2006.52", 11, "micro", 2006]], "Jared C. Smolens": [0, ["Reunion: Complexity-Effective Multicore Redundancy", ["Jared C. Smolens", "Brian T. Gold", "Babak Falsafi", "James C. Hoe"], "https://doi.org/10.1109/MICRO.2006.42", 12, "micro", 2006]], "Fernando Castro": [0, ["DMDC: Delayed Memory Dependence Checking through Age-Based Filtering", ["Fernando Castro", "Luis Pinuel", "Daniel Chaver", "Manuel Prieto", "Michael C. Huang", "Francisco Tirado"], "https://doi.org/10.1109/MICRO.2006.21", 12, "micro", 2006]], "Jack Sampson": [0, ["Exploiting Fine-Grained Data Parallelism with Chip Multiprocessors and Fast Barriers", ["Jack Sampson", "Ruben Gonzalez", "Jean-Francois Collard", "Norman P. Jouppi", "Michael S. Schlansker", "Brad Calder"], "https://doi.org/10.1109/MICRO.2006.23", 12, "micro", 2006]], "Premkishore Shivakumar": [0, ["Distributed Microarchitectural Protocols in the TRIPS Prototype Processor", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Robert G. McDonald", "Rajagopalan Desikan", "Saurabh Drolia", "M. S. Govindan", "Paul Gratz", "Divya Gulati", "Heather Hanson", "Changkyu Kim", "Haiming Liu", "Nitya Ranganathan", "Simha Sethumadhavan", "Sadia Sharif", "Premkishore Shivakumar", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/MICRO.2006.19", 12, "micro", 2006]], "Weidong Shi": [0, ["Authentication Control Point and Its Implications For Secure Processor Design", ["Weidong Shi", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2006.11", 10, "micro", 2006]], "Calvin Lin": [0, ["Memory Prefetching Using Adaptive Stream Detection", ["Ibrahim Hur", "Calvin Lin"], "https://doi.org/10.1109/MICRO.2006.32", 12, "micro", 2006]], "Li-Shiuan Peh": [0, ["In-Network Cache Coherence", ["Noel Eisley", "Li-Shiuan Peh", "Li Shang"], "https://doi.org/10.1109/MICRO.2006.27", 12, "micro", 2006]], "Brian T. Gold": [0, ["Reunion: Complexity-Effective Multicore Redundancy", ["Jared C. Smolens", "Brian T. Gold", "Babak Falsafi", "James C. Hoe"], "https://doi.org/10.1109/MICRO.2006.42", 12, "micro", 2006]], "Michael S. Schlansker": [0, ["Exploiting Fine-Grained Data Parallelism with Chip Multiprocessors and Fast Barriers", ["Jack Sampson", "Ruben Gonzalez", "Jean-Francois Collard", "Norman P. Jouppi", "Michael S. Schlansker", "Brad Calder"], "https://doi.org/10.1109/MICRO.2006.23", 12, "micro", 2006]], "Olivier Temam": [0, ["CAPSULE: Hardware-Assisted Parallel Execution of Component-Based Programs", ["Pierre Palatin", "Yves Lhuillier", "Olivier Temam"], "https://doi.org/10.1109/MICRO.2006.13", 12, "micro", 2006]], "Li Shang": [0, ["In-Network Cache Coherence", ["Noel Eisley", "Li-Shiuan Peh", "Li Shang"], "https://doi.org/10.1109/MICRO.2006.27", 12, "micro", 2006]], "Jongman Kim": [0.917623907327652, ["ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers", ["Chrysostomos Nicopoulos", "Dongkook Park", "Jongman Kim", "Narayanan Vijaykrishnan", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2006.50", 14, "micro", 2006]], "Onur Mutlu": [0, ["Diverge-Merge Processor (DMP): Dynamic Predicated Execution of Complex Control-Flow Graphs Based on Frequently Executed Paths", ["Hyesoon Kim", "Jose A. Joao", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2006.20", 12, "micro", 2006]], "Yuanyuan Zhou": [0, ["PathExpander: Architectural Support for Increasing the Path Coverage of Dynamic Bug Detection", ["Shan Lu", "Pin Zhou", "Wei Liu", "Yuanyuan Zhou", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2006.40", 15, "micro", 2006], ["LIFT: A Low-Overhead Practical Information Flow Tracking System for Detecting Security Attacks", ["Feng Qin", "Cheng Wang", "Zhenmin Li", "Ho-Seop Kim", "Yuanyuan Zhou", "Youfeng Wu"], "https://doi.org/10.1109/MICRO.2006.29", 14, "micro", 2006]], "Matthew A. Watkins": [0, ["Leveraging Optical Technology in Future Bus-based Chip Multiprocessors", ["Nevin Kirman", "Meyrem Kirman", "Rajeev K. Dokania", "Jose F. Martinez", "Alyssa B. Apsel", "Matthew A. Watkins", "David H. Albonesi"], "https://doi.org/10.1109/MICRO.2006.28", 12, "micro", 2006]], "Stephen W. Keckler": [0, ["Dataflow Predication", ["Aaron Smith", "Ramadass Nagarajan", "Karthikeyan Sankaralingam", "Robert G. McDonald", "Doug Burger", "Stephen W. Keckler", "Kathryn S. McKinley"], "https://doi.org/10.1109/MICRO.2006.17", 14, "micro", 2006], ["Distributed Microarchitectural Protocols in the TRIPS Prototype Processor", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Robert G. McDonald", "Rajagopalan Desikan", "Saurabh Drolia", "M. S. Govindan", "Paul Gratz", "Divya Gulati", "Heather Hanson", "Changkyu Kim", "Haiming Liu", "Nitya Ranganathan", "Simha Sethumadhavan", "Sadia Sharif", "Premkishore Shivakumar", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/MICRO.2006.19", 12, "micro", 2006]], "Neil Vachharajani": [0, ["Support for High-Frequency Streaming in CMPs", ["Ram Rangan", "Neil Vachharajani", "Adam Stoler", "Guilherme Ottoni", "David I. August", "George Z. N. Cai"], "https://doi.org/10.1109/MICRO.2006.47", 14, "micro", 2006]], "Mohamed I. Elmasry": [0, ["Dynamic Standby Prediction for Leakage Tolerant Microprocessor Functional Units", ["Ahmed Youssef", "Mohab Anis", "Mohamed I. Elmasry"], "https://doi.org/10.1109/MICRO.2006.22", 14, "micro", 2006]], "Canturk Isci": [0, ["An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget", ["Canturk Isci", "Alper Buyuktosunoglu", "Chen-Yong Cher", "Pradip Bose", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2006.8", 12, "micro", 2006], ["Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management", ["Canturk Isci", "Gilberto Contreras", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2006.30", 12, "micro", 2006]], "Vishal Sharda": [0, ["Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions", ["Keshavan Varadarajan", "S. K. Nandy", "Vishal Sharda", "Bharadwaj Amrutur", "Ravi R. Iyer", "Srihari Makineni", "Donald Newell"], "https://doi.org/10.1109/MICRO.2006.38", 10, "micro", 2006]], "Aaron Smith": [0, ["Merging Head and Tail Duplication for Convergent Hyperblock Formation", ["Bertrand A. Maher", "Aaron Smith", "Doug Burger", "Kathryn S. McKinley"], "https://doi.org/10.1109/MICRO.2006.34", 12, "micro", 2006], ["Dataflow Predication", ["Aaron Smith", "Ramadass Nagarajan", "Karthikeyan Sankaralingam", "Robert G. McDonald", "Doug Burger", "Stephen W. Keckler", "Kathryn S. McKinley"], "https://doi.org/10.1109/MICRO.2006.17", 14, "micro", 2006]], "Kyle J. Nesbit": [0, ["Fair Queuing Memory Systems", ["Kyle J. Nesbit", "Nidhi Aggarwal", "James Laudon", "James E. Smith"], "https://doi.org/10.1109/MICRO.2006.24", 15, "micro", 2006]], "Francisco Tirado": [0, ["DMDC: Delayed Memory Dependence Checking through Age-Based Filtering", ["Fernando Castro", "Luis Pinuel", "Daniel Chaver", "Manuel Prieto", "Michael C. Huang", "Francisco Tirado"], "https://doi.org/10.1109/MICRO.2006.21", 12, "micro", 2006]], "David A. Wood": [0, ["ASR: Adaptive Selective Replication for CMP Caches", ["Bradford M. Beckmann", "Michael R. Marty", "David A. Wood"], "https://doi.org/10.1109/MICRO.2006.10", 12, "micro", 2006]], "Abhishek Tiwari": [0, ["Phoenix: Detecting and Recovering from Permanent Processor Design Bugs with Programmable Hardware", ["Smruti R. Sarangi", "Abhishek Tiwari", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2006.41", 12, "micro", 2006]], "Jeff Rupley": [0, ["Die Stacking (3D) Microarchitecture", ["Bryan Black", "Murali Annavaram", "Ned Brekelbaum", "John DeVale", "Lei Jiang", "Gabriel H. Loh", "Don McCaule", "Patrick Morrow", "Donald W. Nelson", "Daniel Pantuso", "Paul Reed", "Jeff Rupley", "Sadasivan Shankar", "John Paul Shen", "Clair Webb"], "https://doi.org/10.1109/MICRO.2006.18", 11, "micro", 2006]], "Lei Jin": [0.001596404006704688, ["Managing Distributed, Shared L2 Caches through OS-Level Page Allocation", ["Sangyeun Cho", "Lei Jin"], "https://doi.org/10.1109/MICRO.2006.31", 14, "micro", 2006]], "David M. Brooks": [0, ["Mitigating the Impact of Process Variations on Processor Register Files and Execution Units", ["Xiaoyao Liang", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2006.37", 11, "micro", 2006]], "Chen-Yong Cher": [0, ["An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget", ["Canturk Isci", "Alper Buyuktosunoglu", "Chen-Yong Cher", "Pradip Bose", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2006.8", 12, "micro", 2006]], "Ali-Reza Adl-Tabatabai": [0, ["Architectural Support for Software Transactional Memory", ["Bratin Saha", "Ali-Reza Adl-Tabatabai", "Quinn Jacobson"], "https://doi.org/10.1109/MICRO.2006.9", 12, "micro", 2006]], "Avi Mendelson": [0, ["Fairness and Throughput in Switch on Event Multithreading", ["Ron Gabor", "Shlomo Weiss", "Avi Mendelson"], "https://doi.org/10.1109/MICRO.2006.25", 12, "micro", 2006]], "Alper Buyuktosunoglu": [0, ["An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget", ["Canturk Isci", "Alper Buyuktosunoglu", "Chen-Yong Cher", "Pradip Bose", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2006.8", 12, "micro", 2006]], "Santosh Pande": [0, ["Using Branch Correlation to Identify Infeasible Paths for Anomaly Detection", ["Xiaotong Zhuang", "Tao Zhang", "Santosh Pande"], "https://doi.org/10.1109/MICRO.2006.48", 10, "micro", 2006], ["Memory Protection through Dynamic Access Control", ["Kun Zhang", "Tao Zhang", "Santosh Pande"], "https://doi.org/10.1109/MICRO.2006.33", 12, "micro", 2006]], "M. S. Govindan": [0, ["Distributed Microarchitectural Protocols in the TRIPS Prototype Processor", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Robert G. McDonald", "Rajagopalan Desikan", "Saurabh Drolia", "M. S. Govindan", "Paul Gratz", "Divya Gulati", "Heather Hanson", "Changkyu Kim", "Haiming Liu", "Nitya Ranganathan", "Simha Sethumadhavan", "Sadia Sharif", "Premkishore Shivakumar", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/MICRO.2006.19", 12, "micro", 2006]], "Paul Reed": [0, ["Die Stacking (3D) Microarchitecture", ["Bryan Black", "Murali Annavaram", "Ned Brekelbaum", "John DeVale", "Lei Jiang", "Gabriel H. Loh", "Don McCaule", "Patrick Morrow", "Donald W. Nelson", "Daniel Pantuso", "Paul Reed", "Jeff Rupley", "Sadasivan Shankar", "John Paul Shen", "Clair Webb"], "https://doi.org/10.1109/MICRO.2006.18", 11, "micro", 2006]], "Tao Zhang": [0, ["Using Branch Correlation to Identify Infeasible Paths for Anomaly Detection", ["Xiaotong Zhuang", "Tao Zhang", "Santosh Pande"], "https://doi.org/10.1109/MICRO.2006.48", 10, "micro", 2006], ["Memory Protection through Dynamic Access Control", ["Kun Zhang", "Tao Zhang", "Santosh Pande"], "https://doi.org/10.1109/MICRO.2006.33", 12, "micro", 2006]], "Hai Zhou": [0, ["Yield-Aware Cache Architectures", ["Serkan Ozdemir", "Debjit Sinha", "Gokhan Memik", "Jonathan Adams", "Hai Zhou"], "https://doi.org/10.1109/MICRO.2006.52", 11, "micro", 2006]], "Bradford M. Beckmann": [0, ["ASR: Adaptive Selective Replication for CMP Caches", ["Bradford M. Beckmann", "Michael R. Marty", "David A. Wood"], "https://doi.org/10.1109/MICRO.2006.10", 12, "micro", 2006]], "James Tuck": [0, ["Scalable Cache Miss Handling for High Memory-Level Parallelism", ["James Tuck", "Luis Ceze", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2006.44", 14, "micro", 2006]], "John DeVale": [0, ["Die Stacking (3D) Microarchitecture", ["Bryan Black", "Murali Annavaram", "Ned Brekelbaum", "John DeVale", "Lei Jiang", "Gabriel H. Loh", "Don McCaule", "Patrick Morrow", "Donald W. Nelson", "Daniel Pantuso", "Paul Reed", "Jeff Rupley", "Sadasivan Shankar", "John Paul Shen", "Clair Webb"], "https://doi.org/10.1109/MICRO.2006.18", 11, "micro", 2006]], "Wei Liu": [0, ["PathExpander: Architectural Support for Increasing the Path Coverage of Dynamic Bug Detection", ["Shan Lu", "Pin Zhou", "Wei Liu", "Yuanyuan Zhou", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2006.40", 15, "micro", 2006]], "Heather Hanson": [0, ["Distributed Microarchitectural Protocols in the TRIPS Prototype Processor", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Robert G. McDonald", "Rajagopalan Desikan", "Saurabh Drolia", "M. S. Govindan", "Paul Gratz", "Divya Gulati", "Heather Hanson", "Changkyu Kim", "Haiming Liu", "Nitya Ranganathan", "Simha Sethumadhavan", "Sadia Sharif", "Premkishore Shivakumar", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/MICRO.2006.19", 12, "micro", 2006]], "Mohab Anis": [0, ["Dynamic Standby Prediction for Leakage Tolerant Microprocessor Functional Units", ["Ahmed Youssef", "Mohab Anis", "Mohamed I. Elmasry"], "https://doi.org/10.1109/MICRO.2006.22", 14, "micro", 2006]], "Nitya Ranganathan": [0, ["Distributed Microarchitectural Protocols in the TRIPS Prototype Processor", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Robert G. McDonald", "Rajagopalan Desikan", "Saurabh Drolia", "M. S. Govindan", "Paul Gratz", "Divya Gulati", "Heather Hanson", "Changkyu Kim", "Haiming Liu", "Nitya Ranganathan", "Simha Sethumadhavan", "Sadia Sharif", "Premkishore Shivakumar", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/MICRO.2006.19", 12, "micro", 2006]], "Timothy Sherwood": [0, ["Virtually Pipelined Network Memory", ["Banit Agrawal", "Timothy Sherwood"], "https://doi.org/10.1109/MICRO.2006.51", 11, "micro", 2006]], "Xiaoyao Liang": [0, ["Mitigating the Impact of Process Variations on Processor Register Files and Execution Units", ["Xiaoyao Liang", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2006.37", 11, "micro", 2006]], "Youfeng Wu": [1.0021792888892378e-06, ["LIFT: A Low-Overhead Practical Information Flow Tracking System for Detecting Security Attacks", ["Feng Qin", "Cheng Wang", "Zhenmin Li", "Ho-Seop Kim", "Yuanyuan Zhou", "Youfeng Wu"], "https://doi.org/10.1109/MICRO.2006.29", 14, "micro", 2006]], "Mark D. Hill": [0, ["Coherence Ordering for Ring-based Chip Multiprocessors", ["Michael R. Marty", "Mark D. Hill"], "https://doi.org/10.1109/MICRO.2006.14", 12, "micro", 2006]], "Shlomo Weiss": [0, ["Fairness and Throughput in Switch on Event Multithreading", ["Ron Gabor", "Shlomo Weiss", "Avi Mendelson"], "https://doi.org/10.1109/MICRO.2006.25", 12, "micro", 2006]], "Patrick Morrow": [0, ["Die Stacking (3D) Microarchitecture", ["Bryan Black", "Murali Annavaram", "Ned Brekelbaum", "John DeVale", "Lei Jiang", "Gabriel H. Loh", "Don McCaule", "Patrick Morrow", "Donald W. Nelson", "Daniel Pantuso", "Paul Reed", "Jeff Rupley", "Sadasivan Shankar", "John Paul Shen", "Clair Webb"], "https://doi.org/10.1109/MICRO.2006.18", 11, "micro", 2006]], "Kathryn S. McKinley": [0, ["Merging Head and Tail Duplication for Convergent Hyperblock Formation", ["Bertrand A. Maher", "Aaron Smith", "Doug Burger", "Kathryn S. McKinley"], "https://doi.org/10.1109/MICRO.2006.34", 12, "micro", 2006], ["Dataflow Predication", ["Aaron Smith", "Ramadass Nagarajan", "Karthikeyan Sankaralingam", "Robert G. McDonald", "Doug Burger", "Stephen W. Keckler", "Kathryn S. McKinley"], "https://doi.org/10.1109/MICRO.2006.17", 14, "micro", 2006]], "Narayanan Vijaykrishnan": [0, ["ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers", ["Chrysostomos Nicopoulos", "Dongkook Park", "Jongman Kim", "Narayanan Vijaykrishnan", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2006.50", 14, "micro", 2006]], "Divya Gulati": [0, ["Distributed Microarchitectural Protocols in the TRIPS Prototype Processor", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Robert G. McDonald", "Rajagopalan Desikan", "Saurabh Drolia", "M. S. Govindan", "Paul Gratz", "Divya Gulati", "Heather Hanson", "Changkyu Kim", "Haiming Liu", "Nitya Ranganathan", "Simha Sethumadhavan", "Sadia Sharif", "Premkishore Shivakumar", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/MICRO.2006.19", 12, "micro", 2006]], "Jose A. Joao": [0, ["Diverge-Merge Processor (DMP): Dynamic Predicated Execution of Complex Control-Flow Graphs Based on Frequently Executed Paths", ["Hyesoon Kim", "Jose A. Joao", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2006.20", 12, "micro", 2006]], "Shan Lu": [0, ["PathExpander: Architectural Support for Increasing the Path Coverage of Dynamic Bug Detection", ["Shan Lu", "Pin Zhou", "Wei Liu", "Yuanyuan Zhou", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2006.40", 15, "micro", 2006]], "Banit Agrawal": [0, ["Virtually Pipelined Network Memory", ["Banit Agrawal", "Timothy Sherwood"], "https://doi.org/10.1109/MICRO.2006.51", 11, "micro", 2006]], "Ravi R. Iyer": [0, ["Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions", ["Keshavan Varadarajan", "S. K. Nandy", "Vishal Sharda", "Bharadwaj Amrutur", "Ravi R. Iyer", "Srihari Makineni", "Donald Newell"], "https://doi.org/10.1109/MICRO.2006.38", 10, "micro", 2006]], "Bharadwaj Amrutur": [0, ["Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions", ["Keshavan Varadarajan", "S. K. Nandy", "Vishal Sharda", "Bharadwaj Amrutur", "Ravi R. Iyer", "Srihari Makineni", "Donald Newell"], "https://doi.org/10.1109/MICRO.2006.38", 10, "micro", 2006]], "Kapil Vaswani": [0, ["A Predictive Performance Model for Superscalar Processors", ["P. J. Joseph", "Kapil Vaswani", "Matthew J. Thazhuthaveetil"], "https://doi.org/10.1109/MICRO.2006.6", 10, "micro", 2006]], "Bryan Black": [0, ["Die Stacking (3D) Microarchitecture", ["Bryan Black", "Murali Annavaram", "Ned Brekelbaum", "John DeVale", "Lei Jiang", "Gabriel H. Loh", "Don McCaule", "Patrick Morrow", "Donald W. Nelson", "Daniel Pantuso", "Paul Reed", "Jeff Rupley", "Sadasivan Shankar", "John Paul Shen", "Clair Webb"], "https://doi.org/10.1109/MICRO.2006.18", 11, "micro", 2006]], "Yannis Smaragdakis": [0, ["Adaptive Caches: Effective Shaping of Cache Behavior to Workloads", ["Ranjith Subramanian", "Yannis Smaragdakis", "Gabriel H. Loh"], "https://doi.org/10.1109/MICRO.2006.7", 12, "micro", 2006]], "Norman P. Jouppi": [0, ["Exploiting Fine-Grained Data Parallelism with Chip Multiprocessors and Fast Barriers", ["Jack Sampson", "Ruben Gonzalez", "Jean-Francois Collard", "Norman P. Jouppi", "Michael S. Schlansker", "Brad Calder"], "https://doi.org/10.1109/MICRO.2006.23", 12, "micro", 2006]], "Chrysostomos Nicopoulos": [0, ["ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers", ["Chrysostomos Nicopoulos", "Dongkook Park", "Jongman Kim", "Narayanan Vijaykrishnan", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2006.50", 14, "micro", 2006]], "Murali Annavaram": [0, ["Die Stacking (3D) Microarchitecture", ["Bryan Black", "Murali Annavaram", "Ned Brekelbaum", "John DeVale", "Lei Jiang", "Gabriel H. Loh", "Don McCaule", "Patrick Morrow", "Donald W. Nelson", "Daniel Pantuso", "Paul Reed", "Jeff Rupley", "Sadasivan Shankar", "John Paul Shen", "Clair Webb"], "https://doi.org/10.1109/MICRO.2006.18", 11, "micro", 2006]], "Gabriel H. Loh": [0, ["Fire-and-Forget: Load/Store Scheduling with No Store Queue at All", ["Samantika Subramaniam", "Gabriel H. Loh"], "https://doi.org/10.1109/MICRO.2006.26", 12, "micro", 2006], ["Adaptive Caches: Effective Shaping of Cache Behavior to Workloads", ["Ranjith Subramanian", "Yannis Smaragdakis", "Gabriel H. Loh"], "https://doi.org/10.1109/MICRO.2006.7", 12, "micro", 2006], ["Die Stacking (3D) Microarchitecture", ["Bryan Black", "Murali Annavaram", "Ned Brekelbaum", "John DeVale", "Lei Jiang", "Gabriel H. Loh", "Don McCaule", "Patrick Morrow", "Donald W. Nelson", "Daniel Pantuso", "Paul Reed", "Jeff Rupley", "Sadasivan Shankar", "John Paul Shen", "Clair Webb"], "https://doi.org/10.1109/MICRO.2006.18", 11, "micro", 2006]], "Ramadass Nagarajan": [0, ["Dataflow Predication", ["Aaron Smith", "Ramadass Nagarajan", "Karthikeyan Sankaralingam", "Robert G. McDonald", "Doug Burger", "Stephen W. Keckler", "Kathryn S. McKinley"], "https://doi.org/10.1109/MICRO.2006.17", 14, "micro", 2006], ["Distributed Microarchitectural Protocols in the TRIPS Prototype Processor", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Robert G. McDonald", "Rajagopalan Desikan", "Saurabh Drolia", "M. S. Govindan", "Paul Gratz", "Divya Gulati", "Heather Hanson", "Changkyu Kim", "Haiming Liu", "Nitya Ranganathan", "Simha Sethumadhavan", "Sadia Sharif", "Premkishore Shivakumar", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/MICRO.2006.19", 12, "micro", 2006]], "Bratin Saha": [0, ["Architectural Support for Software Transactional Memory", ["Bratin Saha", "Ali-Reza Adl-Tabatabai", "Quinn Jacobson"], "https://doi.org/10.1109/MICRO.2006.9", 12, "micro", 2006]], "Srihari Makineni": [0, ["Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions", ["Keshavan Varadarajan", "S. K. Nandy", "Vishal Sharda", "Bharadwaj Amrutur", "Ravi R. Iyer", "Srihari Makineni", "Donald Newell"], "https://doi.org/10.1109/MICRO.2006.38", 10, "micro", 2006]], "Paul Gratz": [0, ["Distributed Microarchitectural Protocols in the TRIPS Prototype Processor", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Robert G. McDonald", "Rajagopalan Desikan", "Saurabh Drolia", "M. S. Govindan", "Paul Gratz", "Divya Gulati", "Heather Hanson", "Changkyu Kim", "Haiming Liu", "Nitya Ranganathan", "Simha Sethumadhavan", "Sadia Sharif", "Premkishore Shivakumar", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/MICRO.2006.19", 12, "micro", 2006]], "Sadia Sharif": [0, ["Distributed Microarchitectural Protocols in the TRIPS Prototype Processor", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Robert G. McDonald", "Rajagopalan Desikan", "Saurabh Drolia", "M. S. Govindan", "Paul Gratz", "Divya Gulati", "Heather Hanson", "Changkyu Kim", "Haiming Liu", "Nitya Ranganathan", "Simha Sethumadhavan", "Sadia Sharif", "Premkishore Shivakumar", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/MICRO.2006.19", 12, "micro", 2006]], "Bertrand A. Maher": [0, ["Merging Head and Tail Duplication for Convergent Hyperblock Formation", ["Bertrand A. Maher", "Aaron Smith", "Doug Burger", "Kathryn S. McKinley"], "https://doi.org/10.1109/MICRO.2006.34", 12, "micro", 2006]], "Gilberto Contreras": [0, ["Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management", ["Canturk Isci", "Gilberto Contreras", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2006.30", 12, "micro", 2006]], "Donald Newell": [0, ["Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions", ["Keshavan Varadarajan", "S. K. Nandy", "Vishal Sharda", "Bharadwaj Amrutur", "Ravi R. Iyer", "Srihari Makineni", "Donald Newell"], "https://doi.org/10.1109/MICRO.2006.38", 10, "micro", 2006]], "Kent D. Wilken": [0, ["Data-Dependency Graph Transformations for Superblock Scheduling", ["Mark Heffernan", "Kent D. Wilken", "Ghassan Shobaki"], "https://doi.org/10.1109/MICRO.2006.16", 12, "micro", 2006]], "Yale N. Patt": [0, ["Diverge-Merge Processor (DMP): Dynamic Predicated Execution of Complex Control-Flow Graphs Based on Frequently Executed Paths", ["Hyesoon Kim", "Jose A. Joao", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2006.20", 12, "micro", 2006], ["Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches", ["Moinuddin K. Qureshi", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2006.49", 10, "micro", 2006]], "Ahmed Youssef": [0, ["Dynamic Standby Prediction for Leakage Tolerant Microprocessor Functional Units", ["Ahmed Youssef", "Mohab Anis", "Mohamed I. Elmasry"], "https://doi.org/10.1109/MICRO.2006.22", 14, "micro", 2006]], "David H. Albonesi": [0, ["Leveraging Optical Technology in Future Bus-based Chip Multiprocessors", ["Nevin Kirman", "Meyrem Kirman", "Rajeev K. Dokania", "Jose F. Martinez", "Alyssa B. Apsel", "Matthew A. Watkins", "David H. Albonesi"], "https://doi.org/10.1109/MICRO.2006.28", 12, "micro", 2006]], "Robert G. McDonald": [0, ["Dataflow Predication", ["Aaron Smith", "Ramadass Nagarajan", "Karthikeyan Sankaralingam", "Robert G. McDonald", "Doug Burger", "Stephen W. Keckler", "Kathryn S. McKinley"], "https://doi.org/10.1109/MICRO.2006.17", 14, "micro", 2006], ["Distributed Microarchitectural Protocols in the TRIPS Prototype Processor", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Robert G. McDonald", "Rajagopalan Desikan", "Saurabh Drolia", "M. S. Govindan", "Paul Gratz", "Divya Gulati", "Heather Hanson", "Changkyu Kim", "Haiming Liu", "Nitya Ranganathan", "Simha Sethumadhavan", "Sadia Sharif", "Premkishore Shivakumar", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/MICRO.2006.19", 12, "micro", 2006]], "Don McCaule": [0, ["Die Stacking (3D) Microarchitecture", ["Bryan Black", "Murali Annavaram", "Ned Brekelbaum", "John DeVale", "Lei Jiang", "Gabriel H. Loh", "Don McCaule", "Patrick Morrow", "Donald W. Nelson", "Daniel Pantuso", "Paul Reed", "Jeff Rupley", "Sadasivan Shankar", "John Paul Shen", "Clair Webb"], "https://doi.org/10.1109/MICRO.2006.18", 11, "micro", 2006]], "Tingting Sha": [0, ["NoSQ: Store-Load Communication without a Store Queue", ["Tingting Sha", "Milo M. K. Martin", "Amir Roth"], "https://doi.org/10.1109/MICRO.2006.39", 12, "micro", 2006]], "Pierre Palatin": [0, ["CAPSULE: Hardware-Assisted Parallel Execution of Component-Based Programs", ["Pierre Palatin", "Yves Lhuillier", "Olivier Temam"], "https://doi.org/10.1109/MICRO.2006.13", 12, "micro", 2006]], "Karthikeyan Sankaralingam": [0, ["Dataflow Predication", ["Aaron Smith", "Ramadass Nagarajan", "Karthikeyan Sankaralingam", "Robert G. McDonald", "Doug Burger", "Stephen W. Keckler", "Kathryn S. McKinley"], "https://doi.org/10.1109/MICRO.2006.17", 14, "micro", 2006], ["Distributed Microarchitectural Protocols in the TRIPS Prototype Processor", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Robert G. McDonald", "Rajagopalan Desikan", "Saurabh Drolia", "M. S. Govindan", "Paul Gratz", "Divya Gulati", "Heather Hanson", "Changkyu Kim", "Haiming Liu", "Nitya Ranganathan", "Simha Sethumadhavan", "Sadia Sharif", "Premkishore Shivakumar", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/MICRO.2006.19", 12, "micro", 2006]], "Luis Ceze": [0, ["Scalable Cache Miss Handling for High Memory-Level Parallelism", ["James Tuck", "Luis Ceze", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2006.44", 14, "micro", 2006]], "Ned Brekelbaum": [0, ["Die Stacking (3D) Microarchitecture", ["Bryan Black", "Murali Annavaram", "Ned Brekelbaum", "John DeVale", "Lei Jiang", "Gabriel H. Loh", "Don McCaule", "Patrick Morrow", "Donald W. Nelson", "Daniel Pantuso", "Paul Reed", "Jeff Rupley", "Sadasivan Shankar", "John Paul Shen", "Clair Webb"], "https://doi.org/10.1109/MICRO.2006.18", 11, "micro", 2006]], "Ram Rangan": [0, ["Support for High-Frequency Streaming in CMPs", ["Ram Rangan", "Neil Vachharajani", "Adam Stoler", "Guilherme Ottoni", "David I. August", "George Z. N. Cai"], "https://doi.org/10.1109/MICRO.2006.47", 14, "micro", 2006]], "Zhenmin Li": [0, ["LIFT: A Low-Overhead Practical Information Flow Tracking System for Detecting Security Attacks", ["Feng Qin", "Cheng Wang", "Zhenmin Li", "Ho-Seop Kim", "Yuanyuan Zhou", "Youfeng Wu"], "https://doi.org/10.1109/MICRO.2006.29", 14, "micro", 2006]], "Smruti R. Sarangi": [0, ["Phoenix: Detecting and Recovering from Permanent Processor Design Bugs with Programmable Hardware", ["Smruti R. Sarangi", "Abhishek Tiwari", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2006.41", 12, "micro", 2006]], "Feng Qin": [0, ["LIFT: A Low-Overhead Practical Information Flow Tracking System for Detecting Security Attacks", ["Feng Qin", "Cheng Wang", "Zhenmin Li", "Ho-Seop Kim", "Yuanyuan Zhou", "Youfeng Wu"], "https://doi.org/10.1109/MICRO.2006.29", 14, "micro", 2006]], "Hyesoon Kim": [0.997093603014946, ["Diverge-Merge Processor (DMP): Dynamic Predicated Execution of Complex Control-Flow Graphs Based on Frequently Executed Paths", ["Hyesoon Kim", "Jose A. Joao", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2006.20", 12, "micro", 2006]], "James C. Hoe": [0, ["Reunion: Complexity-Effective Multicore Redundancy", ["Jared C. Smolens", "Brian T. Gold", "Babak Falsafi", "James C. Hoe"], "https://doi.org/10.1109/MICRO.2006.42", 12, "micro", 2006]], "Pradip Bose": [0, ["An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget", ["Canturk Isci", "Alper Buyuktosunoglu", "Chen-Yong Cher", "Pradip Bose", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2006.8", 12, "micro", 2006]], "Michael R. Marty": [0, ["Coherence Ordering for Ring-based Chip Multiprocessors", ["Michael R. Marty", "Mark D. Hill"], "https://doi.org/10.1109/MICRO.2006.14", 12, "micro", 2006], ["ASR: Adaptive Selective Replication for CMP Caches", ["Bradford M. Beckmann", "Michael R. Marty", "David A. Wood"], "https://doi.org/10.1109/MICRO.2006.10", 12, "micro", 2006]], "Matthew J. Thazhuthaveetil": [0, ["A Predictive Performance Model for Superscalar Processors", ["P. J. Joseph", "Kapil Vaswani", "Matthew J. Thazhuthaveetil"], "https://doi.org/10.1109/MICRO.2006.6", 10, "micro", 2006]], "Rajeev K. Dokania": [0, ["Leveraging Optical Technology in Future Bus-based Chip Multiprocessors", ["Nevin Kirman", "Meyrem Kirman", "Rajeev K. Dokania", "Jose F. Martinez", "Alyssa B. Apsel", "Matthew A. Watkins", "David H. Albonesi"], "https://doi.org/10.1109/MICRO.2006.28", 12, "micro", 2006]], "Nevin Kirman": [0, ["Leveraging Optical Technology in Future Bus-based Chip Multiprocessors", ["Nevin Kirman", "Meyrem Kirman", "Rajeev K. Dokania", "Jose F. Martinez", "Alyssa B. Apsel", "Matthew A. Watkins", "David H. Albonesi"], "https://doi.org/10.1109/MICRO.2006.28", 12, "micro", 2006]], "Meyrem Kirman": [0, ["Leveraging Optical Technology in Future Bus-based Chip Multiprocessors", ["Nevin Kirman", "Meyrem Kirman", "Rajeev K. Dokania", "Jose F. Martinez", "Alyssa B. Apsel", "Matthew A. Watkins", "David H. Albonesi"], "https://doi.org/10.1109/MICRO.2006.28", 12, "micro", 2006]], "Nidhi Aggarwal": [0, ["Fair Queuing Memory Systems", ["Kyle J. Nesbit", "Nidhi Aggarwal", "James Laudon", "James E. Smith"], "https://doi.org/10.1109/MICRO.2006.24", 15, "micro", 2006]], "Luis Pinuel": [0, ["DMDC: Delayed Memory Dependence Checking through Age-Based Filtering", ["Fernando Castro", "Luis Pinuel", "Daniel Chaver", "Manuel Prieto", "Michael C. Huang", "Francisco Tirado"], "https://doi.org/10.1109/MICRO.2006.21", 12, "micro", 2006]], "Ruben Gonzalez": [0, ["Exploiting Fine-Grained Data Parallelism with Chip Multiprocessors and Fast Barriers", ["Jack Sampson", "Ruben Gonzalez", "Jean-Francois Collard", "Norman P. Jouppi", "Michael S. Schlansker", "Brad Calder"], "https://doi.org/10.1109/MICRO.2006.23", 12, "micro", 2006]], "Noel Eisley": [0, ["In-Network Cache Coherence", ["Noel Eisley", "Li-Shiuan Peh", "Li Shang"], "https://doi.org/10.1109/MICRO.2006.27", 12, "micro", 2006]], "Moinuddin K. Qureshi": [0, ["Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches", ["Moinuddin K. Qureshi", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2006.49", 10, "micro", 2006]], "S. K. Nandy": [0, ["Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions", ["Keshavan Varadarajan", "S. K. Nandy", "Vishal Sharda", "Bharadwaj Amrutur", "Ravi R. Iyer", "Srihari Makineni", "Donald Newell"], "https://doi.org/10.1109/MICRO.2006.38", 10, "micro", 2006]], "George Z. N. Cai": [0, ["Support for High-Frequency Streaming in CMPs", ["Ram Rangan", "Neil Vachharajani", "Adam Stoler", "Guilherme Ottoni", "David I. August", "George Z. N. Cai"], "https://doi.org/10.1109/MICRO.2006.47", 14, "micro", 2006]], "Brad Calder": [0, ["Exploiting Fine-Grained Data Parallelism with Chip Multiprocessors and Fast Barriers", ["Jack Sampson", "Ruben Gonzalez", "Jean-Francois Collard", "Norman P. Jouppi", "Michael S. Schlansker", "Brad Calder"], "https://doi.org/10.1109/MICRO.2006.23", 12, "micro", 2006]], "Milo M. K. Martin": [0, ["NoSQ: Store-Load Communication without a Store Queue", ["Tingting Sha", "Milo M. K. Martin", "Amir Roth"], "https://doi.org/10.1109/MICRO.2006.39", 12, "micro", 2006]], "Dongkook Park": [0.9939965903759003, ["ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers", ["Chrysostomos Nicopoulos", "Dongkook Park", "Jongman Kim", "Narayanan Vijaykrishnan", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2006.50", 14, "micro", 2006]], "Quinn Jacobson": [0, ["Architectural Support for Software Transactional Memory", ["Bratin Saha", "Ali-Reza Adl-Tabatabai", "Quinn Jacobson"], "https://doi.org/10.1109/MICRO.2006.9", 12, "micro", 2006]], "Sung Kyu Lim": [0.9975332617759705, ["A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design", ["Fayez Mohamood", "Michael B. Healy", "Sung Kyu Lim", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2006.5", 12, "micro", 2006]], "David I. August": [0, ["Support for High-Frequency Streaming in CMPs", ["Ram Rangan", "Neil Vachharajani", "Adam Stoler", "Guilherme Ottoni", "David I. August", "George Z. N. Cai"], "https://doi.org/10.1109/MICRO.2006.47", 14, "micro", 2006]], "Xiaotong Zhuang": [0, ["Using Branch Correlation to Identify Infeasible Paths for Anomaly Detection", ["Xiaotong Zhuang", "Tao Zhang", "Santosh Pande"], "https://doi.org/10.1109/MICRO.2006.48", 10, "micro", 2006]], "Michael B. Healy": [0, ["A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design", ["Fayez Mohamood", "Michael B. Healy", "Sung Kyu Lim", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2006.5", 12, "micro", 2006]], "Michael C. Huang": [0, ["DMDC: Delayed Memory Dependence Checking through Age-Based Filtering", ["Fernando Castro", "Luis Pinuel", "Daniel Chaver", "Manuel Prieto", "Michael C. Huang", "Francisco Tirado"], "https://doi.org/10.1109/MICRO.2006.21", 12, "micro", 2006]], "Hsien-Hsin S. Lee": [3.710788010202748e-09, ["A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design", ["Fayez Mohamood", "Michael B. Healy", "Sung Kyu Lim", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2006.5", 12, "micro", 2006], ["Authentication Control Point and Its Implications For Secure Processor Design", ["Weidong Shi", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2006.11", 10, "micro", 2006]], "Kun Zhang": [0, ["Memory Protection through Dynamic Access Control", ["Kun Zhang", "Tao Zhang", "Santosh Pande"], "https://doi.org/10.1109/MICRO.2006.33", 12, "micro", 2006]], "Alyssa B. Apsel": [0, ["Leveraging Optical Technology in Future Bus-based Chip Multiprocessors", ["Nevin Kirman", "Meyrem Kirman", "Rajeev K. Dokania", "Jose F. Martinez", "Alyssa B. Apsel", "Matthew A. Watkins", "David H. Albonesi"], "https://doi.org/10.1109/MICRO.2006.28", 12, "micro", 2006]], "Margaret Martonosi": [0, ["An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget", ["Canturk Isci", "Alper Buyuktosunoglu", "Chen-Yong Cher", "Pradip Bose", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2006.8", 12, "micro", 2006], ["Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management", ["Canturk Isci", "Gilberto Contreras", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2006.30", 12, "micro", 2006]], "Josep Torrellas": [0, ["Phoenix: Detecting and Recovering from Permanent Processor Design Bugs with Programmable Hardware", ["Smruti R. Sarangi", "Abhishek Tiwari", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2006.41", 12, "micro", 2006], ["PathExpander: Architectural Support for Increasing the Path Coverage of Dynamic Bug Detection", ["Shan Lu", "Pin Zhou", "Wei Liu", "Yuanyuan Zhou", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2006.40", 15, "micro", 2006], ["Scalable Cache Miss Handling for High Memory-Level Parallelism", ["James Tuck", "Luis Ceze", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2006.44", 14, "micro", 2006]]}