<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
    <head>
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <!-- For Mobile Devices -->
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
        <meta name="generator" content="Doxygen 1.8.13"/>
        <script type="text/javascript" src="https://code.jquery.com/jquery-2.1.1.min.js"></script>
        <title>SJSU-Dev2: sjsu::msp432p401r::SystemController::ClockConfiguration_t Struct Reference</title>
        <!--<link href="../../tabs.css" rel="stylesheet" type="text/css"/>-->
        <script type="text/javascript" src="../../dynsections.js"></script>
        <link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
        <link href="../../doxygen.css" rel="stylesheet" type="text/css" />
        <link href="../../customdoxygen.css" rel="stylesheet" type="text/css"/>
<link href="../../jquery.smartmenus.bootstrap.css" rel="stylesheet" type="text/css"/>
        <link href='https://fonts.googleapis.com/css?family=Roboto+Slab' rel='stylesheet' type='text/css'>
        <link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/css/bootstrap.min.css">
        <script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/js/bootstrap.min.js"></script>
        <link href="../../jquery.smartmenus.bootstrap.css" rel="stylesheet">
        <script type="text/javascript" src="../../jquery.smartmenus.min.js"></script>
        <!-- SmartMenus jQuery Bootstrap Addon -->
        <script type="text/javascript" src="../../jquery.smartmenus.bootstrap.min.js"></script>
        <!-- SmartMenus jQuery plugin -->
    </head>
    <body>
        <nav class="navbar navbar-default" role="navigation">
            <div class="container">
                <div class="navbar-header">
                    <a class="navbar-brand">SJSU-Dev2 </a>
                </div>
            </div>
        </nav>
        <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
            <div class="content" id="content">
                <div class="container">
                    <div class="row">
                        <div class="col-sm-12 panel " style="padding-bottom: 15px;">
                            <div style="margin-bottom: 15px;">
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../d0/d6b/namespacesjsu.html">sjsu</a></li><li class="navelem"><a class="el" href="../../d0/de4/namespacesjsu_1_1msp432p401r.html">msp432p401r</a></li><li class="navelem"><a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html">SystemController</a></li><li class="navelem"><a class="el" href="../../dc/dea/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t.html">ClockConfiguration_t</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="../../d1/d7b/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">sjsu::msp432p401r::SystemController::ClockConfiguration_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../d3/d60/msp432p401r_2system__controller_8hpp_source.html">system_controller.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a73b5a6c626cabf5483ecf105267c00e9"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8bfa2deb409fe4d9b34326aea46a29c0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a972984247412665055486d10b60c4d4d">Oscillator</a>&#160;&#160;&#160;<a class="el" href="../../dc/dea/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t.html#a9d7dcda93bdc918b61968e4b9e9845ac">clock_source</a> = <a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a972984247412665055486d10b60c4d4daa7faa95cda6d60fe01cff286ba4aaa17">Oscillator::kReference</a></td></tr>
<tr class="separator:a8bfa2deb409fe4d9b34326aea46a29c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece6ccdc7e994f6b46f14620211d7f00"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a70fa097ad658508bfa0171f073e240cd">ClockDivider</a>&#160;&#160;&#160;<a class="el" href="../../dc/dea/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t.html#a224f10bb6e708a022ea5fab96fb7907c">divider</a> = <a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a70fa097ad658508bfa0171f073e240cda8e12f3d17ee40dd530c115f00c242a0e">ClockDivider::kDivideBy1</a></td></tr>
<tr class="memdesc:aece6ccdc7e994f6b46f14620211d7f00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider for the auxiliary clock.  <a href="#aece6ccdc7e994f6b46f14620211d7f00">More...</a><br /></td></tr>
<tr class="separator:aece6ccdc7e994f6b46f14620211d7f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b5a6c626cabf5483ecf105267c00e9"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dea/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t.html#a73b5a6c626cabf5483ecf105267c00e9">auxiliary</a> = {}</td></tr>
<tr class="memdesc:a73b5a6c626cabf5483ecf105267c00e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurations for the auxiliary clock module.  <a href="#a73b5a6c626cabf5483ecf105267c00e9">More...</a><br /></td></tr>
<tr class="separator:a73b5a6c626cabf5483ecf105267c00e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbbb89329f310c3666d1e6329ee428ef"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af18812c62137fe93d48fe5c91709475c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a972984247412665055486d10b60c4d4d">Oscillator</a>&#160;&#160;&#160;<a class="el" href="../../dc/dea/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t.html#a9d7dcda93bdc918b61968e4b9e9845ac">clock_source</a> = <a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a972984247412665055486d10b60c4d4da99b4216c27d6713aa68c68af4d9e06e7">Oscillator::kDigitallyControlled</a></td></tr>
<tr class="memdesc:af18812c62137fe93d48fe5c91709475c"><td class="mdescLeft">&#160;</td><td class="mdescRight">On reset, the master clock is driven by the digitally controlled clock.  <a href="#af18812c62137fe93d48fe5c91709475c">More...</a><br /></td></tr>
<tr class="separator:af18812c62137fe93d48fe5c91709475c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec78df99bd98bfb310aa8dab779a497"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a70fa097ad658508bfa0171f073e240cd">ClockDivider</a>&#160;&#160;&#160;<a class="el" href="../../dc/dea/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t.html#a224f10bb6e708a022ea5fab96fb7907c">divider</a> = <a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a70fa097ad658508bfa0171f073e240cda8e12f3d17ee40dd530c115f00c242a0e">ClockDivider::kDivideBy1</a></td></tr>
<tr class="memdesc:a8ec78df99bd98bfb310aa8dab779a497"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider for the master clock.  <a href="#a8ec78df99bd98bfb310aa8dab779a497">More...</a><br /></td></tr>
<tr class="separator:a8ec78df99bd98bfb310aa8dab779a497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbbb89329f310c3666d1e6329ee428ef"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dea/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t.html#abbbb89329f310c3666d1e6329ee428ef">master</a> = {}</td></tr>
<tr class="memdesc:abbbb89329f310c3666d1e6329ee428ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurations for the master clock module. This clock module is also used to drive the CPU clock.  <a href="#abbbb89329f310c3666d1e6329ee428ef">More...</a><br /></td></tr>
<tr class="separator:abbbb89329f310c3666d1e6329ee428ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b94259f9d08fb203e11883ca52941d"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a39c0fa93fef522134e40865edfbdcefc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a972984247412665055486d10b60c4d4d">Oscillator</a>&#160;&#160;&#160;<a class="el" href="../../dc/dea/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t.html#a9d7dcda93bdc918b61968e4b9e9845ac">clock_source</a> = <a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a972984247412665055486d10b60c4d4da99b4216c27d6713aa68c68af4d9e06e7">Oscillator::kDigitallyControlled</a></td></tr>
<tr class="memdesc:a39c0fa93fef522134e40865edfbdcefc"><td class="mdescLeft">&#160;</td><td class="mdescRight">On reset, the subsystem master clocks are driven by the DCO clock.  <a href="#a39c0fa93fef522134e40865edfbdcefc">More...</a><br /></td></tr>
<tr class="separator:a39c0fa93fef522134e40865edfbdcefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e53045b4d7191bf3087a6983ddf40cb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a70fa097ad658508bfa0171f073e240cd">ClockDivider</a>&#160;&#160;&#160;<a class="el" href="../../dc/dea/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t.html#a224f10bb6e708a022ea5fab96fb7907c">divider</a> = <a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a70fa097ad658508bfa0171f073e240cda8e12f3d17ee40dd530c115f00c242a0e">ClockDivider::kDivideBy1</a></td></tr>
<tr class="memdesc:a6e53045b4d7191bf3087a6983ddf40cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider for the subsystem master clock.  <a href="#a6e53045b4d7191bf3087a6983ddf40cb">More...</a><br /></td></tr>
<tr class="separator:a6e53045b4d7191bf3087a6983ddf40cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd43e8be6ca80156d567717f9712529c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a70fa097ad658508bfa0171f073e240cd">ClockDivider</a>&#160;&#160;&#160;<a class="el" href="../../dc/dea/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t.html#a3ac43a6164c75e3eae05f539b3d533a6">low_speed_divider</a> = <a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a70fa097ad658508bfa0171f073e240cda8e12f3d17ee40dd530c115f00c242a0e">ClockDivider::kDivideBy1</a></td></tr>
<tr class="memdesc:acd43e8be6ca80156d567717f9712529c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider for the low speed subsystem master clock.  <a href="#acd43e8be6ca80156d567717f9712529c">More...</a><br /></td></tr>
<tr class="separator:acd43e8be6ca80156d567717f9712529c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b94259f9d08fb203e11883ca52941d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dea/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t.html#a30b94259f9d08fb203e11883ca52941d">subsystem_master</a> = {}</td></tr>
<tr class="memdesc:a30b94259f9d08fb203e11883ca52941d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurations for the subsystem master clock module.  <a href="#a30b94259f9d08fb203e11883ca52941d">More...</a><br /></td></tr>
<tr class="separator:a30b94259f9d08fb203e11883ca52941d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512f59bcb4848104b0775612b8893e50"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ae6c0dbe98d55b779d7287ae4dfd6e420"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a972984247412665055486d10b60c4d4d">Oscillator</a>&#160;&#160;&#160;<a class="el" href="../../dc/dea/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t.html#a9d7dcda93bdc918b61968e4b9e9845ac">clock_source</a> = <a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a972984247412665055486d10b60c4d4daa7faa95cda6d60fe01cff286ba4aaa17">Oscillator::kReference</a></td></tr>
<tr class="memdesc:ae6c0dbe98d55b779d7287ae4dfd6e420"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source for the backup clock.  <a href="#ae6c0dbe98d55b779d7287ae4dfd6e420">More...</a><br /></td></tr>
<tr class="separator:ae6c0dbe98d55b779d7287ae4dfd6e420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512f59bcb4848104b0775612b8893e50"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dea/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t.html#a512f59bcb4848104b0775612b8893e50">backup</a> = {}</td></tr>
<tr class="memdesc:a512f59bcb4848104b0775612b8893e50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurations for the backup clock module.  <a href="#a512f59bcb4848104b0775612b8893e50">More...</a><br /></td></tr>
<tr class="separator:a512f59bcb4848104b0775612b8893e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ed5f2f85c80efe07c3dad51dd7cc94"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a1d0d3a4046d75af81627742b729f7805"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a3069929d8bd343b6b56585dc5e5c9ff6">ReferenceClockFrequency</a>&#160;&#160;&#160;<a class="el" href="../../dc/dea/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t.html#ab265a3be3b9f8401790ae6d60a019d74">frequency</a> = ReferenceClockFrequency::kF32768Hz</td></tr>
<tr class="memdesc:a1d0d3a4046d75af81627742b729f7805"><td class="mdescLeft">&#160;</td><td class="mdescRight">The reference clock outputs a default frequency of 32.768 kHz.  <a href="#a1d0d3a4046d75af81627742b729f7805">More...</a><br /></td></tr>
<tr class="separator:a1d0d3a4046d75af81627742b729f7805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ed5f2f85c80efe07c3dad51dd7cc94"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dea/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t.html#ab5ed5f2f85c80efe07c3dad51dd7cc94">reference</a> = {}</td></tr>
<tr class="memdesc:ab5ed5f2f85c80efe07c3dad51dd7cc94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurations for the reference clock. The reference clock is configurable to output 32.768 kHz or 128 kHz.  <a href="#ab5ed5f2f85c80efe07c3dad51dd7cc94">More...</a><br /></td></tr>
<tr class="separator:ab5ed5f2f85c80efe07c3dad51dd7cc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26481b0018be8231ead928662c611dbe"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:afd5a6a53874d32a5b0a5fd5220a6f1e1"><td class="memItemLeft" >&#160;&#160;&#160;bool&#160;&#160;&#160;<a class="el" href="../../dc/dea/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t.html#aaac24da4ae70228361fa7296e89b6617">enabled</a> = true</td></tr>
<tr class="memdesc:afd5a6a53874d32a5b0a5fd5220a6f1e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">On reset, the digitally controlled clock is used to drive the master clock and the subsystem master clocks. This value should be set to false if an alternate clock source is used to drive those clocks.  <a href="#afd5a6a53874d32a5b0a5fd5220a6f1e1">More...</a><br /></td></tr>
<tr class="separator:afd5a6a53874d32a5b0a5fd5220a6f1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af140f59c35ce46874d6bf100e27aecaf"><td class="memItemLeft" >&#160;&#160;&#160;units::frequency::hertz_t&#160;&#160;&#160;<a class="el" href="../../dc/dea/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t.html#a8c904662b9fbee848d398db51ca60594">frequency</a> = 3_MHz</td></tr>
<tr class="memdesc:af140f59c35ce46874d6bf100e27aecaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">The target DCO output frequency. On reset, DCO outputs 3 MHz.  <a href="#af140f59c35ce46874d6bf100e27aecaf">More...</a><br /></td></tr>
<tr class="separator:af140f59c35ce46874d6bf100e27aecaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26481b0018be8231ead928662c611dbe"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dea/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t.html#a26481b0018be8231ead928662c611dbe">dco</a> = {}</td></tr>
<tr class="memdesc:a26481b0018be8231ead928662c611dbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurations for the digitally controlled (DCO) clock module.  <a href="#a26481b0018be8231ead928662c611dbe">More...</a><br /></td></tr>
<tr class="separator:a26481b0018be8231ead928662c611dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><dl class="section see"><dt>See also</dt><dd>Figure 6-1. <a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a89311fc91f33049fb95c52e0cb595ae1">Clock</a> System Block Diagram <a href="https://www.ti.com/lit/ug/slau356i/slau356i.pdf#page=380">https://www.ti.com/lit/ug/slau356i/slau356i.pdf#page=380</a> </dd></dl>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a73b5a6c626cabf5483ecf105267c00e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73b5a6c626cabf5483ecf105267c00e9">&#9670;&nbsp;</a></span>auxiliary</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   sjsu::msp432p401r::SystemController::ClockConfiguration_t::auxiliary</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurations for the auxiliary clock module. </p>

</div>
</div>
<a id="a512f59bcb4848104b0775612b8893e50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512f59bcb4848104b0775612b8893e50">&#9670;&nbsp;</a></span>backup</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   sjsu::msp432p401r::SystemController::ClockConfiguration_t::backup</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurations for the backup clock module. </p>

</div>
</div>
<a id="a9d7dcda93bdc918b61968e4b9e9845ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d7dcda93bdc918b61968e4b9e9845ac">&#9670;&nbsp;</a></span>clock_source</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a972984247412665055486d10b60c4d4d">Oscillator</a> sjsu::msp432p401r::SystemController::ClockConfiguration_t::clock_source = <a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a972984247412665055486d10b60c4d4daa7faa95cda6d60fe01cff286ba4aaa17">Oscillator::kReference</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>On reset, the master clock is driven by the digitally controlled clock. </p>
<p>Clock source for the backup clock.</p>
<p>On reset, the subsystem master clocks are driven by the DCO clock.</p>
<dl class="section note"><dt>Note</dt><dd>Only the reference clock, very low frequency clock, or the low frequency clock can be used as the clock source.</dd>
<dd>
The specified clock source is used to drive both the subsystem master clock and the low speed subsystem master clock.</dd>
<dd>
Only the reference clock or the low frequency clock can be used as the clock source. </dd></dl>

</div>
</div>
<a id="a26481b0018be8231ead928662c611dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26481b0018be8231ead928662c611dbe">&#9670;&nbsp;</a></span>dco</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   sjsu::msp432p401r::SystemController::ClockConfiguration_t::dco</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurations for the digitally controlled (DCO) clock module. </p>

</div>
</div>
<a id="a224f10bb6e708a022ea5fab96fb7907c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a224f10bb6e708a022ea5fab96fb7907c">&#9670;&nbsp;</a></span>divider</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a70fa097ad658508bfa0171f073e240cd">ClockDivider</a> sjsu::msp432p401r::SystemController::ClockConfiguration_t::divider = <a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a70fa097ad658508bfa0171f073e240cda8e12f3d17ee40dd530c115f00c242a0e">ClockDivider::kDivideBy1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock divider for the auxiliary clock. </p>
<p>Clock divider for the subsystem master clock.</p>
<p>Clock divider for the master clock. </p>

</div>
</div>
<a id="aaac24da4ae70228361fa7296e89b6617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaac24da4ae70228361fa7296e89b6617">&#9670;&nbsp;</a></span>enabled</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool sjsu::msp432p401r::SystemController::ClockConfiguration_t::enabled = true</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>On reset, the digitally controlled clock is used to drive the master clock and the subsystem master clocks. This value should be set to false if an alternate clock source is used to drive those clocks. </p>

</div>
</div>
<a id="ab265a3be3b9f8401790ae6d60a019d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab265a3be3b9f8401790ae6d60a019d74">&#9670;&nbsp;</a></span>frequency <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a3069929d8bd343b6b56585dc5e5c9ff6">ReferenceClockFrequency</a> sjsu::msp432p401r::SystemController::ClockConfiguration_t::frequency = ReferenceClockFrequency::kF32768Hz</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The reference clock outputs a default frequency of 32.768 kHz. </p>

</div>
</div>
<a id="a8c904662b9fbee848d398db51ca60594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c904662b9fbee848d398db51ca60594">&#9670;&nbsp;</a></span>frequency <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">units::frequency::hertz_t sjsu::msp432p401r::SystemController::ClockConfiguration_t::frequency = 3_MHz</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The target DCO output frequency. On reset, DCO outputs 3 MHz. </p>

</div>
</div>
<a id="a3ac43a6164c75e3eae05f539b3d533a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ac43a6164c75e3eae05f539b3d533a6">&#9670;&nbsp;</a></span>low_speed_divider</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a70fa097ad658508bfa0171f073e240cd">ClockDivider</a> sjsu::msp432p401r::SystemController::ClockConfiguration_t::low_speed_divider = <a class="el" href="../../dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html#a70fa097ad658508bfa0171f073e240cda8e12f3d17ee40dd530c115f00c242a0e">ClockDivider::kDivideBy1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock divider for the low speed subsystem master clock. </p>

</div>
</div>
<a id="abbbb89329f310c3666d1e6329ee428ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbbb89329f310c3666d1e6329ee428ef">&#9670;&nbsp;</a></span>master</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   sjsu::msp432p401r::SystemController::ClockConfiguration_t::master</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurations for the master clock module. This clock module is also used to drive the CPU clock. </p>

</div>
</div>
<a id="ab5ed5f2f85c80efe07c3dad51dd7cc94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5ed5f2f85c80efe07c3dad51dd7cc94">&#9670;&nbsp;</a></span>reference</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   sjsu::msp432p401r::SystemController::ClockConfiguration_t::reference</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurations for the reference clock. The reference clock is configurable to output 32.768 kHz or 128 kHz. </p>

</div>
</div>
<a id="a30b94259f9d08fb203e11883ca52941d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30b94259f9d08fb203e11883ca52941d">&#9670;&nbsp;</a></span>subsystem_master</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   sjsu::msp432p401r::SystemController::ClockConfiguration_t::subsystem_master</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurations for the subsystem master clock module. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/runner/work/SJSU-Dev2/SJSU-Dev2/library/L1_Peripheral/msp432p401r/<a class="el" href="../../d3/d60/msp432p401r_2system__controller_8hpp_source.html">system_controller.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
</div>
</div>
</div>
</div>
</div>
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
        <script type="text/javascript" src="../../doxy-boot.js"></script>
</html>
