
GccApplication2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000017c0  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000043c  20000000  000817c0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000b0  2000043c  00081bfc  0002043c  2**2
                  ALLOC
  3 .stack        00000404  200004ec  00081cac  0002043c  2**0
                  ALLOC
  4 .heap         00000200  200008f0  000820b0  0002043c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020465  2**0
                  CONTENTS, READONLY
  7 .debug_info   000082a1  00000000  00000000  000204be  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001667  00000000  00000000  0002875f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000138a  00000000  00000000  00029dc6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000002a8  00000000  00000000  0002b150  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000210  00000000  00000000  0002b3f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00013223  00000000  00000000  0002b608  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00006343  00000000  00000000  0003e82b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00054897  00000000  00000000  00044b6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000007cc  00000000  00000000  00099408  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	f0 08 00 20 c5 03 08 00 c1 03 08 00 c1 03 08 00     ... ............
   80010:	c1 03 08 00 c1 03 08 00 c1 03 08 00 00 00 00 00     ................
	...
   8002c:	c1 03 08 00 c1 03 08 00 00 00 00 00 c1 03 08 00     ................
   8003c:	dd 09 08 00 c1 03 08 00 c1 03 08 00 c1 03 08 00     ................
   8004c:	c1 03 08 00 c1 03 08 00 c1 03 08 00 c1 03 08 00     ................
   8005c:	c1 03 08 00 79 0d 08 00 c1 03 08 00 00 00 00 00     ....y...........
   8006c:	c1 03 08 00 c1 03 08 00 c1 03 08 00 c1 03 08 00     ................
	...
   80084:	c1 03 08 00 c1 03 08 00 c1 03 08 00 c1 03 08 00     ................
   80094:	c1 03 08 00 c1 03 08 00 c1 03 08 00 c1 03 08 00     ................
   800a4:	00 00 00 00 c1 03 08 00 c1 03 08 00 c1 03 08 00     ................
   800b4:	c1 03 08 00 c1 03 08 00 c1 03 08 00 c1 03 08 00     ................
   800c4:	c1 03 08 00 c1 03 08 00 c1 03 08 00 c1 03 08 00     ................
   800d4:	c1 03 08 00 c1 03 08 00 c1 03 08 00 c1 03 08 00     ................
   800e4:	c1 03 08 00 c1 03 08 00 05 03 08 00 c1 03 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	2000043c 	.word	0x2000043c
   80110:	00000000 	.word	0x00000000
   80114:	000817c0 	.word	0x000817c0

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	000817c0 	.word	0x000817c0
   80154:	20000440 	.word	0x20000440
   80158:	000817c0 	.word	0x000817c0
   8015c:	00000000 	.word	0x00000000

00080160 <adc_init>:
#include "../timer/timer.h"


void adc_init(){
	
	PMC->PMC_PCER1 = PMC_PCER1_PID37;
   80160:	2220      	movs	r2, #32
   80162:	4b08      	ldr	r3, [pc, #32]	; (80184 <adc_init+0x24>)
   80164:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	
	PIOA->PIO_PER |= PIO_PA2;
   80168:	4a07      	ldr	r2, [pc, #28]	; (80188 <adc_init+0x28>)
   8016a:	6813      	ldr	r3, [r2, #0]
   8016c:	f043 0304 	orr.w	r3, r3, #4
   80170:	6013      	str	r3, [r2, #0]
	
	// Enable channel 0
	ADC->ADC_CHER = ADC_CHER_CH0;
   80172:	4b06      	ldr	r3, [pc, #24]	; (8018c <adc_init+0x2c>)
   80174:	2201      	movs	r2, #1
   80176:	611a      	str	r2, [r3, #16]
	
	// Enable freerun mode
	ADC->ADC_MR |= ADC_MR_FREERUN;
   80178:	685a      	ldr	r2, [r3, #4]
   8017a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   8017e:	605a      	str	r2, [r3, #4]
   80180:	4770      	bx	lr
   80182:	bf00      	nop
   80184:	400e0600 	.word	0x400e0600
   80188:	400e0e00 	.word	0x400e0e00
   8018c:	400c0000 	.word	0x400c0000

00080190 <can_init>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   80190:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if(num_rx_mb > 8 | num_tx_mb > 8 | num_rx_mb + num_tx_mb > 8)
   80194:	1855      	adds	r5, r2, r1
   80196:	2908      	cmp	r1, #8
   80198:	bf98      	it	ls
   8019a:	2a08      	cmpls	r2, #8
   8019c:	d864      	bhi.n	80268 <can_init+0xd8>
   8019e:	460e      	mov	r6, r1
   801a0:	2d08      	cmp	r5, #8
   801a2:	dc61      	bgt.n	80268 <can_init+0xd8>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   801a4:	4a32      	ldr	r2, [pc, #200]	; (80270 <can_init+0xe0>)
   801a6:	6813      	ldr	r3, [r2, #0]
   801a8:	f023 0301 	bic.w	r3, r3, #1
   801ac:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   801ae:	6913      	ldr	r3, [r2, #16]
	
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   801b0:	4b30      	ldr	r3, [pc, #192]	; (80274 <can_init+0xe4>)
   801b2:	f44f 7440 	mov.w	r4, #768	; 0x300
   801b6:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   801b8:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   801ba:	f024 0403 	bic.w	r4, r4, #3
   801be:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   801c0:	2403      	movs	r4, #3
   801c2:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   801c4:	665c      	str	r4, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   801c6:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   801ca:	4c2b      	ldr	r4, [pc, #172]	; (80278 <can_init+0xe8>)
   801cc:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   801d0:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   801d4:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   801d8:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	CAN0->CAN_BR = can_br; 
   801dc:	6150      	str	r0, [r2, #20]
	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801de:	42a9      	cmp	r1, r5
   801e0:	dc40      	bgt.n	80264 <can_init+0xd4>
   801e2:	460a      	mov	r2, r1
   801e4:	2400      	movs	r4, #0
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   801e6:	46a1      	mov	r9, r4
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801e8:	f8df 8084 	ldr.w	r8, [pc, #132]	; 80270 <can_init+0xe0>
   801ec:	f04f 5c00 	mov.w	ip, #536870912	; 0x20000000
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   801f0:	f04f 7e80 	mov.w	lr, #16777216	; 0x1000000
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   801f4:	2701      	movs	r7, #1
   801f6:	0153      	lsls	r3, r2, #5
   801f8:	f103 2040 	add.w	r0, r3, #1073758208	; 0x40004000
   801fc:	f500 2030 	add.w	r0, r0, #720896	; 0xb0000
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   80200:	f8c0 9204 	str.w	r9, [r0, #516]	; 0x204
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   80204:	4443      	add	r3, r8
   80206:	f8c3 c208 	str.w	ip, [r3, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   8020a:	f8c0 e200 	str.w	lr, [r0, #512]	; 0x200
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   8020e:	f8d3 021c 	ldr.w	r0, [r3, #540]	; 0x21c
   80212:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   80216:	f8c3 021c 	str.w	r0, [r3, #540]	; 0x21c
		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   8021a:	fa07 f302 	lsl.w	r3, r7, r2
   8021e:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   80220:	3201      	adds	r2, #1
   80222:	4295      	cmp	r5, r2
   80224:	dae7      	bge.n	801f6 <can_init+0x66>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
   80226:	b181      	cbz	r1, 8024a <can_init+0xba>
   80228:	2300      	movs	r3, #0
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   8022a:	4911      	ldr	r1, [pc, #68]	; (80270 <can_init+0xe0>)
   8022c:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   80230:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   80234:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   80238:	f8c2 5208 	str.w	r5, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   8023c:	f103 0210 	add.w	r2, r3, #16
   80240:	0152      	lsls	r2, r2, #5
   80242:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   80244:	3301      	adds	r3, #1
   80246:	429e      	cmp	r6, r3
   80248:	d1f4      	bne.n	80234 <can_init+0xa4>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   8024a:	4b09      	ldr	r3, [pc, #36]	; (80270 <can_init+0xe0>)
   8024c:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   8024e:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80252:	4a0a      	ldr	r2, [pc, #40]	; (8027c <can_init+0xec>)
   80254:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   80256:	681a      	ldr	r2, [r3, #0]
   80258:	f042 0201 	orr.w	r2, r2, #1
   8025c:	601a      	str	r2, [r3, #0]

	return 0;
   8025e:	2000      	movs	r0, #0
   80260:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	uint32_t can_ier = 0;
   80264:	2400      	movs	r4, #0
   80266:	e7de      	b.n	80226 <can_init+0x96>
		return 1; //Too many mailboxes is configured
   80268:	2001      	movs	r0, #1
}
   8026a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8026e:	bf00      	nop
   80270:	400b4000 	.word	0x400b4000
   80274:	400e0e00 	.word	0x400e0e00
   80278:	1000102b 	.word	0x1000102b
   8027c:	e000e100 	.word	0xe000e100

00080280 <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   80280:	014b      	lsls	r3, r1, #5
   80282:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80286:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8028a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   8028e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80292:	d033      	beq.n	802fc <can_receive+0x7c>
{
   80294:	b430      	push	{r4, r5}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   80296:	014b      	lsls	r3, r1, #5
   80298:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8029c:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   802a0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   802a4:	f8d3 4218 	ldr.w	r4, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   802a8:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   802ac:	f3c5 458a 	ubfx	r5, r5, #18, #11
   802b0:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   802b2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   802b6:	f3c3 4303 	ubfx	r3, r3, #16, #4
   802ba:	7083      	strb	r3, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   802bc:	461d      	mov	r5, r3
   802be:	b15b      	cbz	r3, 802d8 <can_receive+0x58>
   802c0:	3003      	adds	r0, #3
   802c2:	2300      	movs	r3, #0
		{
			if(i < 4)
   802c4:	2b03      	cmp	r3, #3
			{
				can_msg->data[i] = (char)(data_low & 0xff);
   802c6:	bfd9      	ittee	le
   802c8:	7002      	strble	r2, [r0, #0]
				data_low = data_low >> 8;
   802ca:	0a12      	lsrle	r2, r2, #8
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   802cc:	7004      	strbgt	r4, [r0, #0]
				data_high = data_high >> 8;
   802ce:	0a24      	lsrgt	r4, r4, #8
		for(int i = 0; i < can_msg->data_length;i++)
   802d0:	3301      	adds	r3, #1
   802d2:	3001      	adds	r0, #1
   802d4:	42ab      	cmp	r3, r5
   802d6:	d1f5      	bne.n	802c4 <can_receive+0x44>
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   802d8:	4b09      	ldr	r3, [pc, #36]	; (80300 <can_receive+0x80>)
   802da:	f101 0210 	add.w	r2, r1, #16
   802de:	0152      	lsls	r2, r2, #5
   802e0:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   802e4:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   802e6:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   802ea:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   802ee:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   802f2:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   802f6:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   802f8:	bc30      	pop	{r4, r5}
   802fa:	4770      	bx	lr
		return 1;
   802fc:	2001      	movs	r0, #1
   802fe:	4770      	bx	lr
   80300:	400b4000 	.word	0x400b4000

00080304 <CAN0_Handler>:
   80304:	b510      	push	{r4, lr}
   80306:	b084      	sub	sp, #16
   80308:	4b15      	ldr	r3, [pc, #84]	; (80360 <CAN0_Handler+0x5c>)
   8030a:	691c      	ldr	r4, [r3, #16]
   8030c:	f014 0f06 	tst.w	r4, #6
   80310:	d010      	beq.n	80334 <CAN0_Handler+0x30>
   80312:	f014 0f02 	tst.w	r4, #2
   80316:	d11a      	bne.n	8034e <CAN0_Handler+0x4a>
   80318:	f014 0f04 	tst.w	r4, #4
   8031c:	d01c      	beq.n	80358 <CAN0_Handler+0x54>
   8031e:	2102      	movs	r1, #2
   80320:	a801      	add	r0, sp, #4
   80322:	4b10      	ldr	r3, [pc, #64]	; (80364 <CAN0_Handler+0x60>)
   80324:	4798      	blx	r3
   80326:	f89d 2006 	ldrb.w	r2, [sp, #6]
   8032a:	b11a      	cbz	r2, 80334 <CAN0_Handler+0x30>
   8032c:	2300      	movs	r3, #0
   8032e:	3301      	adds	r3, #1
   80330:	4293      	cmp	r3, r2
   80332:	d1fc      	bne.n	8032e <CAN0_Handler+0x2a>
   80334:	f014 0f01 	tst.w	r4, #1
   80338:	d002      	beq.n	80340 <CAN0_Handler+0x3c>
   8033a:	2201      	movs	r2, #1
   8033c:	4b08      	ldr	r3, [pc, #32]	; (80360 <CAN0_Handler+0x5c>)
   8033e:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   80340:	f44f 6200 	mov.w	r2, #2048	; 0x800
   80344:	4b08      	ldr	r3, [pc, #32]	; (80368 <CAN0_Handler+0x64>)
   80346:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
   8034a:	b004      	add	sp, #16
   8034c:	bd10      	pop	{r4, pc}
   8034e:	2101      	movs	r1, #1
   80350:	a801      	add	r0, sp, #4
   80352:	4b04      	ldr	r3, [pc, #16]	; (80364 <CAN0_Handler+0x60>)
   80354:	4798      	blx	r3
   80356:	e7e6      	b.n	80326 <CAN0_Handler+0x22>
   80358:	4804      	ldr	r0, [pc, #16]	; (8036c <CAN0_Handler+0x68>)
   8035a:	4b05      	ldr	r3, [pc, #20]	; (80370 <CAN0_Handler+0x6c>)
   8035c:	4798      	blx	r3
   8035e:	e7e2      	b.n	80326 <CAN0_Handler+0x22>
   80360:	400b4000 	.word	0x400b4000
   80364:	00080281 	.word	0x00080281
   80368:	e000e100 	.word	0xe000e100
   8036c:	00081724 	.word	0x00081724
   80370:	00080cc9 	.word	0x00080cc9

00080374 <dac_init>:
#include "dac_arduino.h"

void dac_init(){
	
	// Enable PMC
	PMC->PMC_PCER1 |= PMC_PCER1_PID38;
   80374:	4a0c      	ldr	r2, [pc, #48]	; (803a8 <dac_init+0x34>)
   80376:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   8037a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8037e:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
	
	// Disable trigger, enable free running mode
	DACC->DACC_MR |= DACC_MR_TRGEN_DIS;
   80382:	4b0a      	ldr	r3, [pc, #40]	; (803ac <dac_init+0x38>)
   80384:	685a      	ldr	r2, [r3, #4]
   80386:	605a      	str	r2, [r3, #4]
	
	DACC->DACC_MR |= DACC_MR_USER_SEL_CHANNEL1;
   80388:	685a      	ldr	r2, [r3, #4]
   8038a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
   8038e:	605a      	str	r2, [r3, #4]
	
	DACC->DACC_MR |= DACC_MR_WORD_HALF;
   80390:	685a      	ldr	r2, [r3, #4]
   80392:	605a      	str	r2, [r3, #4]
	
	// Enable channel DAC1
	DACC->DACC_CHER |= DACC_CHER_CH1;
   80394:	691a      	ldr	r2, [r3, #16]
   80396:	f042 0202 	orr.w	r2, r2, #2
   8039a:	611a      	str	r2, [r3, #16]
	
	PIOD->PIO_SODR |= PIO_SODR_P9;
   8039c:	4a04      	ldr	r2, [pc, #16]	; (803b0 <dac_init+0x3c>)
   8039e:	6b13      	ldr	r3, [r2, #48]	; 0x30
   803a0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   803a4:	6313      	str	r3, [r2, #48]	; 0x30
   803a6:	4770      	bx	lr
   803a8:	400e0600 	.word	0x400e0600
   803ac:	400c8000 	.word	0x400c8000
   803b0:	400e1400 	.word	0x400e1400

000803b4 <dac_write>:
}

void dac_write(uint16_t data){
	
	// Add data to register, scale value such that DAC1 = [0.5-2.75], AOUT = [0,5V]
	DACC->DACC_CDR = DACC_CDR_DATA(data*16);
   803b4:	0100      	lsls	r0, r0, #4
   803b6:	4b01      	ldr	r3, [pc, #4]	; (803bc <dac_write+0x8>)
   803b8:	6218      	str	r0, [r3, #32]
   803ba:	4770      	bx	lr
   803bc:	400c8000 	.word	0x400c8000

000803c0 <Dummy_Handler>:
   803c0:	e7fe      	b.n	803c0 <Dummy_Handler>
	...

000803c4 <Reset_Handler>:
   803c4:	b508      	push	{r3, lr}
   803c6:	4b18      	ldr	r3, [pc, #96]	; (80428 <Reset_Handler+0x64>)
   803c8:	4a18      	ldr	r2, [pc, #96]	; (8042c <Reset_Handler+0x68>)
   803ca:	429a      	cmp	r2, r3
   803cc:	d010      	beq.n	803f0 <Reset_Handler+0x2c>
   803ce:	4b18      	ldr	r3, [pc, #96]	; (80430 <Reset_Handler+0x6c>)
   803d0:	4a15      	ldr	r2, [pc, #84]	; (80428 <Reset_Handler+0x64>)
   803d2:	429a      	cmp	r2, r3
   803d4:	d20c      	bcs.n	803f0 <Reset_Handler+0x2c>
   803d6:	3b01      	subs	r3, #1
   803d8:	1a9b      	subs	r3, r3, r2
   803da:	f023 0303 	bic.w	r3, r3, #3
   803de:	3304      	adds	r3, #4
   803e0:	4413      	add	r3, r2
   803e2:	4912      	ldr	r1, [pc, #72]	; (8042c <Reset_Handler+0x68>)
   803e4:	f851 0b04 	ldr.w	r0, [r1], #4
   803e8:	f842 0b04 	str.w	r0, [r2], #4
   803ec:	429a      	cmp	r2, r3
   803ee:	d1f9      	bne.n	803e4 <Reset_Handler+0x20>
   803f0:	4b10      	ldr	r3, [pc, #64]	; (80434 <Reset_Handler+0x70>)
   803f2:	4a11      	ldr	r2, [pc, #68]	; (80438 <Reset_Handler+0x74>)
   803f4:	429a      	cmp	r2, r3
   803f6:	d20a      	bcs.n	8040e <Reset_Handler+0x4a>
   803f8:	3b01      	subs	r3, #1
   803fa:	1a9b      	subs	r3, r3, r2
   803fc:	f023 0303 	bic.w	r3, r3, #3
   80400:	3304      	adds	r3, #4
   80402:	4413      	add	r3, r2
   80404:	2100      	movs	r1, #0
   80406:	f842 1b04 	str.w	r1, [r2], #4
   8040a:	4293      	cmp	r3, r2
   8040c:	d1fb      	bne.n	80406 <Reset_Handler+0x42>
   8040e:	4b0b      	ldr	r3, [pc, #44]	; (8043c <Reset_Handler+0x78>)
   80410:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   80414:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80418:	4a09      	ldr	r2, [pc, #36]	; (80440 <Reset_Handler+0x7c>)
   8041a:	6093      	str	r3, [r2, #8]
   8041c:	4b09      	ldr	r3, [pc, #36]	; (80444 <Reset_Handler+0x80>)
   8041e:	4798      	blx	r3
   80420:	4b09      	ldr	r3, [pc, #36]	; (80448 <Reset_Handler+0x84>)
   80422:	4798      	blx	r3
   80424:	e7fe      	b.n	80424 <Reset_Handler+0x60>
   80426:	bf00      	nop
   80428:	20000000 	.word	0x20000000
   8042c:	000817c0 	.word	0x000817c0
   80430:	2000043c 	.word	0x2000043c
   80434:	200004ec 	.word	0x200004ec
   80438:	2000043c 	.word	0x2000043c
   8043c:	00080000 	.word	0x00080000
   80440:	e000ed00 	.word	0xe000ed00
   80444:	000815b5 	.word	0x000815b5
   80448:	000804f1 	.word	0x000804f1

0008044c <SystemInit>:
   8044c:	f44f 6380 	mov.w	r3, #1024	; 0x400
   80450:	4a20      	ldr	r2, [pc, #128]	; (804d4 <SystemInit+0x88>)
   80452:	6013      	str	r3, [r2, #0]
   80454:	f502 7200 	add.w	r2, r2, #512	; 0x200
   80458:	6013      	str	r3, [r2, #0]
   8045a:	4b1f      	ldr	r3, [pc, #124]	; (804d8 <SystemInit+0x8c>)
   8045c:	6a1b      	ldr	r3, [r3, #32]
   8045e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80462:	d107      	bne.n	80474 <SystemInit+0x28>
   80464:	4a1d      	ldr	r2, [pc, #116]	; (804dc <SystemInit+0x90>)
   80466:	4b1c      	ldr	r3, [pc, #112]	; (804d8 <SystemInit+0x8c>)
   80468:	621a      	str	r2, [r3, #32]
   8046a:	461a      	mov	r2, r3
   8046c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8046e:	f013 0f01 	tst.w	r3, #1
   80472:	d0fb      	beq.n	8046c <SystemInit+0x20>
   80474:	4a1a      	ldr	r2, [pc, #104]	; (804e0 <SystemInit+0x94>)
   80476:	4b18      	ldr	r3, [pc, #96]	; (804d8 <SystemInit+0x8c>)
   80478:	621a      	str	r2, [r3, #32]
   8047a:	461a      	mov	r2, r3
   8047c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8047e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80482:	d0fb      	beq.n	8047c <SystemInit+0x30>
   80484:	4a14      	ldr	r2, [pc, #80]	; (804d8 <SystemInit+0x8c>)
   80486:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80488:	f023 0303 	bic.w	r3, r3, #3
   8048c:	f043 0301 	orr.w	r3, r3, #1
   80490:	6313      	str	r3, [r2, #48]	; 0x30
   80492:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80494:	f013 0f08 	tst.w	r3, #8
   80498:	d0fb      	beq.n	80492 <SystemInit+0x46>
   8049a:	4a12      	ldr	r2, [pc, #72]	; (804e4 <SystemInit+0x98>)
   8049c:	4b0e      	ldr	r3, [pc, #56]	; (804d8 <SystemInit+0x8c>)
   8049e:	629a      	str	r2, [r3, #40]	; 0x28
   804a0:	461a      	mov	r2, r3
   804a2:	6e93      	ldr	r3, [r2, #104]	; 0x68
   804a4:	f013 0f02 	tst.w	r3, #2
   804a8:	d0fb      	beq.n	804a2 <SystemInit+0x56>
   804aa:	2211      	movs	r2, #17
   804ac:	4b0a      	ldr	r3, [pc, #40]	; (804d8 <SystemInit+0x8c>)
   804ae:	631a      	str	r2, [r3, #48]	; 0x30
   804b0:	461a      	mov	r2, r3
   804b2:	6e93      	ldr	r3, [r2, #104]	; 0x68
   804b4:	f013 0f08 	tst.w	r3, #8
   804b8:	d0fb      	beq.n	804b2 <SystemInit+0x66>
   804ba:	2212      	movs	r2, #18
   804bc:	4b06      	ldr	r3, [pc, #24]	; (804d8 <SystemInit+0x8c>)
   804be:	631a      	str	r2, [r3, #48]	; 0x30
   804c0:	461a      	mov	r2, r3
   804c2:	6e93      	ldr	r3, [r2, #104]	; 0x68
   804c4:	f013 0f08 	tst.w	r3, #8
   804c8:	d0fb      	beq.n	804c2 <SystemInit+0x76>
   804ca:	4a07      	ldr	r2, [pc, #28]	; (804e8 <SystemInit+0x9c>)
   804cc:	4b07      	ldr	r3, [pc, #28]	; (804ec <SystemInit+0xa0>)
   804ce:	601a      	str	r2, [r3, #0]
   804d0:	4770      	bx	lr
   804d2:	bf00      	nop
   804d4:	400e0a00 	.word	0x400e0a00
   804d8:	400e0600 	.word	0x400e0600
   804dc:	00370809 	.word	0x00370809
   804e0:	01370809 	.word	0x01370809
   804e4:	200d3f01 	.word	0x200d3f01
   804e8:	0501bd00 	.word	0x0501bd00
   804ec:	20000000 	.word	0x20000000

000804f0 <main>:
#define TIME_INTERVAL 157



int main(void)
{
   804f0:	b570      	push	{r4, r5, r6, lr}
	// Assignment 6
	SystemInit();
   804f2:	4b1a      	ldr	r3, [pc, #104]	; (8055c <main+0x6c>)
   804f4:	4798      	blx	r3
	
	
	configure_uart();
   804f6:	4b1a      	ldr	r3, [pc, #104]	; (80560 <main+0x70>)
   804f8:	4798      	blx	r3
	can_init(CAN_BR, 1,1);
   804fa:	2201      	movs	r2, #1
   804fc:	4611      	mov	r1, r2
   804fe:	4819      	ldr	r0, [pc, #100]	; (80564 <main+0x74>)
   80500:	4b19      	ldr	r3, [pc, #100]	; (80568 <main+0x78>)
   80502:	4798      	blx	r3
	//can_init_def_tx_rx_mb(CAN_BR);
	WDT->WDT_MR = WDT_MR_WDDIS;
   80504:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80508:	4b18      	ldr	r3, [pc, #96]	; (8056c <main+0x7c>)
   8050a:	605a      	str	r2, [r3, #4]
	pwm_timercounter_init();
   8050c:	4b18      	ldr	r3, [pc, #96]	; (80570 <main+0x80>)
   8050e:	4798      	blx	r3
	adc_init();
   80510:	4b18      	ldr	r3, [pc, #96]	; (80574 <main+0x84>)
   80512:	4798      	blx	r3
	dac_init();
   80514:	4b18      	ldr	r3, [pc, #96]	; (80578 <main+0x88>)
   80516:	4798      	blx	r3
	solenoid_init();
   80518:	4b18      	ldr	r3, [pc, #96]	; (8057c <main+0x8c>)
   8051a:	4798      	blx	r3
	motor_init();
   8051c:	4b18      	ldr	r3, [pc, #96]	; (80580 <main+0x90>)
   8051e:	4798      	blx	r3
	pid2_init();
   80520:	4b18      	ldr	r3, [pc, #96]	; (80584 <main+0x94>)
   80522:	4798      	blx	r3
	//systick_delay_ms(1000);

	pid_timercounter_init();
   80524:	4b18      	ldr	r3, [pc, #96]	; (80588 <main+0x98>)
   80526:	4798      	blx	r3
	uint8_t number = 0;	
	//Assignment 6
	
	while (1)
	{
		can_receive(&message,0);
   80528:	4c18      	ldr	r4, [pc, #96]	; (8058c <main+0x9c>)
   8052a:	4e19      	ldr	r6, [pc, #100]	; (80590 <main+0xa0>)
		
		
		//Move the servo angle (slider)
		pwm_update_dutycycle(message.data[3]);
   8052c:	4d19      	ldr	r5, [pc, #100]	; (80594 <main+0xa4>)
   8052e:	e006      	b.n	8053e <main+0x4e>
		}
		//printf("Joystick button: %d \r\n", message.data[4]);
		
		
		
		position_x = message.data[0];
   80530:	78e0      	ldrb	r0, [r4, #3]
   80532:	4b19      	ldr	r3, [pc, #100]	; (80598 <main+0xa8>)
   80534:	7018      	strb	r0, [r3, #0]
		
		//Move the servo position (joystick)
		pid2_ref(position_x);
   80536:	4b19      	ldr	r3, [pc, #100]	; (8059c <main+0xac>)
   80538:	4798      	blx	r3
		pid2_update_controller();
   8053a:	4b19      	ldr	r3, [pc, #100]	; (805a0 <main+0xb0>)
   8053c:	4798      	blx	r3
		can_receive(&message,0);
   8053e:	2100      	movs	r1, #0
   80540:	4620      	mov	r0, r4
   80542:	47b0      	blx	r6
		pwm_update_dutycycle(message.data[3]);
   80544:	79a0      	ldrb	r0, [r4, #6]
   80546:	47a8      	blx	r5
		if (message.data[4]){
   80548:	79e3      	ldrb	r3, [r4, #7]
   8054a:	2b00      	cmp	r3, #0
   8054c:	d0f0      	beq.n	80530 <main+0x40>
			solenoid_push();
   8054e:	4b15      	ldr	r3, [pc, #84]	; (805a4 <main+0xb4>)
   80550:	4798      	blx	r3
			systick_delay_ms(300);
   80552:	f44f 7096 	mov.w	r0, #300	; 0x12c
   80556:	4b14      	ldr	r3, [pc, #80]	; (805a8 <main+0xb8>)
   80558:	4798      	blx	r3
   8055a:	e7e9      	b.n	80530 <main+0x40>
   8055c:	0008044d 	.word	0x0008044d
   80560:	00080ced 	.word	0x00080ced
   80564:	00290561 	.word	0x00290561
   80568:	00080191 	.word	0x00080191
   8056c:	400e1a50 	.word	0x400e1a50
   80570:	000807f9 	.word	0x000807f9
   80574:	00080161 	.word	0x00080161
   80578:	00080375 	.word	0x00080375
   8057c:	000808d9 	.word	0x000808d9
   80580:	000805ad 	.word	0x000805ad
   80584:	000806a1 	.word	0x000806a1
   80588:	0008098d 	.word	0x0008098d
   8058c:	20000470 	.word	0x20000470
   80590:	00080281 	.word	0x00080281
   80594:	00080861 	.word	0x00080861
   80598:	20000468 	.word	0x20000468
   8059c:	000806cd 	.word	0x000806cd
   805a0:	000807cd 	.word	0x000807cd
   805a4:	000808f5 	.word	0x000808f5
   805a8:	00080945 	.word	0x00080945

000805ac <motor_init>:

uint8_t encoderdataLSB;
uint8_t encoderdataMSB;
uint16_t encoderdata;

void motor_init(){
   805ac:	b410      	push	{r4}

	PMC->PMC_WPMR |= PMC_WPMR_WPEN;
   805ae:	4b23      	ldr	r3, [pc, #140]	; (8063c <motor_init+0x90>)
   805b0:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
   805b4:	f042 0201 	orr.w	r2, r2, #1
   805b8:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PMC->PMC_WPMR |= PMC_WPMR_WPKEY_PASSWD;
   805bc:	f8d3 10e4 	ldr.w	r1, [r3, #228]	; 0xe4
   805c0:	4a1f      	ldr	r2, [pc, #124]	; (80640 <motor_init+0x94>)
   805c2:	430a      	orrs	r2, r1
   805c4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	
	PMC->PMC_PCER0 |= 1<<(ID_PIOD);
   805c8:	691a      	ldr	r2, [r3, #16]
   805ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
   805ce:	611a      	str	r2, [r3, #16]
	PMC->PMC_PCER0 |= 1<<(ID_PIOC);
   805d0:	691a      	ldr	r2, [r3, #16]
   805d2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   805d6:	611a      	str	r2, [r3, #16]
	
	 //Enable !OE
	 PIOD->PIO_PER = PIO_PD0;
   805d8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
   805dc:	2201      	movs	r2, #1
   805de:	601a      	str	r2, [r3, #0]
	 
	 // Enable EN
	 PIOD->PIO_PER = PIO_PD9;
   805e0:	f44f 7400 	mov.w	r4, #512	; 0x200
   805e4:	601c      	str	r4, [r3, #0]
	 
	 // Enable DIR
	 PIOD->PIO_PER = PIO_PD10;
   805e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
   805ea:	601a      	str	r2, [r3, #0]
	 
	 // Enable SEL
	 PIOD->PIO_PER = PIO_PD2;
   805ec:	2204      	movs	r2, #4
   805ee:	601a      	str	r2, [r3, #0]
	 
	 // Enable !RST
	 PIOD->PIO_PER = PIO_PD1;
   805f0:	2202      	movs	r2, #2
   805f2:	601a      	str	r2, [r3, #0]
	 
	 // Enable D0-D7
	 PIOC->PIO_PER |= PIO_PC1 | PIO_PC2 | PIO_PC3 | PIO_PC4 | PIO_PC5 | PIO_PC6 | PIO_PC7 | PIO_PC8;
   805f4:	4a13      	ldr	r2, [pc, #76]	; (80644 <motor_init+0x98>)
   805f6:	6811      	ldr	r1, [r2, #0]
   805f8:	f441 71ff 	orr.w	r1, r1, #510	; 0x1fe
   805fc:	6011      	str	r1, [r2, #0]
	 
	 // Enable write
	 PIOD->PIO_OWER |= PIO_PD0 | PIO_PD9 | PIO_PD10 | PIO_PD2 | PIO_PD1;
   805fe:	f8d3 10a0 	ldr.w	r1, [r3, #160]	; 0xa0
   80602:	f240 6007 	movw	r0, #1543	; 0x607
   80606:	4301      	orrs	r1, r0
   80608:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0

	// Disable write
	 PIOC->PIO_OWDR |= PIO_PC1 | PIO_PC2 | PIO_PC3 | PIO_PC4 | PIO_PC5 | PIO_PC6 | PIO_PC7 | PIO_PC8;
   8060c:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
   80610:	f441 71ff 	orr.w	r1, r1, #510	; 0x1fe
   80614:	f8c2 10a4 	str.w	r1, [r2, #164]	; 0xa4
	
	
	// Disable interrupts
	PIOD->PIO_IDR |= PIO_PD0 | PIO_PD9 | PIO_PD10 | PIO_PD2 | PIO_PD1;
   80618:	6c59      	ldr	r1, [r3, #68]	; 0x44
   8061a:	4301      	orrs	r1, r0
   8061c:	6459      	str	r1, [r3, #68]	; 0x44

	PIOC->PIO_IDR |= PIO_PC1 | PIO_PC2 | PIO_PC3 | PIO_PC4 | PIO_PC5 | PIO_PC6 | PIO_PC7 | PIO_PC8;
   8061e:	6c51      	ldr	r1, [r2, #68]	; 0x44
   80620:	f441 71ff 	orr.w	r1, r1, #510	; 0x1fe
   80624:	6451      	str	r1, [r2, #68]	; 0x44
	
	// Output enable 
	PIOD->PIO_OER |= PIO_PD0 | PIO_PD9 | PIO_PD10 | PIO_PD2 | PIO_PD1;
   80626:	6919      	ldr	r1, [r3, #16]
   80628:	4301      	orrs	r1, r0
   8062a:	6119      	str	r1, [r3, #16]
	
	// Disable output
	PIOC->PIO_ODR |= PIO_PC1 | PIO_PC2 | PIO_PC3 | PIO_PC4 | PIO_PC5 | PIO_PC6 | PIO_PC7 | PIO_PC8;
   8062c:	6951      	ldr	r1, [r2, #20]
   8062e:	f441 71ff 	orr.w	r1, r1, #510	; 0x1fe
   80632:	6151      	str	r1, [r2, #20]


	// Set 
	 PIOD->PIO_SODR = PIO_PD9;
   80634:	631c      	str	r4, [r3, #48]	; 0x30
	 
}
   80636:	bc10      	pop	{r4}
   80638:	4770      	bx	lr
   8063a:	bf00      	nop
   8063c:	400e0600 	.word	0x400e0600
   80640:	504d4300 	.word	0x504d4300
   80644:	400e1200 	.word	0x400e1200

00080648 <motor_read_encoder>:

uint16_t motor_read_encoder(void){
   80648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	PIOD->PIO_SODR = PIO_PD0;*/



	//Set SEL og !OE low
	PIOD->PIO_CODR = PIO_CODR_P0 | PIO_CODR_P2;
   8064a:	4c0f      	ldr	r4, [pc, #60]	; (80688 <motor_read_encoder+0x40>)
   8064c:	2305      	movs	r3, #5
   8064e:	6363      	str	r3, [r4, #52]	; 0x34
	
	//Delay 20us
	systick_delay_us(20);
   80650:	2014      	movs	r0, #20
   80652:	4f0e      	ldr	r7, [pc, #56]	; (8068c <motor_read_encoder+0x44>)
   80654:	47b8      	blx	r7
	
	//Read MSB
	encoderdataMSB = (PIOC->PIO_PDSR >> 1) & 0xFF;
   80656:	4e0e      	ldr	r6, [pc, #56]	; (80690 <motor_read_encoder+0x48>)
   80658:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
   8065a:	4d0e      	ldr	r5, [pc, #56]	; (80694 <motor_read_encoder+0x4c>)
   8065c:	085b      	lsrs	r3, r3, #1
   8065e:	702b      	strb	r3, [r5, #0]
	
	//Set SEL high
	PIOD->PIO_SODR = PIO_SODR_P2;
   80660:	2304      	movs	r3, #4
   80662:	6323      	str	r3, [r4, #48]	; 0x30

	//Delay 20us
	systick_delay_us(20);
   80664:	2014      	movs	r0, #20
   80666:	47b8      	blx	r7
	
	//Read LSB
	encoderdataLSB = (PIOC->PIO_PDSR >> 1) & 0xFF;
   80668:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
   8066a:	f3c0 0047 	ubfx	r0, r0, #1, #8
   8066e:	4b0a      	ldr	r3, [pc, #40]	; (80698 <motor_read_encoder+0x50>)
   80670:	7018      	strb	r0, [r3, #0]
	
	//Toggle !RST
	PIOD->PIO_CODR = PIO_CODR_P1;
   80672:	2302      	movs	r3, #2
   80674:	6363      	str	r3, [r4, #52]	; 0x34
	
	PIOD->PIO_SODR = PIO_SODR_P1;
   80676:	6323      	str	r3, [r4, #48]	; 0x30
	
	//Set !OE high
	PIOD->PIO_SODR = PIO_SODR_P0;
   80678:	2301      	movs	r3, #1
   8067a:	6323      	str	r3, [r4, #48]	; 0x30
	
	encoderdata = (encoderdataMSB<<8) | encoderdataLSB;
   8067c:	782b      	ldrb	r3, [r5, #0]
   8067e:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
   80682:	4b06      	ldr	r3, [pc, #24]	; (8069c <motor_read_encoder+0x54>)
   80684:	8018      	strh	r0, [r3, #0]
	
	return encoderdata;
}
   80686:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80688:	400e1400 	.word	0x400e1400
   8068c:	00080969 	.word	0x00080969
   80690:	400e1200 	.word	0x400e1200
   80694:	20000483 	.word	0x20000483
   80698:	20000482 	.word	0x20000482
   8069c:	20000480 	.word	0x20000480

000806a0 <pid2_init>:
int16_t kd = 1;


void pid2_init(void){
	//init values
	sum_error = 0;
   806a0:	4b07      	ldr	r3, [pc, #28]	; (806c0 <pid2_init+0x20>)
   806a2:	2200      	movs	r2, #0
   806a4:	601a      	str	r2, [r3, #0]
	last_error = 0;
   806a6:	809a      	strh	r2, [r3, #4]
	
	//limit the summing of errors
	max_sum_error = (INT12_MAX/2)/(ki+1);
   806a8:	4b06      	ldr	r3, [pc, #24]	; (806c4 <pid2_init+0x24>)
   806aa:	f9b3 3000 	ldrsh.w	r3, [r3]
   806ae:	1c5a      	adds	r2, r3, #1
   806b0:	f240 73ff 	movw	r3, #2047	; 0x7ff
   806b4:	fb93 f3f2 	sdiv	r3, r3, r2
   806b8:	4a03      	ldr	r2, [pc, #12]	; (806c8 <pid2_init+0x28>)
   806ba:	6013      	str	r3, [r2, #0]
   806bc:	4770      	bx	lr
   806be:	bf00      	nop
   806c0:	20000458 	.word	0x20000458
   806c4:	20000004 	.word	0x20000004
   806c8:	2000046c 	.word	0x2000046c

000806cc <pid2_ref>:

//!!!!!
void pid2_ref(uint8_t joy_pos){
	//deadzone 

	if (joy_pos<6){
   806cc:	2805      	cmp	r0, #5
   806ce:	d90d      	bls.n	806ec <pid2_ref+0x20>
		ref = 0;
	}else{
		ref = (((int32_t) (ENCODER_MAX-2*ENCODER_SAFEZONE)*(int32_t)joy_pos)/SETPOINT_MAX) + ENCODER_SAFEZONE; //PLS ENDRE
   806d0:	f242 1334 	movw	r3, #8500	; 0x2134
   806d4:	fb03 f000 	mul.w	r0, r3, r0
   806d8:	4b06      	ldr	r3, [pc, #24]	; (806f4 <pid2_ref+0x28>)
   806da:	fb83 2300 	smull	r2, r3, r3, r0
   806de:	4403      	add	r3, r0
   806e0:	17c0      	asrs	r0, r0, #31
   806e2:	ebc0 10e3 	rsb	r0, r0, r3, asr #7
   806e6:	4b04      	ldr	r3, [pc, #16]	; (806f8 <pid2_ref+0x2c>)
   806e8:	6098      	str	r0, [r3, #8]
   806ea:	4770      	bx	lr
		ref = 0;
   806ec:	2200      	movs	r2, #0
   806ee:	4b02      	ldr	r3, [pc, #8]	; (806f8 <pid2_ref+0x2c>)
   806f0:	609a      	str	r2, [r3, #8]
   806f2:	4770      	bx	lr
   806f4:	80808081 	.word	0x80808081
   806f8:	20000458 	.word	0x20000458

000806fc <pid2_controller>:

	
//	printf("REf: %d \r\n", ref);
}

int32_t pid2_controller(int16_t measurement){
   806fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   806fe:	f242 1534 	movw	r5, #8500	; 0x2134
   80702:	42a8      	cmp	r0, r5
   80704:	bfa8      	it	ge
   80706:	4628      	movge	r0, r5
		measurement = 0;
	} else if (measurement > 8500){
		measurement = 8500;
	}
	
	error = ref - measurement;
   80708:	4b27      	ldr	r3, [pc, #156]	; (807a8 <pid2_controller+0xac>)
   8070a:	689d      	ldr	r5, [r3, #8]
   8070c:	2800      	cmp	r0, #0
   8070e:	bfa8      	it	ge
   80710:	1a2d      	subge	r5, r5, r0
	
	if(error < 0){
   80712:	2d00      	cmp	r5, #0
		PIOD->PIO_SODR = PIO_PD10;
   80714:	f44f 6280 	mov.w	r2, #1024	; 0x400
   80718:	4b24      	ldr	r3, [pc, #144]	; (807ac <pid2_controller+0xb0>)
   8071a:	bfb4      	ite	lt
   8071c:	631a      	strlt	r2, [r3, #48]	; 0x30
		}else{
		PIOD->PIO_CODR = PIO_PD10;
   8071e:	635a      	strge	r2, [r3, #52]	; 0x34
	}
	error = abs(error);
   80720:	2d00      	cmp	r5, #0
   80722:	bfb8      	it	lt
   80724:	426d      	neglt	r5, r5
	
	p_term = kp*error;
   80726:	4c22      	ldr	r4, [pc, #136]	; (807b0 <pid2_controller+0xb4>)
   80728:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
   8072c:	fb05 f703 	mul.w	r7, r5, r3
	printf("error: %d \r\n", error);
   80730:	4629      	mov	r1, r5
   80732:	4820      	ldr	r0, [pc, #128]	; (807b4 <pid2_controller+0xb8>)
   80734:	4e20      	ldr	r6, [pc, #128]	; (807b8 <pid2_controller+0xbc>)
   80736:	47b0      	blx	r6

//	printf("JOYSTICK: %d \r\n\r\n", ref);
	//printf("ENCODER: %d \r\n\r\n", measurement);

	temp = (sum_error+error)/10;
   80738:	481b      	ldr	r0, [pc, #108]	; (807a8 <pid2_controller+0xac>)
   8073a:	6801      	ldr	r1, [r0, #0]
   8073c:	4429      	add	r1, r5
   8073e:	4a1f      	ldr	r2, [pc, #124]	; (807bc <pid2_controller+0xc0>)
   80740:	fb82 3201 	smull	r3, r2, r2, r1
   80744:	17cb      	asrs	r3, r1, #31
   80746:	ebc3 02a2 	rsb	r2, r3, r2, asr #2
	sum_error = temp;
   8074a:	6002      	str	r2, [r0, #0]
	i_term = ki*sum_error;
   8074c:	f9b4 3000 	ldrsh.w	r3, [r4]
	
	d_term = kd*(error-last_error)*10;
   80750:	f9b0 1004 	ldrsh.w	r1, [r0, #4]
   80754:	1a69      	subs	r1, r5, r1
   80756:	f9b4 4004 	ldrsh.w	r4, [r4, #4]
   8075a:	fb04 f401 	mul.w	r4, r4, r1
   8075e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
	last_error = error;
   80762:	8085      	strh	r5, [r0, #4]
	
	//set input
	input = (p_term+i_term+d_term)/SCALING_FACTOR;
   80764:	fb02 7303 	mla	r3, r2, r3, r7
   80768:	eb03 0344 	add.w	r3, r3, r4, lsl #1
   8076c:	4c14      	ldr	r4, [pc, #80]	; (807c0 <pid2_controller+0xc4>)
   8076e:	fb84 2403 	smull	r2, r4, r4, r3
   80772:	441c      	add	r4, r3
   80774:	17db      	asrs	r3, r3, #31
   80776:	ebc3 14e4 	rsb	r4, r3, r4, asr #7
	printf("input: %d \r\n\r\n", input);
   8077a:	4621      	mov	r1, r4
   8077c:	4811      	ldr	r0, [pc, #68]	; (807c4 <pid2_controller+0xc8>)
   8077e:	47b0      	blx	r6

	if(input > INT12_MAX){
   80780:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   80784:	db07      	blt.n	80796 <pid2_controller+0x9a>
		input = INT12_MAX;
		sum_error = sum_error-error;
   80786:	4b08      	ldr	r3, [pc, #32]	; (807a8 <pid2_controller+0xac>)
   80788:	6818      	ldr	r0, [r3, #0]
   8078a:	1b45      	subs	r5, r0, r5
   8078c:	601d      	str	r5, [r3, #0]
		input = INT12_MAX;
   8078e:	f640 74ff 	movw	r4, #4095	; 0xfff
		input = -INT12_MAX;
		sum_error = sum_error-error;
	}
	
	return input;
}
   80792:	4620      	mov	r0, r4
   80794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	} else if(input < -INT12_MAX){
   80796:	f514 5f80 	cmn.w	r4, #4096	; 0x1000
   8079a:	dcfa      	bgt.n	80792 <pid2_controller+0x96>
		sum_error = sum_error-error;
   8079c:	4a02      	ldr	r2, [pc, #8]	; (807a8 <pid2_controller+0xac>)
   8079e:	6813      	ldr	r3, [r2, #0]
   807a0:	1b5b      	subs	r3, r3, r5
   807a2:	6013      	str	r3, [r2, #0]
		input = -INT12_MAX;
   807a4:	4c08      	ldr	r4, [pc, #32]	; (807c8 <pid2_controller+0xcc>)
	return input;
   807a6:	e7f4      	b.n	80792 <pid2_controller+0x96>
   807a8:	20000458 	.word	0x20000458
   807ac:	400e1400 	.word	0x400e1400
   807b0:	20000004 	.word	0x20000004
   807b4:	00081750 	.word	0x00081750
   807b8:	00080cc9 	.word	0x00080cc9
   807bc:	66666667 	.word	0x66666667
   807c0:	80808081 	.word	0x80808081
   807c4:	00081760 	.word	0x00081760
   807c8:	fffff001 	.word	0xfffff001

000807cc <pid2_update_controller>:

void pid2_update_controller(void){
   807cc:	b508      	push	{r3, lr}
	//update PID contoller values at time interval
	if(PWM_ISR1_CHID3){
		int16_t input = pid2_controller(motor_read_encoder())*6;		
   807ce:	4b07      	ldr	r3, [pc, #28]	; (807ec <pid2_update_controller+0x20>)
   807d0:	4798      	blx	r3
   807d2:	b200      	sxth	r0, r0
   807d4:	4b06      	ldr	r3, [pc, #24]	; (807f0 <pid2_update_controller+0x24>)
   807d6:	4798      	blx	r3
   807d8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   807dc:	0040      	lsls	r0, r0, #1
		dac_write(abs(input));
   807de:	b200      	sxth	r0, r0
   807e0:	2800      	cmp	r0, #0
   807e2:	bfb8      	it	lt
   807e4:	4240      	neglt	r0, r0
   807e6:	4b03      	ldr	r3, [pc, #12]	; (807f4 <pid2_update_controller+0x28>)
   807e8:	4798      	blx	r3
   807ea:	bd08      	pop	{r3, pc}
   807ec:	00080649 	.word	0x00080649
   807f0:	000806fd 	.word	0x000806fd
   807f4:	000803b5 	.word	0x000803b5

000807f8 <pwm_timercounter_init>:
   807f8:	4b17      	ldr	r3, [pc, #92]	; (80858 <pwm_timercounter_init+0x60>)
   807fa:	691a      	ldr	r2, [r3, #16]
   807fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   80800:	611a      	str	r2, [r3, #16]
   80802:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
   80806:	f042 0210 	orr.w	r2, r2, #16
   8080a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
   8080e:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
   80812:	685a      	ldr	r2, [r3, #4]
   80814:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   80818:	605a      	str	r2, [r3, #4]
   8081a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   8081c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   80820:	671a      	str	r2, [r3, #112]	; 0x70
   80822:	4b0e      	ldr	r3, [pc, #56]	; (8085c <pwm_timercounter_init+0x64>)
   80824:	681a      	ldr	r2, [r3, #0]
   80826:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
   8082a:	f042 0201 	orr.w	r2, r2, #1
   8082e:	601a      	str	r2, [r3, #0]
   80830:	f8d3 22a0 	ldr.w	r2, [r3, #672]	; 0x2a0
   80834:	f042 020b 	orr.w	r2, r2, #11
   80838:	f8c3 22a0 	str.w	r2, [r3, #672]	; 0x2a0
   8083c:	f44f 42cd 	mov.w	r2, #26240	; 0x6680
   80840:	f8c3 22ac 	str.w	r2, [r3, #684]	; 0x2ac
   80844:	f645 62d0 	movw	r2, #24272	; 0x5ed0
   80848:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
   8084c:	685a      	ldr	r2, [r3, #4]
   8084e:	f042 0220 	orr.w	r2, r2, #32
   80852:	605a      	str	r2, [r3, #4]
   80854:	4770      	bx	lr
   80856:	bf00      	nop
   80858:	400e0600 	.word	0x400e0600
   8085c:	40094000 	.word	0x40094000

00080860 <pwm_update_dutycycle>:
   80860:	b510      	push	{r4, lr}
   80862:	f380 0008 	usat	r0, #8, r0
   80866:	4b16      	ldr	r3, [pc, #88]	; (808c0 <pwm_update_dutycycle+0x60>)
   80868:	4798      	blx	r3
   8086a:	a30f      	add	r3, pc, #60	; (adr r3, 808a8 <pwm_update_dutycycle+0x48>)
   8086c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80870:	4c14      	ldr	r4, [pc, #80]	; (808c4 <pwm_update_dutycycle+0x64>)
   80872:	47a0      	blx	r4
   80874:	a30e      	add	r3, pc, #56	; (adr r3, 808b0 <pwm_update_dutycycle+0x50>)
   80876:	e9d3 2300 	ldrd	r2, r3, [r3]
   8087a:	4c13      	ldr	r4, [pc, #76]	; (808c8 <pwm_update_dutycycle+0x68>)
   8087c:	47a0      	blx	r4
   8087e:	a30e      	add	r3, pc, #56	; (adr r3, 808b8 <pwm_update_dutycycle+0x58>)
   80880:	e9d3 2300 	ldrd	r2, r3, [r3]
   80884:	4c11      	ldr	r4, [pc, #68]	; (808cc <pwm_update_dutycycle+0x6c>)
   80886:	47a0      	blx	r4
   80888:	4b11      	ldr	r3, [pc, #68]	; (808d0 <pwm_update_dutycycle+0x70>)
   8088a:	4798      	blx	r3
   8088c:	f645 33c2 	movw	r3, #23490	; 0x5bc2
   80890:	4298      	cmp	r0, r3
   80892:	bf38      	it	cc
   80894:	4618      	movcc	r0, r3
   80896:	f246 13df 	movw	r3, #25055	; 0x61df
   8089a:	4298      	cmp	r0, r3
   8089c:	bf28      	it	cs
   8089e:	4618      	movcs	r0, r3
   808a0:	4b0c      	ldr	r3, [pc, #48]	; (808d4 <pwm_update_dutycycle+0x74>)
   808a2:	f8c3 02a8 	str.w	r0, [r3, #680]	; 0x2a8
   808a6:	bd10      	pop	{r4, pc}
   808a8:	00000000 	.word	0x00000000
   808ac:	406fe000 	.word	0x406fe000
   808b0:	00000000 	.word	0x00000000
   808b4:	40987400 	.word	0x40987400
   808b8:	00000000 	.word	0x00000000
   808bc:	40d6f080 	.word	0x40d6f080
   808c0:	00081085 	.word	0x00081085
   808c4:	000813a5 	.word	0x000813a5
   808c8:	00081151 	.word	0x00081151
   808cc:	00080ded 	.word	0x00080ded
   808d0:	00081575 	.word	0x00081575
   808d4:	40094000 	.word	0x40094000

000808d8 <solenoid_init>:
#include "../timer/timer.h"
int press;

void solenoid_init(){
	// Activate PIO in PMC
	PMC->PMC_PCER0 = PMC_PCER0_PID18;
   808d8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   808dc:	4b04      	ldr	r3, [pc, #16]	; (808f0 <solenoid_init+0x18>)
   808de:	611a      	str	r2, [r3, #16]
	
	// Set peripheral C on P44
	PIOC->PIO_ABSR |= PIO_ABSR_P18;
   808e0:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
   808e4:	6f19      	ldr	r1, [r3, #112]	; 0x70
   808e6:	4311      	orrs	r1, r2
   808e8:	6719      	str	r1, [r3, #112]	; 0x70
	
	// Enable register PIO
	PIOC->PIO_PER = PIO_PC18;
   808ea:	601a      	str	r2, [r3, #0]
	
	// Set PIO as output
	PIOC->PIO_OER = PIO_PC18;
   808ec:	611a      	str	r2, [r3, #16]
   808ee:	4770      	bx	lr
   808f0:	400e0600 	.word	0x400e0600

000808f4 <solenoid_push>:
	
}

void solenoid_push(){
   808f4:	b538      	push	{r3, r4, r5, lr}
	PIOC->PIO_SODR = PIO_PC18;
   808f6:	4c04      	ldr	r4, [pc, #16]	; (80908 <solenoid_push+0x14>)
   808f8:	f44f 2580 	mov.w	r5, #262144	; 0x40000
   808fc:	6325      	str	r5, [r4, #48]	; 0x30
	systick_delay_ms(50);
   808fe:	2032      	movs	r0, #50	; 0x32
   80900:	4b02      	ldr	r3, [pc, #8]	; (8090c <solenoid_push+0x18>)
   80902:	4798      	blx	r3
	PIOC->PIO_CODR = PIO_PC18;
   80904:	6365      	str	r5, [r4, #52]	; 0x34
   80906:	bd38      	pop	{r3, r4, r5, pc}
   80908:	400e1200 	.word	0x400e1200
   8090c:	00080945 	.word	0x00080945

00080910 <systick_init_ms>:
   80910:	4b05      	ldr	r3, [pc, #20]	; (80928 <systick_init_ms+0x18>)
   80912:	f642 1203 	movw	r2, #10499	; 0x2903
   80916:	605a      	str	r2, [r3, #4]
   80918:	2200      	movs	r2, #0
   8091a:	609a      	str	r2, [r3, #8]
   8091c:	681a      	ldr	r2, [r3, #0]
   8091e:	f042 0203 	orr.w	r2, r2, #3
   80922:	601a      	str	r2, [r3, #0]
   80924:	4770      	bx	lr
   80926:	bf00      	nop
   80928:	e000e010 	.word	0xe000e010

0008092c <systick_init_us>:
   8092c:	4b04      	ldr	r3, [pc, #16]	; (80940 <systick_init_us+0x14>)
   8092e:	220a      	movs	r2, #10
   80930:	605a      	str	r2, [r3, #4]
   80932:	2200      	movs	r2, #0
   80934:	609a      	str	r2, [r3, #8]
   80936:	681a      	ldr	r2, [r3, #0]
   80938:	f042 0203 	orr.w	r2, r2, #3
   8093c:	601a      	str	r2, [r3, #0]
   8093e:	4770      	bx	lr
   80940:	e000e010 	.word	0xe000e010

00080944 <systick_delay_ms>:
   80944:	b510      	push	{r4, lr}
   80946:	4c06      	ldr	r4, [pc, #24]	; (80960 <systick_delay_ms+0x1c>)
   80948:	6020      	str	r0, [r4, #0]
   8094a:	4b06      	ldr	r3, [pc, #24]	; (80964 <systick_delay_ms+0x20>)
   8094c:	4798      	blx	r3
   8094e:	6823      	ldr	r3, [r4, #0]
   80950:	b123      	cbz	r3, 8095c <systick_delay_ms+0x18>
   80952:	4622      	mov	r2, r4
   80954:	bf00      	nop
   80956:	6813      	ldr	r3, [r2, #0]
   80958:	2b00      	cmp	r3, #0
   8095a:	d1fb      	bne.n	80954 <systick_delay_ms+0x10>
   8095c:	bd10      	pop	{r4, pc}
   8095e:	bf00      	nop
   80960:	20000464 	.word	0x20000464
   80964:	00080911 	.word	0x00080911

00080968 <systick_delay_us>:
   80968:	b510      	push	{r4, lr}
   8096a:	4c06      	ldr	r4, [pc, #24]	; (80984 <systick_delay_us+0x1c>)
   8096c:	6020      	str	r0, [r4, #0]
   8096e:	4b06      	ldr	r3, [pc, #24]	; (80988 <systick_delay_us+0x20>)
   80970:	4798      	blx	r3
   80972:	6823      	ldr	r3, [r4, #0]
   80974:	b123      	cbz	r3, 80980 <systick_delay_us+0x18>
   80976:	4622      	mov	r2, r4
   80978:	bf00      	nop
   8097a:	6813      	ldr	r3, [r2, #0]
   8097c:	2b00      	cmp	r3, #0
   8097e:	d1fb      	bne.n	80978 <systick_delay_us+0x10>
   80980:	bd10      	pop	{r4, pc}
   80982:	bf00      	nop
   80984:	20000464 	.word	0x20000464
   80988:	0008092d 	.word	0x0008092d

0008098c <pid_timercounter_init>:
   8098c:	4b11      	ldr	r3, [pc, #68]	; (809d4 <pid_timercounter_init+0x48>)
   8098e:	2208      	movs	r2, #8
   80990:	611a      	str	r2, [r3, #16]
   80992:	4911      	ldr	r1, [pc, #68]	; (809d8 <pid_timercounter_init+0x4c>)
   80994:	f8d1 2100 	ldr.w	r2, [r1, #256]	; 0x100
   80998:	f042 0210 	orr.w	r2, r2, #16
   8099c:	f8c1 2100 	str.w	r2, [r1, #256]	; 0x100
   809a0:	681a      	ldr	r2, [r3, #0]
   809a2:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
   809a6:	f042 0201 	orr.w	r2, r2, #1
   809aa:	601a      	str	r2, [r3, #0]
   809ac:	f8d3 2260 	ldr.w	r2, [r3, #608]	; 0x260
   809b0:	f042 020b 	orr.w	r2, r2, #11
   809b4:	f8c3 2260 	str.w	r2, [r3, #608]	; 0x260
   809b8:	f44f 42cd 	mov.w	r2, #26240	; 0x6680
   809bc:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
   809c0:	f645 62d0 	movw	r2, #24272	; 0x5ed0
   809c4:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
   809c8:	685a      	ldr	r2, [r3, #4]
   809ca:	f042 0208 	orr.w	r2, r2, #8
   809ce:	605a      	str	r2, [r3, #4]
   809d0:	4770      	bx	lr
   809d2:	bf00      	nop
   809d4:	40094000 	.word	0x40094000
   809d8:	400e0600 	.word	0x400e0600

000809dc <SysTick_Handler>:
   809dc:	4b06      	ldr	r3, [pc, #24]	; (809f8 <SysTick_Handler+0x1c>)
   809de:	681b      	ldr	r3, [r3, #0]
   809e0:	b123      	cbz	r3, 809ec <SysTick_Handler+0x10>
   809e2:	4a05      	ldr	r2, [pc, #20]	; (809f8 <SysTick_Handler+0x1c>)
   809e4:	6813      	ldr	r3, [r2, #0]
   809e6:	3b01      	subs	r3, #1
   809e8:	6013      	str	r3, [r2, #0]
   809ea:	4770      	bx	lr
   809ec:	4b03      	ldr	r3, [pc, #12]	; (809fc <SysTick_Handler+0x20>)
   809ee:	2200      	movs	r2, #0
   809f0:	601a      	str	r2, [r3, #0]
   809f2:	609a      	str	r2, [r3, #8]
   809f4:	4770      	bx	lr
   809f6:	bf00      	nop
   809f8:	20000464 	.word	0x20000464
   809fc:	e000e010 	.word	0xe000e010

00080a00 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
   80a00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80a04:	460d      	mov	r5, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
   80a06:	1e16      	subs	r6, r2, #0
   80a08:	dd48      	ble.n	80a9c <prints+0x9c>
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
   80a0a:	780a      	ldrb	r2, [r1, #0]
   80a0c:	2a00      	cmp	r2, #0
   80a0e:	d035      	beq.n	80a7c <prints+0x7c>
   80a10:	460a      	mov	r2, r1
   80a12:	2400      	movs	r4, #0
   80a14:	3401      	adds	r4, #1
   80a16:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   80a1a:	2900      	cmp	r1, #0
   80a1c:	d1fa      	bne.n	80a14 <prints+0x14>
		if (len >= width) width = 0;
   80a1e:	42a6      	cmp	r6, r4
   80a20:	dc2d      	bgt.n	80a7e <prints+0x7e>
   80a22:	2400      	movs	r4, #0
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
   80a24:	f003 0202 	and.w	r2, r3, #2
   80a28:	2a00      	cmp	r2, #0
   80a2a:	bf0c      	ite	eq
   80a2c:	f04f 0820 	moveq.w	r8, #32
   80a30:	f04f 0830 	movne.w	r8, #48	; 0x30
	}
	if (!(pad & PAD_RIGHT)) {
   80a34:	f013 0301 	ands.w	r3, r3, #1
   80a38:	d123      	bne.n	80a82 <prints+0x82>
		for ( ; width > 0; --width) {
   80a3a:	2c00      	cmp	r4, #0
   80a3c:	dd28      	ble.n	80a90 <prints+0x90>
   80a3e:	4626      	mov	r6, r4
	(void) uart_putchar(c);  //Send characters to uart
   80a40:	fa5f f988 	uxtb.w	r9, r8
   80a44:	4f18      	ldr	r7, [pc, #96]	; (80aa8 <prints+0xa8>)
   80a46:	4648      	mov	r0, r9
   80a48:	47b8      	blx	r7
		for ( ; width > 0; --width) {
   80a4a:	3e01      	subs	r6, #1
   80a4c:	d1fb      	bne.n	80a46 <prints+0x46>
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
   80a4e:	7828      	ldrb	r0, [r5, #0]
   80a50:	b188      	cbz	r0, 80a76 <prints+0x76>
	(void) uart_putchar(c);  //Send characters to uart
   80a52:	4f15      	ldr	r7, [pc, #84]	; (80aa8 <prints+0xa8>)
   80a54:	47b8      	blx	r7
		printchar (out, *string);
		++pc;
   80a56:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
   80a58:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   80a5c:	2800      	cmp	r0, #0
   80a5e:	d1f9      	bne.n	80a54 <prints+0x54>
	}
	for ( ; width > 0; --width) {
   80a60:	2e00      	cmp	r6, #0
   80a62:	dd08      	ble.n	80a76 <prints+0x76>
   80a64:	4635      	mov	r5, r6
	(void) uart_putchar(c);  //Send characters to uart
   80a66:	fa5f f888 	uxtb.w	r8, r8
   80a6a:	4f0f      	ldr	r7, [pc, #60]	; (80aa8 <prints+0xa8>)
   80a6c:	4640      	mov	r0, r8
   80a6e:	47b8      	blx	r7
	for ( ; width > 0; --width) {
   80a70:	3d01      	subs	r5, #1
   80a72:	d1fb      	bne.n	80a6c <prints+0x6c>
   80a74:	4434      	add	r4, r6
		printchar (out, padchar);
		++pc;
	}

	return pc;
}
   80a76:	4620      	mov	r0, r4
   80a78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		for (ptr = string; *ptr; ++ptr) ++len;
   80a7c:	2400      	movs	r4, #0
		else width -= len;
   80a7e:	1b34      	subs	r4, r6, r4
   80a80:	e7d0      	b.n	80a24 <prints+0x24>
   80a82:	4626      	mov	r6, r4
	for ( ; *string ; ++string) {
   80a84:	7828      	ldrb	r0, [r5, #0]
   80a86:	b108      	cbz	r0, 80a8c <prints+0x8c>
	register int pc = 0, padchar = ' ';
   80a88:	2400      	movs	r4, #0
   80a8a:	e7e2      	b.n	80a52 <prints+0x52>
   80a8c:	2400      	movs	r4, #0
   80a8e:	e7e7      	b.n	80a60 <prints+0x60>
		for ( ; width > 0; --width) {
   80a90:	4626      	mov	r6, r4
   80a92:	461c      	mov	r4, r3
   80a94:	e7db      	b.n	80a4e <prints+0x4e>
	register int pc = 0, padchar = ' ';
   80a96:	f04f 0820 	mov.w	r8, #32
   80a9a:	e7d8      	b.n	80a4e <prints+0x4e>
	if (!(pad & PAD_RIGHT)) {
   80a9c:	f013 0401 	ands.w	r4, r3, #1
   80aa0:	d0f9      	beq.n	80a96 <prints+0x96>
	register int pc = 0, padchar = ' ';
   80aa2:	f04f 0820 	mov.w	r8, #32
   80aa6:	e7ed      	b.n	80a84 <prints+0x84>
   80aa8:	00080d55 	.word	0x00080d55

00080aac <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
   80aac:	b5f0      	push	{r4, r5, r6, r7, lr}
   80aae:	b085      	sub	sp, #20
   80ab0:	4607      	mov	r7, r0
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;

	if (i == 0) {
   80ab2:	b381      	cbz	r1, 80b16 <printi+0x6a>
   80ab4:	460c      	mov	r4, r1
		print_buf[0] = '0';
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
   80ab6:	b10b      	cbz	r3, 80abc <printi+0x10>
   80ab8:	2a0a      	cmp	r2, #10
   80aba:	d038      	beq.n	80b2e <printi+0x82>
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
   80abc:	2300      	movs	r3, #0
   80abe:	f88d 300f 	strb.w	r3, [sp, #15]

	while (u) {
   80ac2:	2600      	movs	r6, #0
   80ac4:	2900      	cmp	r1, #0
   80ac6:	d046      	beq.n	80b56 <printi+0xaa>
   80ac8:	f10d 050f 	add.w	r5, sp, #15
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
   80acc:	990c      	ldr	r1, [sp, #48]	; 0x30
   80ace:	393a      	subs	r1, #58	; 0x3a
		t = u % b;
   80ad0:	fbb4 f3f2 	udiv	r3, r4, r2
   80ad4:	fb02 4313 	mls	r3, r2, r3, r4
		if( t >= 10 )
   80ad8:	2b09      	cmp	r3, #9
			t += letbase - '0' - 10;
   80ada:	bfc8      	it	gt
   80adc:	185b      	addgt	r3, r3, r1
		*--s = t + '0';
   80ade:	3330      	adds	r3, #48	; 0x30
   80ae0:	f805 3d01 	strb.w	r3, [r5, #-1]!
		u /= b;
   80ae4:	fbb4 f4f2 	udiv	r4, r4, r2
	while (u) {
   80ae8:	2c00      	cmp	r4, #0
   80aea:	d1f1      	bne.n	80ad0 <printi+0x24>
	}

	if (neg) {
   80aec:	b156      	cbz	r6, 80b04 <printi+0x58>
		if( width && (pad & PAD_ZERO) ) {
   80aee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80af0:	b11b      	cbz	r3, 80afa <printi+0x4e>
   80af2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80af4:	f013 0f02 	tst.w	r3, #2
   80af8:	d125      	bne.n	80b46 <printi+0x9a>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
   80afa:	232d      	movs	r3, #45	; 0x2d
   80afc:	f805 3c01 	strb.w	r3, [r5, #-1]
   80b00:	3d01      	subs	r5, #1
	register int t, neg = 0, pc = 0;
   80b02:	2600      	movs	r6, #0
		}
	}

	return pc + prints (out, s, width, pad);
   80b04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80b06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80b08:	4629      	mov	r1, r5
   80b0a:	4638      	mov	r0, r7
   80b0c:	4c14      	ldr	r4, [pc, #80]	; (80b60 <printi+0xb4>)
   80b0e:	47a0      	blx	r4
   80b10:	4430      	add	r0, r6
}
   80b12:	b005      	add	sp, #20
   80b14:	bdf0      	pop	{r4, r5, r6, r7, pc}
		print_buf[0] = '0';
   80b16:	2330      	movs	r3, #48	; 0x30
   80b18:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
   80b1c:	2300      	movs	r3, #0
   80b1e:	f88d 3005 	strb.w	r3, [sp, #5]
		return prints (out, print_buf, width, pad);
   80b22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80b24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80b26:	a901      	add	r1, sp, #4
   80b28:	4c0d      	ldr	r4, [pc, #52]	; (80b60 <printi+0xb4>)
   80b2a:	47a0      	blx	r4
   80b2c:	e7f1      	b.n	80b12 <printi+0x66>
	if (sg && b == 10 && i < 0) {
   80b2e:	2900      	cmp	r1, #0
   80b30:	dac4      	bge.n	80abc <printi+0x10>
		u = -i;
   80b32:	424c      	negs	r4, r1
	*s = '\0';
   80b34:	2300      	movs	r3, #0
   80b36:	f88d 300f 	strb.w	r3, [sp, #15]
	s = print_buf + PRINT_BUF_LEN-1;
   80b3a:	f10d 050f 	add.w	r5, sp, #15
	while (u) {
   80b3e:	2c00      	cmp	r4, #0
   80b40:	d0d5      	beq.n	80aee <printi+0x42>
		neg = 1;
   80b42:	2601      	movs	r6, #1
   80b44:	e7c0      	b.n	80ac8 <printi+0x1c>
	(void) uart_putchar(c);  //Send characters to uart
   80b46:	202d      	movs	r0, #45	; 0x2d
   80b48:	4b06      	ldr	r3, [pc, #24]	; (80b64 <printi+0xb8>)
   80b4a:	4798      	blx	r3
			--width;
   80b4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80b4e:	3b01      	subs	r3, #1
   80b50:	930a      	str	r3, [sp, #40]	; 0x28
			++pc;
   80b52:	2601      	movs	r6, #1
			--width;
   80b54:	e7d6      	b.n	80b04 <printi+0x58>
	register int t, neg = 0, pc = 0;
   80b56:	461e      	mov	r6, r3
	s = print_buf + PRINT_BUF_LEN-1;
   80b58:	f10d 050f 	add.w	r5, sp, #15
   80b5c:	e7d2      	b.n	80b04 <printi+0x58>
   80b5e:	bf00      	nop
   80b60:	00080a01 	.word	0x00080a01
   80b64:	00080d55 	.word	0x00080d55

00080b68 <print>:

static int print( char **out, const char *format, va_list args )
{
   80b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80b6c:	b087      	sub	sp, #28
   80b6e:	4680      	mov	r8, r0
	register int width, pad;
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
   80b70:	780b      	ldrb	r3, [r1, #0]
   80b72:	2b00      	cmp	r3, #0
   80b74:	f000 8094 	beq.w	80ca0 <print+0x138>
   80b78:	468b      	mov	fp, r1
   80b7a:	4617      	mov	r7, r2
   80b7c:	2500      	movs	r5, #0
	(void) uart_putchar(c);  //Send characters to uart
   80b7e:	4e4e      	ldr	r6, [pc, #312]	; (80cb8 <print+0x150>)
			}
			if( *format == 'c' ) {
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
				scr[1] = '\0';
				pc += prints (out, scr, width, pad);
   80b80:	f8df a13c 	ldr.w	sl, [pc, #316]	; 80cc0 <print+0x158>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   80b84:	f8df 913c 	ldr.w	r9, [pc, #316]	; 80cc4 <print+0x15c>
   80b88:	e046      	b.n	80c18 <print+0xb0>
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   80b8a:	2200      	movs	r2, #0
   80b8c:	e070      	b.n	80c70 <print+0x108>
				register char *s = (char *)va_arg( args, int );
   80b8e:	6839      	ldr	r1, [r7, #0]
   80b90:	3704      	adds	r7, #4
				pc += prints (out, s?s:"(null)", width, pad);
   80b92:	484a      	ldr	r0, [pc, #296]	; (80cbc <print+0x154>)
   80b94:	2900      	cmp	r1, #0
   80b96:	bf08      	it	eq
   80b98:	4601      	moveq	r1, r0
   80b9a:	4640      	mov	r0, r8
   80b9c:	47d0      	blx	sl
   80b9e:	4405      	add	r5, r0
				continue;
   80ba0:	e035      	b.n	80c0e <print+0xa6>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
   80ba2:	6839      	ldr	r1, [r7, #0]
   80ba4:	3704      	adds	r7, #4
   80ba6:	2061      	movs	r0, #97	; 0x61
   80ba8:	9002      	str	r0, [sp, #8]
   80baa:	9301      	str	r3, [sp, #4]
   80bac:	9200      	str	r2, [sp, #0]
   80bae:	2301      	movs	r3, #1
   80bb0:	220a      	movs	r2, #10
   80bb2:	4640      	mov	r0, r8
   80bb4:	47c8      	blx	r9
   80bb6:	4405      	add	r5, r0
				continue;
   80bb8:	e029      	b.n	80c0e <print+0xa6>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
   80bba:	6839      	ldr	r1, [r7, #0]
   80bbc:	3704      	adds	r7, #4
   80bbe:	2061      	movs	r0, #97	; 0x61
   80bc0:	9002      	str	r0, [sp, #8]
   80bc2:	9301      	str	r3, [sp, #4]
   80bc4:	9200      	str	r2, [sp, #0]
   80bc6:	2300      	movs	r3, #0
   80bc8:	2210      	movs	r2, #16
   80bca:	4640      	mov	r0, r8
   80bcc:	47c8      	blx	r9
   80bce:	4405      	add	r5, r0
				continue;
   80bd0:	e01d      	b.n	80c0e <print+0xa6>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
   80bd2:	6839      	ldr	r1, [r7, #0]
   80bd4:	3704      	adds	r7, #4
   80bd6:	2041      	movs	r0, #65	; 0x41
   80bd8:	9002      	str	r0, [sp, #8]
   80bda:	9301      	str	r3, [sp, #4]
   80bdc:	9200      	str	r2, [sp, #0]
   80bde:	2300      	movs	r3, #0
   80be0:	2210      	movs	r2, #16
   80be2:	4640      	mov	r0, r8
   80be4:	47c8      	blx	r9
   80be6:	4405      	add	r5, r0
				continue;
   80be8:	e011      	b.n	80c0e <print+0xa6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   80bea:	6839      	ldr	r1, [r7, #0]
   80bec:	3704      	adds	r7, #4
   80bee:	2061      	movs	r0, #97	; 0x61
   80bf0:	9002      	str	r0, [sp, #8]
   80bf2:	9301      	str	r3, [sp, #4]
   80bf4:	9200      	str	r2, [sp, #0]
   80bf6:	2300      	movs	r3, #0
   80bf8:	220a      	movs	r2, #10
   80bfa:	4640      	mov	r0, r8
   80bfc:	47c8      	blx	r9
   80bfe:	4405      	add	r5, r0
				continue;
   80c00:	e005      	b.n	80c0e <print+0xa6>
			++format;
   80c02:	46a3      	mov	fp, r4
	(void) uart_putchar(c);  //Send characters to uart
   80c04:	f89b 0000 	ldrb.w	r0, [fp]
   80c08:	47b0      	blx	r6
			}
		}
		else {
		out:
			printchar (out, *format);
			++pc;
   80c0a:	3501      	adds	r5, #1
   80c0c:	465c      	mov	r4, fp
	for (; *format != 0; ++format) {
   80c0e:	f104 0b01 	add.w	fp, r4, #1
   80c12:	7863      	ldrb	r3, [r4, #1]
   80c14:	2b00      	cmp	r3, #0
   80c16:	d044      	beq.n	80ca2 <print+0x13a>
		if (*format == '%') {
   80c18:	2b25      	cmp	r3, #37	; 0x25
   80c1a:	d1f3      	bne.n	80c04 <print+0x9c>
			++format;
   80c1c:	f10b 0401 	add.w	r4, fp, #1
			if (*format == '\0') break;
   80c20:	f89b 3001 	ldrb.w	r3, [fp, #1]
   80c24:	2b00      	cmp	r3, #0
   80c26:	d03c      	beq.n	80ca2 <print+0x13a>
			if (*format == '%') goto out;
   80c28:	2b25      	cmp	r3, #37	; 0x25
   80c2a:	d0ea      	beq.n	80c02 <print+0x9a>
			if (*format == '-') {
   80c2c:	2b2d      	cmp	r3, #45	; 0x2d
				++format;
   80c2e:	bf06      	itte	eq
   80c30:	f10b 0402 	addeq.w	r4, fp, #2
				pad = PAD_RIGHT;
   80c34:	2301      	moveq	r3, #1
			width = pad = 0;
   80c36:	2300      	movne	r3, #0
			while (*format == '0') {
   80c38:	7822      	ldrb	r2, [r4, #0]
   80c3a:	2a30      	cmp	r2, #48	; 0x30
   80c3c:	d105      	bne.n	80c4a <print+0xe2>
				pad |= PAD_ZERO;
   80c3e:	f043 0302 	orr.w	r3, r3, #2
			while (*format == '0') {
   80c42:	f814 2f01 	ldrb.w	r2, [r4, #1]!
   80c46:	2a30      	cmp	r2, #48	; 0x30
   80c48:	d0f9      	beq.n	80c3e <print+0xd6>
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   80c4a:	7821      	ldrb	r1, [r4, #0]
   80c4c:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   80c50:	b2d2      	uxtb	r2, r2
   80c52:	2a09      	cmp	r2, #9
   80c54:	d899      	bhi.n	80b8a <print+0x22>
   80c56:	2200      	movs	r2, #0
				width *= 10;
   80c58:	eb02 0282 	add.w	r2, r2, r2, lsl #2
				width += *format - '0';
   80c5c:	3930      	subs	r1, #48	; 0x30
   80c5e:	eb01 0242 	add.w	r2, r1, r2, lsl #1
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   80c62:	f814 1f01 	ldrb.w	r1, [r4, #1]!
   80c66:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   80c6a:	b2c0      	uxtb	r0, r0
   80c6c:	2809      	cmp	r0, #9
   80c6e:	d9f3      	bls.n	80c58 <print+0xf0>
			if( *format == 's' ) {
   80c70:	2973      	cmp	r1, #115	; 0x73
   80c72:	d08c      	beq.n	80b8e <print+0x26>
			if( *format == 'd' ) {
   80c74:	2964      	cmp	r1, #100	; 0x64
   80c76:	d094      	beq.n	80ba2 <print+0x3a>
			if( *format == 'x' ) {
   80c78:	2978      	cmp	r1, #120	; 0x78
   80c7a:	d09e      	beq.n	80bba <print+0x52>
			if( *format == 'X' ) {
   80c7c:	2958      	cmp	r1, #88	; 0x58
   80c7e:	d0a8      	beq.n	80bd2 <print+0x6a>
			if( *format == 'u' ) {
   80c80:	2975      	cmp	r1, #117	; 0x75
   80c82:	d0b2      	beq.n	80bea <print+0x82>
			if( *format == 'c' ) {
   80c84:	2963      	cmp	r1, #99	; 0x63
   80c86:	d1c2      	bne.n	80c0e <print+0xa6>
				scr[0] = (char)va_arg( args, int );
   80c88:	6839      	ldr	r1, [r7, #0]
   80c8a:	3704      	adds	r7, #4
   80c8c:	f88d 1014 	strb.w	r1, [sp, #20]
				scr[1] = '\0';
   80c90:	2100      	movs	r1, #0
   80c92:	f88d 1015 	strb.w	r1, [sp, #21]
				pc += prints (out, scr, width, pad);
   80c96:	a905      	add	r1, sp, #20
   80c98:	4640      	mov	r0, r8
   80c9a:	47d0      	blx	sl
   80c9c:	4405      	add	r5, r0
				continue;
   80c9e:	e7b6      	b.n	80c0e <print+0xa6>
	register int pc = 0;
   80ca0:	2500      	movs	r5, #0
		}
	}
	if (out) **out = '\0';
   80ca2:	f1b8 0f00 	cmp.w	r8, #0
   80ca6:	d003      	beq.n	80cb0 <print+0x148>
   80ca8:	f8d8 3000 	ldr.w	r3, [r8]
   80cac:	2200      	movs	r2, #0
   80cae:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
}
   80cb0:	4628      	mov	r0, r5
   80cb2:	b007      	add	sp, #28
   80cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80cb8:	00080d55 	.word	0x00080d55
   80cbc:	00081770 	.word	0x00081770
   80cc0:	00080a01 	.word	0x00080a01
   80cc4:	00080aad 	.word	0x00080aad

00080cc8 <printf>:

int printf(const char *format, ...)
{
   80cc8:	b40f      	push	{r0, r1, r2, r3}
   80cca:	b500      	push	{lr}
   80ccc:	b083      	sub	sp, #12
   80cce:	aa04      	add	r2, sp, #16
   80cd0:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
   80cd4:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
   80cd6:	2000      	movs	r0, #0
   80cd8:	4b03      	ldr	r3, [pc, #12]	; (80ce8 <printf+0x20>)
   80cda:	4798      	blx	r3
}
   80cdc:	b003      	add	sp, #12
   80cde:	f85d eb04 	ldr.w	lr, [sp], #4
   80ce2:	b004      	add	sp, #16
   80ce4:	4770      	bx	lr
   80ce6:	bf00      	nop
   80ce8:	00080b69 	.word	0x00080b69

00080cec <configure_uart>:
	uint32_t ul_sr;

/*
Initialize UART ring buffer as empty
*/
rx_buffer.head=0;
   80cec:	4b16      	ldr	r3, [pc, #88]	; (80d48 <configure_uart+0x5c>)
   80cee:	2200      	movs	r2, #0
   80cf0:	701a      	strb	r2, [r3, #0]
rx_buffer.tail=0;
   80cf2:	705a      	strb	r2, [r3, #1]
/*
Initialize UART communication
*/
	// Pin configuration
	// Disable interrupts on Uart receive (URXD) and transmit (UTXD) pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80cf4:	4b15      	ldr	r3, [pc, #84]	; (80d4c <configure_uart+0x60>)
   80cf6:	f44f 7140 	mov.w	r1, #768	; 0x300
   80cfa:	6459      	str	r1, [r3, #68]	; 0x44

	// Disable the Parallel IO (PIO) of the URXD and UTXD pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80cfc:	6059      	str	r1, [r3, #4]

	// Read current peripheral AB select register and set the UTXD and URXD pins to 0 (UART is connected as peripheral A)
	ul_sr = PIOA->PIO_ABSR;
   80cfe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   80d00:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80d02:	4002      	ands	r2, r0
   80d04:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80d08:	671a      	str	r2, [r3, #112]	; 0x70

	// Enable pull up resistor on URXD and UTXD pin
	PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80d0a:	6659      	str	r1, [r3, #100]	; 0x64

	// Uart configuration
	
	// Enable the peripheral UART controller in Power Management Controller (PMC)
	PMC->PMC_PCER0 = 1 << ID_UART;
   80d0c:	f44f 7280 	mov.w	r2, #256	; 0x100
   80d10:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80d14:	611a      	str	r2, [r3, #16]

	// Reset and disable receiver and transmitter
	UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   80d16:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80d1a:	21ac      	movs	r1, #172	; 0xac
   80d1c:	6019      	str	r1, [r3, #0]

	// Set the baudrate
	UART->UART_BRGR = 547; // MCK / 16 * x = BaudRate (write x into UART_BRGR)  
   80d1e:	f240 2123 	movw	r1, #547	; 0x223
   80d22:	6219      	str	r1, [r3, #32]

	// No parity bits
	UART->UART_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;	
   80d24:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80d28:	6059      	str	r1, [r3, #4]

	// Disable PDC channel
	UART->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80d2a:	f240 2102 	movw	r1, #514	; 0x202
   80d2e:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120

	// Configure interrupts on receive ready and errors
	UART->UART_IDR = 0xFFFFFFFF;
   80d32:	f04f 31ff 	mov.w	r1, #4294967295
   80d36:	60d9      	str	r1, [r3, #12]
	UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   80d38:	21e1      	movs	r1, #225	; 0xe1
   80d3a:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   80d3c:	4904      	ldr	r1, [pc, #16]	; (80d50 <configure_uart+0x64>)
   80d3e:	600a      	str	r2, [r1, #0]

	// Enable UART interrupt in the Nested Vectored Interrupt Controller(NVIC)
	NVIC_EnableIRQ((IRQn_Type) ID_UART);

	// Enable UART receiver and transmitter
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80d40:	2250      	movs	r2, #80	; 0x50
   80d42:	601a      	str	r2, [r3, #0]
   80d44:	4770      	bx	lr
   80d46:	bf00      	nop
   80d48:	20000484 	.word	0x20000484
   80d4c:	400e0e00 	.word	0x400e0e00
   80d50:	e000e100 	.word	0xe000e100

00080d54 <uart_putchar>:
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c)
{
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   80d54:	4b07      	ldr	r3, [pc, #28]	; (80d74 <uart_putchar+0x20>)
   80d56:	695b      	ldr	r3, [r3, #20]
   80d58:	f013 0f02 	tst.w	r3, #2
   80d5c:	d008      	beq.n	80d70 <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   80d5e:	4b05      	ldr	r3, [pc, #20]	; (80d74 <uart_putchar+0x20>)
   80d60:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   80d62:	461a      	mov	r2, r3
   80d64:	6953      	ldr	r3, [r2, #20]
   80d66:	f413 7f00 	tst.w	r3, #512	; 0x200
   80d6a:	d0fb      	beq.n	80d64 <uart_putchar+0x10>
	return 0;
   80d6c:	2000      	movs	r0, #0
   80d6e:	4770      	bx	lr
	return 1;
   80d70:	2001      	movs	r0, #1
}
   80d72:	4770      	bx	lr
   80d74:	400e0800 	.word	0x400e0800

00080d78 <UART_Handler>:

void UART_Handler(void)
{
   80d78:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   80d7a:	4b15      	ldr	r3, [pc, #84]	; (80dd0 <UART_Handler+0x58>)
   80d7c:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE))
   80d7e:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   80d82:	d003      	beq.n	80d8c <UART_Handler+0x14>
	{
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   80d84:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80d88:	4a11      	ldr	r2, [pc, #68]	; (80dd0 <UART_Handler+0x58>)
   80d8a:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   80d8c:	f013 0f01 	tst.w	r3, #1
   80d90:	d012      	beq.n	80db8 <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   80d92:	4810      	ldr	r0, [pc, #64]	; (80dd4 <UART_Handler+0x5c>)
   80d94:	7842      	ldrb	r2, [r0, #1]
   80d96:	1c53      	adds	r3, r2, #1
   80d98:	4259      	negs	r1, r3
   80d9a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80d9e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80da2:	bf58      	it	pl
   80da4:	424b      	negpl	r3, r1
   80da6:	7801      	ldrb	r1, [r0, #0]
   80da8:	428b      	cmp	r3, r1
   80daa:	d006      	beq.n	80dba <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   80dac:	4908      	ldr	r1, [pc, #32]	; (80dd0 <UART_Handler+0x58>)
   80dae:	6988      	ldr	r0, [r1, #24]
   80db0:	4908      	ldr	r1, [pc, #32]	; (80dd4 <UART_Handler+0x5c>)
   80db2:	440a      	add	r2, r1
   80db4:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   80db6:	704b      	strb	r3, [r1, #1]
   80db8:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   80dba:	4807      	ldr	r0, [pc, #28]	; (80dd8 <UART_Handler+0x60>)
   80dbc:	4b07      	ldr	r3, [pc, #28]	; (80ddc <UART_Handler+0x64>)
   80dbe:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   80dc0:	4b03      	ldr	r3, [pc, #12]	; (80dd0 <UART_Handler+0x58>)
   80dc2:	699a      	ldr	r2, [r3, #24]
   80dc4:	4b03      	ldr	r3, [pc, #12]	; (80dd4 <UART_Handler+0x5c>)
   80dc6:	7859      	ldrb	r1, [r3, #1]
   80dc8:	440b      	add	r3, r1
   80dca:	709a      	strb	r2, [r3, #2]
			return;
   80dcc:	bd08      	pop	{r3, pc}
   80dce:	bf00      	nop
   80dd0:	400e0800 	.word	0x400e0800
   80dd4:	20000484 	.word	0x20000484
   80dd8:	00081778 	.word	0x00081778
   80ddc:	00080cc9 	.word	0x00080cc9

00080de0 <__aeabi_drsub>:
   80de0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   80de4:	e002      	b.n	80dec <__adddf3>
   80de6:	bf00      	nop

00080de8 <__aeabi_dsub>:
   80de8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00080dec <__adddf3>:
   80dec:	b530      	push	{r4, r5, lr}
   80dee:	ea4f 0441 	mov.w	r4, r1, lsl #1
   80df2:	ea4f 0543 	mov.w	r5, r3, lsl #1
   80df6:	ea94 0f05 	teq	r4, r5
   80dfa:	bf08      	it	eq
   80dfc:	ea90 0f02 	teqeq	r0, r2
   80e00:	bf1f      	itttt	ne
   80e02:	ea54 0c00 	orrsne.w	ip, r4, r0
   80e06:	ea55 0c02 	orrsne.w	ip, r5, r2
   80e0a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   80e0e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80e12:	f000 80e2 	beq.w	80fda <__adddf3+0x1ee>
   80e16:	ea4f 5454 	mov.w	r4, r4, lsr #21
   80e1a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   80e1e:	bfb8      	it	lt
   80e20:	426d      	neglt	r5, r5
   80e22:	dd0c      	ble.n	80e3e <__adddf3+0x52>
   80e24:	442c      	add	r4, r5
   80e26:	ea80 0202 	eor.w	r2, r0, r2
   80e2a:	ea81 0303 	eor.w	r3, r1, r3
   80e2e:	ea82 0000 	eor.w	r0, r2, r0
   80e32:	ea83 0101 	eor.w	r1, r3, r1
   80e36:	ea80 0202 	eor.w	r2, r0, r2
   80e3a:	ea81 0303 	eor.w	r3, r1, r3
   80e3e:	2d36      	cmp	r5, #54	; 0x36
   80e40:	bf88      	it	hi
   80e42:	bd30      	pophi	{r4, r5, pc}
   80e44:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   80e48:	ea4f 3101 	mov.w	r1, r1, lsl #12
   80e4c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   80e50:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   80e54:	d002      	beq.n	80e5c <__adddf3+0x70>
   80e56:	4240      	negs	r0, r0
   80e58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80e5c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   80e60:	ea4f 3303 	mov.w	r3, r3, lsl #12
   80e64:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   80e68:	d002      	beq.n	80e70 <__adddf3+0x84>
   80e6a:	4252      	negs	r2, r2
   80e6c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   80e70:	ea94 0f05 	teq	r4, r5
   80e74:	f000 80a7 	beq.w	80fc6 <__adddf3+0x1da>
   80e78:	f1a4 0401 	sub.w	r4, r4, #1
   80e7c:	f1d5 0e20 	rsbs	lr, r5, #32
   80e80:	db0d      	blt.n	80e9e <__adddf3+0xb2>
   80e82:	fa02 fc0e 	lsl.w	ip, r2, lr
   80e86:	fa22 f205 	lsr.w	r2, r2, r5
   80e8a:	1880      	adds	r0, r0, r2
   80e8c:	f141 0100 	adc.w	r1, r1, #0
   80e90:	fa03 f20e 	lsl.w	r2, r3, lr
   80e94:	1880      	adds	r0, r0, r2
   80e96:	fa43 f305 	asr.w	r3, r3, r5
   80e9a:	4159      	adcs	r1, r3
   80e9c:	e00e      	b.n	80ebc <__adddf3+0xd0>
   80e9e:	f1a5 0520 	sub.w	r5, r5, #32
   80ea2:	f10e 0e20 	add.w	lr, lr, #32
   80ea6:	2a01      	cmp	r2, #1
   80ea8:	fa03 fc0e 	lsl.w	ip, r3, lr
   80eac:	bf28      	it	cs
   80eae:	f04c 0c02 	orrcs.w	ip, ip, #2
   80eb2:	fa43 f305 	asr.w	r3, r3, r5
   80eb6:	18c0      	adds	r0, r0, r3
   80eb8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   80ebc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80ec0:	d507      	bpl.n	80ed2 <__adddf3+0xe6>
   80ec2:	f04f 0e00 	mov.w	lr, #0
   80ec6:	f1dc 0c00 	rsbs	ip, ip, #0
   80eca:	eb7e 0000 	sbcs.w	r0, lr, r0
   80ece:	eb6e 0101 	sbc.w	r1, lr, r1
   80ed2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   80ed6:	d31b      	bcc.n	80f10 <__adddf3+0x124>
   80ed8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   80edc:	d30c      	bcc.n	80ef8 <__adddf3+0x10c>
   80ede:	0849      	lsrs	r1, r1, #1
   80ee0:	ea5f 0030 	movs.w	r0, r0, rrx
   80ee4:	ea4f 0c3c 	mov.w	ip, ip, rrx
   80ee8:	f104 0401 	add.w	r4, r4, #1
   80eec:	ea4f 5244 	mov.w	r2, r4, lsl #21
   80ef0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   80ef4:	f080 809a 	bcs.w	8102c <__adddf3+0x240>
   80ef8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   80efc:	bf08      	it	eq
   80efe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   80f02:	f150 0000 	adcs.w	r0, r0, #0
   80f06:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   80f0a:	ea41 0105 	orr.w	r1, r1, r5
   80f0e:	bd30      	pop	{r4, r5, pc}
   80f10:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   80f14:	4140      	adcs	r0, r0
   80f16:	eb41 0101 	adc.w	r1, r1, r1
   80f1a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   80f1e:	f1a4 0401 	sub.w	r4, r4, #1
   80f22:	d1e9      	bne.n	80ef8 <__adddf3+0x10c>
   80f24:	f091 0f00 	teq	r1, #0
   80f28:	bf04      	itt	eq
   80f2a:	4601      	moveq	r1, r0
   80f2c:	2000      	moveq	r0, #0
   80f2e:	fab1 f381 	clz	r3, r1
   80f32:	bf08      	it	eq
   80f34:	3320      	addeq	r3, #32
   80f36:	f1a3 030b 	sub.w	r3, r3, #11
   80f3a:	f1b3 0220 	subs.w	r2, r3, #32
   80f3e:	da0c      	bge.n	80f5a <__adddf3+0x16e>
   80f40:	320c      	adds	r2, #12
   80f42:	dd08      	ble.n	80f56 <__adddf3+0x16a>
   80f44:	f102 0c14 	add.w	ip, r2, #20
   80f48:	f1c2 020c 	rsb	r2, r2, #12
   80f4c:	fa01 f00c 	lsl.w	r0, r1, ip
   80f50:	fa21 f102 	lsr.w	r1, r1, r2
   80f54:	e00c      	b.n	80f70 <__adddf3+0x184>
   80f56:	f102 0214 	add.w	r2, r2, #20
   80f5a:	bfd8      	it	le
   80f5c:	f1c2 0c20 	rsble	ip, r2, #32
   80f60:	fa01 f102 	lsl.w	r1, r1, r2
   80f64:	fa20 fc0c 	lsr.w	ip, r0, ip
   80f68:	bfdc      	itt	le
   80f6a:	ea41 010c 	orrle.w	r1, r1, ip
   80f6e:	4090      	lslle	r0, r2
   80f70:	1ae4      	subs	r4, r4, r3
   80f72:	bfa2      	ittt	ge
   80f74:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   80f78:	4329      	orrge	r1, r5
   80f7a:	bd30      	popge	{r4, r5, pc}
   80f7c:	ea6f 0404 	mvn.w	r4, r4
   80f80:	3c1f      	subs	r4, #31
   80f82:	da1c      	bge.n	80fbe <__adddf3+0x1d2>
   80f84:	340c      	adds	r4, #12
   80f86:	dc0e      	bgt.n	80fa6 <__adddf3+0x1ba>
   80f88:	f104 0414 	add.w	r4, r4, #20
   80f8c:	f1c4 0220 	rsb	r2, r4, #32
   80f90:	fa20 f004 	lsr.w	r0, r0, r4
   80f94:	fa01 f302 	lsl.w	r3, r1, r2
   80f98:	ea40 0003 	orr.w	r0, r0, r3
   80f9c:	fa21 f304 	lsr.w	r3, r1, r4
   80fa0:	ea45 0103 	orr.w	r1, r5, r3
   80fa4:	bd30      	pop	{r4, r5, pc}
   80fa6:	f1c4 040c 	rsb	r4, r4, #12
   80faa:	f1c4 0220 	rsb	r2, r4, #32
   80fae:	fa20 f002 	lsr.w	r0, r0, r2
   80fb2:	fa01 f304 	lsl.w	r3, r1, r4
   80fb6:	ea40 0003 	orr.w	r0, r0, r3
   80fba:	4629      	mov	r1, r5
   80fbc:	bd30      	pop	{r4, r5, pc}
   80fbe:	fa21 f004 	lsr.w	r0, r1, r4
   80fc2:	4629      	mov	r1, r5
   80fc4:	bd30      	pop	{r4, r5, pc}
   80fc6:	f094 0f00 	teq	r4, #0
   80fca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   80fce:	bf06      	itte	eq
   80fd0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   80fd4:	3401      	addeq	r4, #1
   80fd6:	3d01      	subne	r5, #1
   80fd8:	e74e      	b.n	80e78 <__adddf3+0x8c>
   80fda:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   80fde:	bf18      	it	ne
   80fe0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80fe4:	d029      	beq.n	8103a <__adddf3+0x24e>
   80fe6:	ea94 0f05 	teq	r4, r5
   80fea:	bf08      	it	eq
   80fec:	ea90 0f02 	teqeq	r0, r2
   80ff0:	d005      	beq.n	80ffe <__adddf3+0x212>
   80ff2:	ea54 0c00 	orrs.w	ip, r4, r0
   80ff6:	bf04      	itt	eq
   80ff8:	4619      	moveq	r1, r3
   80ffa:	4610      	moveq	r0, r2
   80ffc:	bd30      	pop	{r4, r5, pc}
   80ffe:	ea91 0f03 	teq	r1, r3
   81002:	bf1e      	ittt	ne
   81004:	2100      	movne	r1, #0
   81006:	2000      	movne	r0, #0
   81008:	bd30      	popne	{r4, r5, pc}
   8100a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   8100e:	d105      	bne.n	8101c <__adddf3+0x230>
   81010:	0040      	lsls	r0, r0, #1
   81012:	4149      	adcs	r1, r1
   81014:	bf28      	it	cs
   81016:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   8101a:	bd30      	pop	{r4, r5, pc}
   8101c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   81020:	bf3c      	itt	cc
   81022:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   81026:	bd30      	popcc	{r4, r5, pc}
   81028:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8102c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   81030:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81034:	f04f 0000 	mov.w	r0, #0
   81038:	bd30      	pop	{r4, r5, pc}
   8103a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8103e:	bf1a      	itte	ne
   81040:	4619      	movne	r1, r3
   81042:	4610      	movne	r0, r2
   81044:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   81048:	bf1c      	itt	ne
   8104a:	460b      	movne	r3, r1
   8104c:	4602      	movne	r2, r0
   8104e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81052:	bf06      	itte	eq
   81054:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   81058:	ea91 0f03 	teqeq	r1, r3
   8105c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   81060:	bd30      	pop	{r4, r5, pc}
   81062:	bf00      	nop

00081064 <__aeabi_ui2d>:
   81064:	f090 0f00 	teq	r0, #0
   81068:	bf04      	itt	eq
   8106a:	2100      	moveq	r1, #0
   8106c:	4770      	bxeq	lr
   8106e:	b530      	push	{r4, r5, lr}
   81070:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81074:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81078:	f04f 0500 	mov.w	r5, #0
   8107c:	f04f 0100 	mov.w	r1, #0
   81080:	e750      	b.n	80f24 <__adddf3+0x138>
   81082:	bf00      	nop

00081084 <__aeabi_i2d>:
   81084:	f090 0f00 	teq	r0, #0
   81088:	bf04      	itt	eq
   8108a:	2100      	moveq	r1, #0
   8108c:	4770      	bxeq	lr
   8108e:	b530      	push	{r4, r5, lr}
   81090:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81094:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81098:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   8109c:	bf48      	it	mi
   8109e:	4240      	negmi	r0, r0
   810a0:	f04f 0100 	mov.w	r1, #0
   810a4:	e73e      	b.n	80f24 <__adddf3+0x138>
   810a6:	bf00      	nop

000810a8 <__aeabi_f2d>:
   810a8:	0042      	lsls	r2, r0, #1
   810aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
   810ae:	ea4f 0131 	mov.w	r1, r1, rrx
   810b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
   810b6:	bf1f      	itttt	ne
   810b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   810bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   810c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   810c4:	4770      	bxne	lr
   810c6:	f092 0f00 	teq	r2, #0
   810ca:	bf14      	ite	ne
   810cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   810d0:	4770      	bxeq	lr
   810d2:	b530      	push	{r4, r5, lr}
   810d4:	f44f 7460 	mov.w	r4, #896	; 0x380
   810d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   810dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   810e0:	e720      	b.n	80f24 <__adddf3+0x138>
   810e2:	bf00      	nop

000810e4 <__aeabi_ul2d>:
   810e4:	ea50 0201 	orrs.w	r2, r0, r1
   810e8:	bf08      	it	eq
   810ea:	4770      	bxeq	lr
   810ec:	b530      	push	{r4, r5, lr}
   810ee:	f04f 0500 	mov.w	r5, #0
   810f2:	e00a      	b.n	8110a <__aeabi_l2d+0x16>

000810f4 <__aeabi_l2d>:
   810f4:	ea50 0201 	orrs.w	r2, r0, r1
   810f8:	bf08      	it	eq
   810fa:	4770      	bxeq	lr
   810fc:	b530      	push	{r4, r5, lr}
   810fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   81102:	d502      	bpl.n	8110a <__aeabi_l2d+0x16>
   81104:	4240      	negs	r0, r0
   81106:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8110a:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8110e:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81112:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   81116:	f43f aedc 	beq.w	80ed2 <__adddf3+0xe6>
   8111a:	f04f 0203 	mov.w	r2, #3
   8111e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81122:	bf18      	it	ne
   81124:	3203      	addne	r2, #3
   81126:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8112a:	bf18      	it	ne
   8112c:	3203      	addne	r2, #3
   8112e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   81132:	f1c2 0320 	rsb	r3, r2, #32
   81136:	fa00 fc03 	lsl.w	ip, r0, r3
   8113a:	fa20 f002 	lsr.w	r0, r0, r2
   8113e:	fa01 fe03 	lsl.w	lr, r1, r3
   81142:	ea40 000e 	orr.w	r0, r0, lr
   81146:	fa21 f102 	lsr.w	r1, r1, r2
   8114a:	4414      	add	r4, r2
   8114c:	e6c1      	b.n	80ed2 <__adddf3+0xe6>
   8114e:	bf00      	nop

00081150 <__aeabi_dmul>:
   81150:	b570      	push	{r4, r5, r6, lr}
   81152:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81156:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8115a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8115e:	bf1d      	ittte	ne
   81160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81164:	ea94 0f0c 	teqne	r4, ip
   81168:	ea95 0f0c 	teqne	r5, ip
   8116c:	f000 f8de 	bleq	8132c <__aeabi_dmul+0x1dc>
   81170:	442c      	add	r4, r5
   81172:	ea81 0603 	eor.w	r6, r1, r3
   81176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   8117a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   8117e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   81182:	bf18      	it	ne
   81184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   81188:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8118c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81190:	d038      	beq.n	81204 <__aeabi_dmul+0xb4>
   81192:	fba0 ce02 	umull	ip, lr, r0, r2
   81196:	f04f 0500 	mov.w	r5, #0
   8119a:	fbe1 e502 	umlal	lr, r5, r1, r2
   8119e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   811a2:	fbe0 e503 	umlal	lr, r5, r0, r3
   811a6:	f04f 0600 	mov.w	r6, #0
   811aa:	fbe1 5603 	umlal	r5, r6, r1, r3
   811ae:	f09c 0f00 	teq	ip, #0
   811b2:	bf18      	it	ne
   811b4:	f04e 0e01 	orrne.w	lr, lr, #1
   811b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   811bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   811c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   811c4:	d204      	bcs.n	811d0 <__aeabi_dmul+0x80>
   811c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   811ca:	416d      	adcs	r5, r5
   811cc:	eb46 0606 	adc.w	r6, r6, r6
   811d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   811d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   811d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   811dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   811e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   811e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   811e8:	bf88      	it	hi
   811ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   811ee:	d81e      	bhi.n	8122e <__aeabi_dmul+0xde>
   811f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   811f4:	bf08      	it	eq
   811f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   811fa:	f150 0000 	adcs.w	r0, r0, #0
   811fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81202:	bd70      	pop	{r4, r5, r6, pc}
   81204:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   81208:	ea46 0101 	orr.w	r1, r6, r1
   8120c:	ea40 0002 	orr.w	r0, r0, r2
   81210:	ea81 0103 	eor.w	r1, r1, r3
   81214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   81218:	bfc2      	ittt	gt
   8121a:	ebd4 050c 	rsbsgt	r5, r4, ip
   8121e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81222:	bd70      	popgt	{r4, r5, r6, pc}
   81224:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81228:	f04f 0e00 	mov.w	lr, #0
   8122c:	3c01      	subs	r4, #1
   8122e:	f300 80ab 	bgt.w	81388 <__aeabi_dmul+0x238>
   81232:	f114 0f36 	cmn.w	r4, #54	; 0x36
   81236:	bfde      	ittt	le
   81238:	2000      	movle	r0, #0
   8123a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   8123e:	bd70      	pople	{r4, r5, r6, pc}
   81240:	f1c4 0400 	rsb	r4, r4, #0
   81244:	3c20      	subs	r4, #32
   81246:	da35      	bge.n	812b4 <__aeabi_dmul+0x164>
   81248:	340c      	adds	r4, #12
   8124a:	dc1b      	bgt.n	81284 <__aeabi_dmul+0x134>
   8124c:	f104 0414 	add.w	r4, r4, #20
   81250:	f1c4 0520 	rsb	r5, r4, #32
   81254:	fa00 f305 	lsl.w	r3, r0, r5
   81258:	fa20 f004 	lsr.w	r0, r0, r4
   8125c:	fa01 f205 	lsl.w	r2, r1, r5
   81260:	ea40 0002 	orr.w	r0, r0, r2
   81264:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   81268:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8126c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81270:	fa21 f604 	lsr.w	r6, r1, r4
   81274:	eb42 0106 	adc.w	r1, r2, r6
   81278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8127c:	bf08      	it	eq
   8127e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81282:	bd70      	pop	{r4, r5, r6, pc}
   81284:	f1c4 040c 	rsb	r4, r4, #12
   81288:	f1c4 0520 	rsb	r5, r4, #32
   8128c:	fa00 f304 	lsl.w	r3, r0, r4
   81290:	fa20 f005 	lsr.w	r0, r0, r5
   81294:	fa01 f204 	lsl.w	r2, r1, r4
   81298:	ea40 0002 	orr.w	r0, r0, r2
   8129c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   812a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   812a4:	f141 0100 	adc.w	r1, r1, #0
   812a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   812ac:	bf08      	it	eq
   812ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   812b2:	bd70      	pop	{r4, r5, r6, pc}
   812b4:	f1c4 0520 	rsb	r5, r4, #32
   812b8:	fa00 f205 	lsl.w	r2, r0, r5
   812bc:	ea4e 0e02 	orr.w	lr, lr, r2
   812c0:	fa20 f304 	lsr.w	r3, r0, r4
   812c4:	fa01 f205 	lsl.w	r2, r1, r5
   812c8:	ea43 0302 	orr.w	r3, r3, r2
   812cc:	fa21 f004 	lsr.w	r0, r1, r4
   812d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   812d4:	fa21 f204 	lsr.w	r2, r1, r4
   812d8:	ea20 0002 	bic.w	r0, r0, r2
   812dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   812e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   812e4:	bf08      	it	eq
   812e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   812ea:	bd70      	pop	{r4, r5, r6, pc}
   812ec:	f094 0f00 	teq	r4, #0
   812f0:	d10f      	bne.n	81312 <__aeabi_dmul+0x1c2>
   812f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   812f6:	0040      	lsls	r0, r0, #1
   812f8:	eb41 0101 	adc.w	r1, r1, r1
   812fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81300:	bf08      	it	eq
   81302:	3c01      	subeq	r4, #1
   81304:	d0f7      	beq.n	812f6 <__aeabi_dmul+0x1a6>
   81306:	ea41 0106 	orr.w	r1, r1, r6
   8130a:	f095 0f00 	teq	r5, #0
   8130e:	bf18      	it	ne
   81310:	4770      	bxne	lr
   81312:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   81316:	0052      	lsls	r2, r2, #1
   81318:	eb43 0303 	adc.w	r3, r3, r3
   8131c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   81320:	bf08      	it	eq
   81322:	3d01      	subeq	r5, #1
   81324:	d0f7      	beq.n	81316 <__aeabi_dmul+0x1c6>
   81326:	ea43 0306 	orr.w	r3, r3, r6
   8132a:	4770      	bx	lr
   8132c:	ea94 0f0c 	teq	r4, ip
   81330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81334:	bf18      	it	ne
   81336:	ea95 0f0c 	teqne	r5, ip
   8133a:	d00c      	beq.n	81356 <__aeabi_dmul+0x206>
   8133c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81340:	bf18      	it	ne
   81342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81346:	d1d1      	bne.n	812ec <__aeabi_dmul+0x19c>
   81348:	ea81 0103 	eor.w	r1, r1, r3
   8134c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81350:	f04f 0000 	mov.w	r0, #0
   81354:	bd70      	pop	{r4, r5, r6, pc}
   81356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8135a:	bf06      	itte	eq
   8135c:	4610      	moveq	r0, r2
   8135e:	4619      	moveq	r1, r3
   81360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81364:	d019      	beq.n	8139a <__aeabi_dmul+0x24a>
   81366:	ea94 0f0c 	teq	r4, ip
   8136a:	d102      	bne.n	81372 <__aeabi_dmul+0x222>
   8136c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   81370:	d113      	bne.n	8139a <__aeabi_dmul+0x24a>
   81372:	ea95 0f0c 	teq	r5, ip
   81376:	d105      	bne.n	81384 <__aeabi_dmul+0x234>
   81378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   8137c:	bf1c      	itt	ne
   8137e:	4610      	movne	r0, r2
   81380:	4619      	movne	r1, r3
   81382:	d10a      	bne.n	8139a <__aeabi_dmul+0x24a>
   81384:	ea81 0103 	eor.w	r1, r1, r3
   81388:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8138c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81390:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81394:	f04f 0000 	mov.w	r0, #0
   81398:	bd70      	pop	{r4, r5, r6, pc}
   8139a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8139e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   813a2:	bd70      	pop	{r4, r5, r6, pc}

000813a4 <__aeabi_ddiv>:
   813a4:	b570      	push	{r4, r5, r6, lr}
   813a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
   813aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   813ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   813b2:	bf1d      	ittte	ne
   813b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   813b8:	ea94 0f0c 	teqne	r4, ip
   813bc:	ea95 0f0c 	teqne	r5, ip
   813c0:	f000 f8a7 	bleq	81512 <__aeabi_ddiv+0x16e>
   813c4:	eba4 0405 	sub.w	r4, r4, r5
   813c8:	ea81 0e03 	eor.w	lr, r1, r3
   813cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   813d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
   813d4:	f000 8088 	beq.w	814e8 <__aeabi_ddiv+0x144>
   813d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
   813dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   813e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   813e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   813e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
   813ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   813f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   813f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
   813f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   813fc:	429d      	cmp	r5, r3
   813fe:	bf08      	it	eq
   81400:	4296      	cmpeq	r6, r2
   81402:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   81406:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8140a:	d202      	bcs.n	81412 <__aeabi_ddiv+0x6e>
   8140c:	085b      	lsrs	r3, r3, #1
   8140e:	ea4f 0232 	mov.w	r2, r2, rrx
   81412:	1ab6      	subs	r6, r6, r2
   81414:	eb65 0503 	sbc.w	r5, r5, r3
   81418:	085b      	lsrs	r3, r3, #1
   8141a:	ea4f 0232 	mov.w	r2, r2, rrx
   8141e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   81422:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   81426:	ebb6 0e02 	subs.w	lr, r6, r2
   8142a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8142e:	bf22      	ittt	cs
   81430:	1ab6      	subcs	r6, r6, r2
   81432:	4675      	movcs	r5, lr
   81434:	ea40 000c 	orrcs.w	r0, r0, ip
   81438:	085b      	lsrs	r3, r3, #1
   8143a:	ea4f 0232 	mov.w	r2, r2, rrx
   8143e:	ebb6 0e02 	subs.w	lr, r6, r2
   81442:	eb75 0e03 	sbcs.w	lr, r5, r3
   81446:	bf22      	ittt	cs
   81448:	1ab6      	subcs	r6, r6, r2
   8144a:	4675      	movcs	r5, lr
   8144c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81450:	085b      	lsrs	r3, r3, #1
   81452:	ea4f 0232 	mov.w	r2, r2, rrx
   81456:	ebb6 0e02 	subs.w	lr, r6, r2
   8145a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8145e:	bf22      	ittt	cs
   81460:	1ab6      	subcs	r6, r6, r2
   81462:	4675      	movcs	r5, lr
   81464:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   81468:	085b      	lsrs	r3, r3, #1
   8146a:	ea4f 0232 	mov.w	r2, r2, rrx
   8146e:	ebb6 0e02 	subs.w	lr, r6, r2
   81472:	eb75 0e03 	sbcs.w	lr, r5, r3
   81476:	bf22      	ittt	cs
   81478:	1ab6      	subcs	r6, r6, r2
   8147a:	4675      	movcs	r5, lr
   8147c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   81480:	ea55 0e06 	orrs.w	lr, r5, r6
   81484:	d018      	beq.n	814b8 <__aeabi_ddiv+0x114>
   81486:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8148a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   8148e:	ea4f 1606 	mov.w	r6, r6, lsl #4
   81492:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   81496:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8149a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   8149e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   814a2:	d1c0      	bne.n	81426 <__aeabi_ddiv+0x82>
   814a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   814a8:	d10b      	bne.n	814c2 <__aeabi_ddiv+0x11e>
   814aa:	ea41 0100 	orr.w	r1, r1, r0
   814ae:	f04f 0000 	mov.w	r0, #0
   814b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   814b6:	e7b6      	b.n	81426 <__aeabi_ddiv+0x82>
   814b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   814bc:	bf04      	itt	eq
   814be:	4301      	orreq	r1, r0
   814c0:	2000      	moveq	r0, #0
   814c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   814c6:	bf88      	it	hi
   814c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   814cc:	f63f aeaf 	bhi.w	8122e <__aeabi_dmul+0xde>
   814d0:	ebb5 0c03 	subs.w	ip, r5, r3
   814d4:	bf04      	itt	eq
   814d6:	ebb6 0c02 	subseq.w	ip, r6, r2
   814da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   814de:	f150 0000 	adcs.w	r0, r0, #0
   814e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   814e6:	bd70      	pop	{r4, r5, r6, pc}
   814e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   814ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   814f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   814f4:	bfc2      	ittt	gt
   814f6:	ebd4 050c 	rsbsgt	r5, r4, ip
   814fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   814fe:	bd70      	popgt	{r4, r5, r6, pc}
   81500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81504:	f04f 0e00 	mov.w	lr, #0
   81508:	3c01      	subs	r4, #1
   8150a:	e690      	b.n	8122e <__aeabi_dmul+0xde>
   8150c:	ea45 0e06 	orr.w	lr, r5, r6
   81510:	e68d      	b.n	8122e <__aeabi_dmul+0xde>
   81512:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81516:	ea94 0f0c 	teq	r4, ip
   8151a:	bf08      	it	eq
   8151c:	ea95 0f0c 	teqeq	r5, ip
   81520:	f43f af3b 	beq.w	8139a <__aeabi_dmul+0x24a>
   81524:	ea94 0f0c 	teq	r4, ip
   81528:	d10a      	bne.n	81540 <__aeabi_ddiv+0x19c>
   8152a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8152e:	f47f af34 	bne.w	8139a <__aeabi_dmul+0x24a>
   81532:	ea95 0f0c 	teq	r5, ip
   81536:	f47f af25 	bne.w	81384 <__aeabi_dmul+0x234>
   8153a:	4610      	mov	r0, r2
   8153c:	4619      	mov	r1, r3
   8153e:	e72c      	b.n	8139a <__aeabi_dmul+0x24a>
   81540:	ea95 0f0c 	teq	r5, ip
   81544:	d106      	bne.n	81554 <__aeabi_ddiv+0x1b0>
   81546:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8154a:	f43f aefd 	beq.w	81348 <__aeabi_dmul+0x1f8>
   8154e:	4610      	mov	r0, r2
   81550:	4619      	mov	r1, r3
   81552:	e722      	b.n	8139a <__aeabi_dmul+0x24a>
   81554:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81558:	bf18      	it	ne
   8155a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8155e:	f47f aec5 	bne.w	812ec <__aeabi_dmul+0x19c>
   81562:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   81566:	f47f af0d 	bne.w	81384 <__aeabi_dmul+0x234>
   8156a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   8156e:	f47f aeeb 	bne.w	81348 <__aeabi_dmul+0x1f8>
   81572:	e712      	b.n	8139a <__aeabi_dmul+0x24a>

00081574 <__aeabi_d2uiz>:
   81574:	004a      	lsls	r2, r1, #1
   81576:	d211      	bcs.n	8159c <__aeabi_d2uiz+0x28>
   81578:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   8157c:	d211      	bcs.n	815a2 <__aeabi_d2uiz+0x2e>
   8157e:	d50d      	bpl.n	8159c <__aeabi_d2uiz+0x28>
   81580:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   81584:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   81588:	d40e      	bmi.n	815a8 <__aeabi_d2uiz+0x34>
   8158a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8158e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   81592:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   81596:	fa23 f002 	lsr.w	r0, r3, r2
   8159a:	4770      	bx	lr
   8159c:	f04f 0000 	mov.w	r0, #0
   815a0:	4770      	bx	lr
   815a2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   815a6:	d102      	bne.n	815ae <__aeabi_d2uiz+0x3a>
   815a8:	f04f 30ff 	mov.w	r0, #4294967295
   815ac:	4770      	bx	lr
   815ae:	f04f 0000 	mov.w	r0, #0
   815b2:	4770      	bx	lr

000815b4 <__libc_init_array>:
   815b4:	b570      	push	{r4, r5, r6, lr}
   815b6:	4e0f      	ldr	r6, [pc, #60]	; (815f4 <__libc_init_array+0x40>)
   815b8:	4d0f      	ldr	r5, [pc, #60]	; (815f8 <__libc_init_array+0x44>)
   815ba:	1b76      	subs	r6, r6, r5
   815bc:	10b6      	asrs	r6, r6, #2
   815be:	bf18      	it	ne
   815c0:	2400      	movne	r4, #0
   815c2:	d005      	beq.n	815d0 <__libc_init_array+0x1c>
   815c4:	3401      	adds	r4, #1
   815c6:	f855 3b04 	ldr.w	r3, [r5], #4
   815ca:	4798      	blx	r3
   815cc:	42a6      	cmp	r6, r4
   815ce:	d1f9      	bne.n	815c4 <__libc_init_array+0x10>
   815d0:	4e0a      	ldr	r6, [pc, #40]	; (815fc <__libc_init_array+0x48>)
   815d2:	4d0b      	ldr	r5, [pc, #44]	; (81600 <__libc_init_array+0x4c>)
   815d4:	f000 f8e2 	bl	8179c <_init>
   815d8:	1b76      	subs	r6, r6, r5
   815da:	10b6      	asrs	r6, r6, #2
   815dc:	bf18      	it	ne
   815de:	2400      	movne	r4, #0
   815e0:	d006      	beq.n	815f0 <__libc_init_array+0x3c>
   815e2:	3401      	adds	r4, #1
   815e4:	f855 3b04 	ldr.w	r3, [r5], #4
   815e8:	4798      	blx	r3
   815ea:	42a6      	cmp	r6, r4
   815ec:	d1f9      	bne.n	815e2 <__libc_init_array+0x2e>
   815ee:	bd70      	pop	{r4, r5, r6, pc}
   815f0:	bd70      	pop	{r4, r5, r6, pc}
   815f2:	bf00      	nop
   815f4:	000817a8 	.word	0x000817a8
   815f8:	000817a8 	.word	0x000817a8
   815fc:	000817b0 	.word	0x000817b0
   81600:	000817a8 	.word	0x000817a8

00081604 <register_fini>:
   81604:	4b02      	ldr	r3, [pc, #8]	; (81610 <register_fini+0xc>)
   81606:	b113      	cbz	r3, 8160e <register_fini+0xa>
   81608:	4802      	ldr	r0, [pc, #8]	; (81614 <register_fini+0x10>)
   8160a:	f000 b805 	b.w	81618 <atexit>
   8160e:	4770      	bx	lr
   81610:	00000000 	.word	0x00000000
   81614:	00081625 	.word	0x00081625

00081618 <atexit>:
   81618:	2300      	movs	r3, #0
   8161a:	4601      	mov	r1, r0
   8161c:	461a      	mov	r2, r3
   8161e:	4618      	mov	r0, r3
   81620:	f000 b81e 	b.w	81660 <__register_exitproc>

00081624 <__libc_fini_array>:
   81624:	b538      	push	{r3, r4, r5, lr}
   81626:	4c0a      	ldr	r4, [pc, #40]	; (81650 <__libc_fini_array+0x2c>)
   81628:	4d0a      	ldr	r5, [pc, #40]	; (81654 <__libc_fini_array+0x30>)
   8162a:	1b64      	subs	r4, r4, r5
   8162c:	10a4      	asrs	r4, r4, #2
   8162e:	d00a      	beq.n	81646 <__libc_fini_array+0x22>
   81630:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   81634:	3b01      	subs	r3, #1
   81636:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   8163a:	3c01      	subs	r4, #1
   8163c:	f855 3904 	ldr.w	r3, [r5], #-4
   81640:	4798      	blx	r3
   81642:	2c00      	cmp	r4, #0
   81644:	d1f9      	bne.n	8163a <__libc_fini_array+0x16>
   81646:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8164a:	f000 b8b1 	b.w	817b0 <_fini>
   8164e:	bf00      	nop
   81650:	000817c0 	.word	0x000817c0
   81654:	000817bc 	.word	0x000817bc

00081658 <__retarget_lock_acquire_recursive>:
   81658:	4770      	bx	lr
   8165a:	bf00      	nop

0008165c <__retarget_lock_release_recursive>:
   8165c:	4770      	bx	lr
   8165e:	bf00      	nop

00081660 <__register_exitproc>:
   81660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   81664:	4d2c      	ldr	r5, [pc, #176]	; (81718 <__register_exitproc+0xb8>)
   81666:	4606      	mov	r6, r0
   81668:	6828      	ldr	r0, [r5, #0]
   8166a:	4698      	mov	r8, r3
   8166c:	460f      	mov	r7, r1
   8166e:	4691      	mov	r9, r2
   81670:	f7ff fff2 	bl	81658 <__retarget_lock_acquire_recursive>
   81674:	4b29      	ldr	r3, [pc, #164]	; (8171c <__register_exitproc+0xbc>)
   81676:	681c      	ldr	r4, [r3, #0]
   81678:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   8167c:	2b00      	cmp	r3, #0
   8167e:	d03e      	beq.n	816fe <__register_exitproc+0x9e>
   81680:	685a      	ldr	r2, [r3, #4]
   81682:	2a1f      	cmp	r2, #31
   81684:	dc1c      	bgt.n	816c0 <__register_exitproc+0x60>
   81686:	f102 0e01 	add.w	lr, r2, #1
   8168a:	b176      	cbz	r6, 816aa <__register_exitproc+0x4a>
   8168c:	2101      	movs	r1, #1
   8168e:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   81692:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   81696:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   8169a:	4091      	lsls	r1, r2
   8169c:	4308      	orrs	r0, r1
   8169e:	2e02      	cmp	r6, #2
   816a0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   816a4:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   816a8:	d023      	beq.n	816f2 <__register_exitproc+0x92>
   816aa:	3202      	adds	r2, #2
   816ac:	f8c3 e004 	str.w	lr, [r3, #4]
   816b0:	6828      	ldr	r0, [r5, #0]
   816b2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   816b6:	f7ff ffd1 	bl	8165c <__retarget_lock_release_recursive>
   816ba:	2000      	movs	r0, #0
   816bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   816c0:	4b17      	ldr	r3, [pc, #92]	; (81720 <__register_exitproc+0xc0>)
   816c2:	b30b      	cbz	r3, 81708 <__register_exitproc+0xa8>
   816c4:	f44f 70c8 	mov.w	r0, #400	; 0x190
   816c8:	f3af 8000 	nop.w
   816cc:	4603      	mov	r3, r0
   816ce:	b1d8      	cbz	r0, 81708 <__register_exitproc+0xa8>
   816d0:	2000      	movs	r0, #0
   816d2:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   816d6:	f04f 0e01 	mov.w	lr, #1
   816da:	6058      	str	r0, [r3, #4]
   816dc:	6019      	str	r1, [r3, #0]
   816de:	4602      	mov	r2, r0
   816e0:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   816e4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   816e8:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   816ec:	2e00      	cmp	r6, #0
   816ee:	d0dc      	beq.n	816aa <__register_exitproc+0x4a>
   816f0:	e7cc      	b.n	8168c <__register_exitproc+0x2c>
   816f2:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   816f6:	4301      	orrs	r1, r0
   816f8:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   816fc:	e7d5      	b.n	816aa <__register_exitproc+0x4a>
   816fe:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   81702:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   81706:	e7bb      	b.n	81680 <__register_exitproc+0x20>
   81708:	6828      	ldr	r0, [r5, #0]
   8170a:	f7ff ffa7 	bl	8165c <__retarget_lock_release_recursive>
   8170e:	f04f 30ff 	mov.w	r0, #4294967295
   81712:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81716:	bf00      	nop
   81718:	20000438 	.word	0x20000438
   8171c:	00081798 	.word	0x00081798
   81720:	00000000 	.word	0x00000000
   81724:	304e4143 	.word	0x304e4143
   81728:	73656d20 	.word	0x73656d20
   8172c:	65676173 	.word	0x65676173
   81730:	72726120 	.word	0x72726120
   81734:	64657669 	.word	0x64657669
   81738:	206e6920 	.word	0x206e6920
   8173c:	2d6e6f6e 	.word	0x2d6e6f6e
   81740:	64657375 	.word	0x64657375
   81744:	69616d20 	.word	0x69616d20
   81748:	786f626c 	.word	0x786f626c
   8174c:	00000d0a 	.word	0x00000d0a
   81750:	6f727265 	.word	0x6f727265
   81754:	25203a72 	.word	0x25203a72
   81758:	0a0d2064 	.word	0x0a0d2064
   8175c:	00000000 	.word	0x00000000
   81760:	75706e69 	.word	0x75706e69
   81764:	25203a74 	.word	0x25203a74
   81768:	0a0d2064 	.word	0x0a0d2064
   8176c:	00000a0d 	.word	0x00000a0d
   81770:	6c756e28 	.word	0x6c756e28
   81774:	0000296c 	.word	0x0000296c
   81778:	3a525245 	.word	0x3a525245
   8177c:	52415520 	.word	0x52415520
   81780:	58522054 	.word	0x58522054
   81784:	66756220 	.word	0x66756220
   81788:	20726566 	.word	0x20726566
   8178c:	66207369 	.word	0x66207369
   81790:	0a6c6c75 	.word	0x0a6c6c75
   81794:	0000000d 	.word	0x0000000d

00081798 <_global_impure_ptr>:
   81798:	20000010                                ... 

0008179c <_init>:
   8179c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8179e:	bf00      	nop
   817a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   817a2:	bc08      	pop	{r3}
   817a4:	469e      	mov	lr, r3
   817a6:	4770      	bx	lr

000817a8 <__init_array_start>:
   817a8:	00081605 	.word	0x00081605

000817ac <__frame_dummy_init_array_entry>:
   817ac:	00080119                                ....

000817b0 <_fini>:
   817b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   817b2:	bf00      	nop
   817b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   817b6:	bc08      	pop	{r3}
   817b8:	469e      	mov	lr, r3
   817ba:	4770      	bx	lr

000817bc <__fini_array_start>:
   817bc:	000800f5 	.word	0x000800f5
