Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Aug 23 10:38:21 2024
| Host         : DESKTOP-K1GETB8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file i2c_txtld_top_timing_summary_routed.rpt -pb i2c_txtld_top_timing_summary_routed.pb -rpx i2c_txtld_top_timing_summary_routed.rpx -warn_on_violation
| Design       : i2c_txtld_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.703        0.000                      0                  264        0.164        0.000                      0                  264        4.500        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.703        0.000                      0                  264        0.164        0.000                      0                  264        4.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.017ns  (logic 1.181ns (29.397%)  route 2.836ns (70.603%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.625    10.146    i2c_lcd_send_byte_0/I2C_master_0/CLK
    SLICE_X61Y93         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.459    10.605 f  i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/Q
                         net (fo=10, routed)          0.822    11.427    i2c_lcd_send_byte_0/I2C_master_0/state_reg_n_0_[5]
    SLICE_X60Y94         LUT4 (Prop_lut4_I2_O)        0.146    11.573 f  i2c_lcd_send_byte_0/I2C_master_0/next_state__2/O
                         net (fo=1, routed)           0.599    12.172    i2c_lcd_send_byte_0/I2C_master_0/next_state__2_n_0
    SLICE_X61Y94         LUT5 (Prop_lut5_I4_O)        0.328    12.500 r  i2c_lcd_send_byte_0/I2C_master_0/next_state__3/O
                         net (fo=3, routed)           0.477    12.977    i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/next_state_reg[0]
    SLICE_X63Y92         LUT4 (Prop_lut4_I1_O)        0.124    13.101 r  i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/next_state[6]_i_4/O
                         net (fo=1, routed)           0.407    13.508    i2c_lcd_send_byte_0/I2C_master_0/scl_edge/next_state_reg[0]_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.124    13.632 r  i2c_lcd_send_byte_0/I2C_master_0/scl_edge/next_state[6]_i_1/O
                         net (fo=7, routed)           0.531    14.163    i2c_lcd_send_byte_0/I2C_master_0/next_state
    SLICE_X62Y92         FDPE                                         r  i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.508    14.849    i2c_lcd_send_byte_0/I2C_master_0/CLK
    SLICE_X62Y92         FDPE                                         r  i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[0]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X62Y92         FDPE (Setup_fdpe_C_CE)      -0.205    14.867    i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -14.163    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.017ns  (logic 1.181ns (29.397%)  route 2.836ns (70.603%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.625    10.146    i2c_lcd_send_byte_0/I2C_master_0/CLK
    SLICE_X61Y93         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.459    10.605 f  i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/Q
                         net (fo=10, routed)          0.822    11.427    i2c_lcd_send_byte_0/I2C_master_0/state_reg_n_0_[5]
    SLICE_X60Y94         LUT4 (Prop_lut4_I2_O)        0.146    11.573 f  i2c_lcd_send_byte_0/I2C_master_0/next_state__2/O
                         net (fo=1, routed)           0.599    12.172    i2c_lcd_send_byte_0/I2C_master_0/next_state__2_n_0
    SLICE_X61Y94         LUT5 (Prop_lut5_I4_O)        0.328    12.500 r  i2c_lcd_send_byte_0/I2C_master_0/next_state__3/O
                         net (fo=3, routed)           0.477    12.977    i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/next_state_reg[0]
    SLICE_X63Y92         LUT4 (Prop_lut4_I1_O)        0.124    13.101 r  i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/next_state[6]_i_4/O
                         net (fo=1, routed)           0.407    13.508    i2c_lcd_send_byte_0/I2C_master_0/scl_edge/next_state_reg[0]_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.124    13.632 r  i2c_lcd_send_byte_0/I2C_master_0/scl_edge/next_state[6]_i_1/O
                         net (fo=7, routed)           0.531    14.163    i2c_lcd_send_byte_0/I2C_master_0/next_state
    SLICE_X62Y92         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.508    14.849    i2c_lcd_send_byte_0/I2C_master_0/CLK
    SLICE_X62Y92         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[1]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X62Y92         FDCE (Setup_fdce_C_CE)      -0.205    14.867    i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -14.163    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.017ns  (logic 1.181ns (29.397%)  route 2.836ns (70.603%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.625    10.146    i2c_lcd_send_byte_0/I2C_master_0/CLK
    SLICE_X61Y93         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.459    10.605 f  i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/Q
                         net (fo=10, routed)          0.822    11.427    i2c_lcd_send_byte_0/I2C_master_0/state_reg_n_0_[5]
    SLICE_X60Y94         LUT4 (Prop_lut4_I2_O)        0.146    11.573 f  i2c_lcd_send_byte_0/I2C_master_0/next_state__2/O
                         net (fo=1, routed)           0.599    12.172    i2c_lcd_send_byte_0/I2C_master_0/next_state__2_n_0
    SLICE_X61Y94         LUT5 (Prop_lut5_I4_O)        0.328    12.500 r  i2c_lcd_send_byte_0/I2C_master_0/next_state__3/O
                         net (fo=3, routed)           0.477    12.977    i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/next_state_reg[0]
    SLICE_X63Y92         LUT4 (Prop_lut4_I1_O)        0.124    13.101 r  i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/next_state[6]_i_4/O
                         net (fo=1, routed)           0.407    13.508    i2c_lcd_send_byte_0/I2C_master_0/scl_edge/next_state_reg[0]_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.124    13.632 r  i2c_lcd_send_byte_0/I2C_master_0/scl_edge/next_state[6]_i_1/O
                         net (fo=7, routed)           0.531    14.163    i2c_lcd_send_byte_0/I2C_master_0/next_state
    SLICE_X62Y92         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.508    14.849    i2c_lcd_send_byte_0/I2C_master_0/CLK
    SLICE_X62Y92         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[2]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X62Y92         FDCE (Setup_fdce_C_CE)      -0.205    14.867    i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -14.163    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.017ns  (logic 1.181ns (29.397%)  route 2.836ns (70.603%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.625    10.146    i2c_lcd_send_byte_0/I2C_master_0/CLK
    SLICE_X61Y93         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.459    10.605 f  i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/Q
                         net (fo=10, routed)          0.822    11.427    i2c_lcd_send_byte_0/I2C_master_0/state_reg_n_0_[5]
    SLICE_X60Y94         LUT4 (Prop_lut4_I2_O)        0.146    11.573 f  i2c_lcd_send_byte_0/I2C_master_0/next_state__2/O
                         net (fo=1, routed)           0.599    12.172    i2c_lcd_send_byte_0/I2C_master_0/next_state__2_n_0
    SLICE_X61Y94         LUT5 (Prop_lut5_I4_O)        0.328    12.500 r  i2c_lcd_send_byte_0/I2C_master_0/next_state__3/O
                         net (fo=3, routed)           0.477    12.977    i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/next_state_reg[0]
    SLICE_X63Y92         LUT4 (Prop_lut4_I1_O)        0.124    13.101 r  i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/next_state[6]_i_4/O
                         net (fo=1, routed)           0.407    13.508    i2c_lcd_send_byte_0/I2C_master_0/scl_edge/next_state_reg[0]_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.124    13.632 r  i2c_lcd_send_byte_0/I2C_master_0/scl_edge/next_state[6]_i_1/O
                         net (fo=7, routed)           0.531    14.163    i2c_lcd_send_byte_0/I2C_master_0/next_state
    SLICE_X62Y92         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.508    14.849    i2c_lcd_send_byte_0/I2C_master_0/CLK
    SLICE_X62Y92         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[3]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X62Y92         FDCE (Setup_fdce_C_CE)      -0.205    14.867    i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -14.163    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.965ns  (logic 1.181ns (29.784%)  route 2.784ns (70.216%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.625    10.146    i2c_lcd_send_byte_0/I2C_master_0/CLK
    SLICE_X61Y93         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.459    10.605 f  i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/Q
                         net (fo=10, routed)          0.822    11.427    i2c_lcd_send_byte_0/I2C_master_0/state_reg_n_0_[5]
    SLICE_X60Y94         LUT4 (Prop_lut4_I2_O)        0.146    11.573 f  i2c_lcd_send_byte_0/I2C_master_0/next_state__2/O
                         net (fo=1, routed)           0.599    12.172    i2c_lcd_send_byte_0/I2C_master_0/next_state__2_n_0
    SLICE_X61Y94         LUT5 (Prop_lut5_I4_O)        0.328    12.500 r  i2c_lcd_send_byte_0/I2C_master_0/next_state__3/O
                         net (fo=3, routed)           0.477    12.977    i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/next_state_reg[0]
    SLICE_X63Y92         LUT4 (Prop_lut4_I1_O)        0.124    13.101 r  i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/next_state[6]_i_4/O
                         net (fo=1, routed)           0.407    13.508    i2c_lcd_send_byte_0/I2C_master_0/scl_edge/next_state_reg[0]_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.124    13.632 r  i2c_lcd_send_byte_0/I2C_master_0/scl_edge/next_state[6]_i_1/O
                         net (fo=7, routed)           0.479    14.111    i2c_lcd_send_byte_0/I2C_master_0/next_state
    SLICE_X62Y93         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.509    14.850    i2c_lcd_send_byte_0/I2C_master_0/CLK
    SLICE_X62Y93         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[4]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y93         FDCE (Setup_fdce_C_CE)      -0.205    14.868    i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -14.111    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.965ns  (logic 1.181ns (29.784%)  route 2.784ns (70.216%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.625    10.146    i2c_lcd_send_byte_0/I2C_master_0/CLK
    SLICE_X61Y93         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.459    10.605 f  i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/Q
                         net (fo=10, routed)          0.822    11.427    i2c_lcd_send_byte_0/I2C_master_0/state_reg_n_0_[5]
    SLICE_X60Y94         LUT4 (Prop_lut4_I2_O)        0.146    11.573 f  i2c_lcd_send_byte_0/I2C_master_0/next_state__2/O
                         net (fo=1, routed)           0.599    12.172    i2c_lcd_send_byte_0/I2C_master_0/next_state__2_n_0
    SLICE_X61Y94         LUT5 (Prop_lut5_I4_O)        0.328    12.500 r  i2c_lcd_send_byte_0/I2C_master_0/next_state__3/O
                         net (fo=3, routed)           0.477    12.977    i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/next_state_reg[0]
    SLICE_X63Y92         LUT4 (Prop_lut4_I1_O)        0.124    13.101 r  i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/next_state[6]_i_4/O
                         net (fo=1, routed)           0.407    13.508    i2c_lcd_send_byte_0/I2C_master_0/scl_edge/next_state_reg[0]_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.124    13.632 r  i2c_lcd_send_byte_0/I2C_master_0/scl_edge/next_state[6]_i_1/O
                         net (fo=7, routed)           0.479    14.111    i2c_lcd_send_byte_0/I2C_master_0/next_state
    SLICE_X62Y93         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.509    14.850    i2c_lcd_send_byte_0/I2C_master_0/CLK
    SLICE_X62Y93         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[5]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y93         FDCE (Setup_fdce_C_CE)      -0.205    14.868    i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -14.111    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.965ns  (logic 1.181ns (29.784%)  route 2.784ns (70.216%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.625    10.146    i2c_lcd_send_byte_0/I2C_master_0/CLK
    SLICE_X61Y93         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.459    10.605 f  i2c_lcd_send_byte_0/I2C_master_0/state_reg[5]/Q
                         net (fo=10, routed)          0.822    11.427    i2c_lcd_send_byte_0/I2C_master_0/state_reg_n_0_[5]
    SLICE_X60Y94         LUT4 (Prop_lut4_I2_O)        0.146    11.573 f  i2c_lcd_send_byte_0/I2C_master_0/next_state__2/O
                         net (fo=1, routed)           0.599    12.172    i2c_lcd_send_byte_0/I2C_master_0/next_state__2_n_0
    SLICE_X61Y94         LUT5 (Prop_lut5_I4_O)        0.328    12.500 r  i2c_lcd_send_byte_0/I2C_master_0/next_state__3/O
                         net (fo=3, routed)           0.477    12.977    i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/next_state_reg[0]
    SLICE_X63Y92         LUT4 (Prop_lut4_I1_O)        0.124    13.101 r  i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/next_state[6]_i_4/O
                         net (fo=1, routed)           0.407    13.508    i2c_lcd_send_byte_0/I2C_master_0/scl_edge/next_state_reg[0]_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.124    13.632 r  i2c_lcd_send_byte_0/I2C_master_0/scl_edge/next_state[6]_i_1/O
                         net (fo=7, routed)           0.479    14.111    i2c_lcd_send_byte_0/I2C_master_0/next_state
    SLICE_X62Y93         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.509    14.850    i2c_lcd_send_byte_0/I2C_master_0/CLK
    SLICE_X62Y93         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[6]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y93         FDCE (Setup_fdce_C_CE)      -0.205    14.868    i2c_lcd_send_byte_0/I2C_master_0/next_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -14.111    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 state_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.589ns  (logic 0.966ns (26.918%)  route 2.623ns (73.082%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.621    10.142    clk_IBUF_BUFG
    SLICE_X61Y87         FDCE                                         r  state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.422    10.564 r  state_reg[4]/Q
                         net (fo=20, routed)          0.845    11.409    state[4]
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.296    11.705 r  send_buffer[6]_i_3/O
                         net (fo=3, routed)           0.592    12.297    i2c_lcd_send_byte_0/send_buffer_reg[0]_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.421 r  i2c_lcd_send_byte_0/next_state[4]_i_6/O
                         net (fo=1, routed)           0.667    13.087    btn0/ed_btn/next_state_reg[0]_2
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.211 r  btn0/ed_btn/next_state[4]_i_1/O
                         net (fo=5, routed)           0.519    13.731    next_state
    SLICE_X60Y88         FDPE                                         r  next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X60Y88         FDPE                                         r  next_state_reg[0]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y88         FDPE (Setup_fdpe_C_CE)      -0.169    14.914    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -13.731    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 state_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.589ns  (logic 0.966ns (26.918%)  route 2.623ns (73.082%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.621    10.142    clk_IBUF_BUFG
    SLICE_X61Y87         FDCE                                         r  state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.422    10.564 r  state_reg[4]/Q
                         net (fo=20, routed)          0.845    11.409    state[4]
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.296    11.705 r  send_buffer[6]_i_3/O
                         net (fo=3, routed)           0.592    12.297    i2c_lcd_send_byte_0/send_buffer_reg[0]_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.421 r  i2c_lcd_send_byte_0/next_state[4]_i_6/O
                         net (fo=1, routed)           0.667    13.087    btn0/ed_btn/next_state_reg[0]_2
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.211 r  btn0/ed_btn/next_state[4]_i_1/O
                         net (fo=5, routed)           0.519    13.731    next_state
    SLICE_X60Y88         FDCE                                         r  next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X60Y88         FDCE                                         r  next_state_reg[1]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y88         FDCE (Setup_fdce_C_CE)      -0.169    14.914    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -13.731    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 state_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.589ns  (logic 0.966ns (26.918%)  route 2.623ns (73.082%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.621    10.142    clk_IBUF_BUFG
    SLICE_X61Y87         FDCE                                         r  state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.422    10.564 r  state_reg[4]/Q
                         net (fo=20, routed)          0.845    11.409    state[4]
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.296    11.705 r  send_buffer[6]_i_3/O
                         net (fo=3, routed)           0.592    12.297    i2c_lcd_send_byte_0/send_buffer_reg[0]_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.421 r  i2c_lcd_send_byte_0/next_state[4]_i_6/O
                         net (fo=1, routed)           0.667    13.087    btn0/ed_btn/next_state_reg[0]_2
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.211 r  btn0/ed_btn/next_state[4]_i_1/O
                         net (fo=5, routed)           0.519    13.731    next_state
    SLICE_X60Y88         FDCE                                         r  next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X60Y88         FDCE                                         r  next_state_reg[2]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y88         FDCE (Setup_fdce_C_CE)      -0.169    14.914    next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -13.731    
  -------------------------------------------------------------------
                         slack                                  1.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 i2c_lcd_send_byte_0/usec_clk/cnt_sysclk_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_lcd_send_byte_0/usec_clk/cnt_sysclk_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.302ns  (logic 0.191ns (63.317%)  route 0.111ns (36.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.591     6.474    i2c_lcd_send_byte_0/usec_clk/CLK
    SLICE_X61Y91         FDCE                                         r  i2c_lcd_send_byte_0/usec_clk/cnt_sysclk_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  i2c_lcd_send_byte_0/usec_clk/cnt_sysclk_reg[2]/Q
                         net (fo=7, routed)           0.111     6.731    i2c_lcd_send_byte_0/usec_clk/cnt_sysclk_reg[2]
    SLICE_X60Y91         LUT6 (Prop_lut6_I2_O)        0.045     6.776 r  i2c_lcd_send_byte_0/usec_clk/cnt_sysclk[6]_i_1__0/O
                         net (fo=1, routed)           0.000     6.776    i2c_lcd_send_byte_0/usec_clk/p_0_in__0[6]
    SLICE_X60Y91         FDCE                                         r  i2c_lcd_send_byte_0/usec_clk/cnt_sysclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.860     6.988    i2c_lcd_send_byte_0/usec_clk/CLK
    SLICE_X60Y91         FDCE                                         r  i2c_lcd_send_byte_0/usec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.487    
    SLICE_X60Y91         FDCE (Hold_fdce_C_D)         0.125     6.612    i2c_lcd_send_byte_0/usec_clk/cnt_sysclk_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.612    
                         arrival time                           6.776    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 i2c_lcd_send_byte_0/I2C_master_0/counter_usec5_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_lcd_send_byte_0/I2C_master_0/scl_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.206%)  route 0.104ns (35.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.593     1.476    i2c_lcd_send_byte_0/I2C_master_0/CLK
    SLICE_X63Y94         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/counter_usec5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  i2c_lcd_send_byte_0/I2C_master_0/counter_usec5_reg[2]/Q
                         net (fo=6, routed)           0.104     1.721    i2c_lcd_send_byte_0/I2C_master_0/usec_clk/ed/counter_usec5[0]
    SLICE_X62Y94         LUT5 (Prop_lut5_I1_O)        0.045     1.766 r  i2c_lcd_send_byte_0/I2C_master_0/usec_clk/ed/scl_i_1/O
                         net (fo=1, routed)           0.000     1.766    i2c_lcd_send_byte_0/I2C_master_0/usec_clk_n_2
    SLICE_X62Y94         FDPE                                         r  i2c_lcd_send_byte_0/I2C_master_0/scl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.863     1.991    i2c_lcd_send_byte_0/I2C_master_0/CLK
    SLICE_X62Y94         FDPE                                         r  i2c_lcd_send_byte_0/I2C_master_0/scl_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X62Y94         FDPE (Hold_fdpe_C_D)         0.092     1.581    i2c_lcd_send_byte_0/I2C_master_0/scl_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 send_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_lcd_send_byte_0/data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  send_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  send_buffer_reg[1]/Q
                         net (fo=1, routed)           0.082     1.720    i2c_lcd_send_byte_0/data_reg[6]_0[1]
    SLICE_X61Y90         LUT5 (Prop_lut5_I4_O)        0.045     1.765 r  i2c_lcd_send_byte_0/data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.765    i2c_lcd_send_byte_0/data0_in[5]
    SLICE_X61Y90         FDCE                                         r  i2c_lcd_send_byte_0/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.860     1.988    i2c_lcd_send_byte_0/CLK
    SLICE_X61Y90         FDCE                                         r  i2c_lcd_send_byte_0/data_reg[5]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X61Y90         FDCE (Hold_fdce_C_D)         0.091     1.578    i2c_lcd_send_byte_0/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 btn0/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn0/ed_clk/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.352%)  route 0.134ns (48.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.588     1.471    btn0/CLK
    SLICE_X58Y86         FDRE                                         r  btn0/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  btn0/clk_div_reg[16]/Q
                         net (fo=2, routed)           0.134     1.746    btn0/ed_clk/S[0]
    SLICE_X58Y87         FDCE                                         r  btn0/ed_clk/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.858     1.985    btn0/ed_clk/CLK
    SLICE_X58Y87         FDCE                                         r  btn0/ed_clk/ff_cur_reg/C
                         clock pessimism             -0.498     1.487    
    SLICE_X58Y87         FDCE (Hold_fdce_C_D)         0.070     1.557    btn0/ed_clk/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 cnt_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.668%)  route 0.161ns (46.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  cnt_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  cnt_data_reg[2]/Q
                         net (fo=10, routed)          0.161     1.775    i2c_lcd_send_byte_0/init_flag_reg_0[2]
    SLICE_X60Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.820 r  i2c_lcd_send_byte_0/cnt_data[3]_i_2/O
                         net (fo=1, routed)           0.000     1.820    i2c_lcd_send_byte_0_n_6
    SLICE_X60Y87         FDCE                                         r  cnt_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X60Y87         FDCE                                         r  cnt_data_reg[3]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X60Y87         FDCE (Hold_fdce_C_D)         0.121     1.628    cnt_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.293ns  (logic 0.167ns (56.936%)  route 0.126ns (43.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.591     6.474    i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/CLK
    SLICE_X60Y92         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDCE (Prop_fdce_C_Q)         0.167     6.641 r  i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/ff_cur_reg/Q
                         net (fo=2, routed)           0.126     6.768    i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/p_0_in[1]
    SLICE_X64Y92         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.862     6.990    i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/CLK
    SLICE_X64Y92         FDCE                                         r  i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.512    
    SLICE_X64Y92         FDCE (Hold_fdce_C_D)         0.063     6.575    i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.575    
                         arrival time                           6.768    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 btn1/ed_btn/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/ed_btn/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.198%)  route 0.140ns (49.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.589     1.472    btn1/ed_btn/CLK
    SLICE_X58Y87         FDCE                                         r  btn1/ed_btn/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  btn1/ed_btn/ff_cur_reg/Q
                         net (fo=4, routed)           0.140     1.753    btn1/ed_btn/p_0_in_0[1]
    SLICE_X58Y88         FDCE                                         r  btn1/ed_btn/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.860     1.987    btn1/ed_btn/CLK
    SLICE_X58Y88         FDCE                                         r  btn1/ed_btn/ff_old_reg/C
                         clock pessimism             -0.498     1.489    
    SLICE_X58Y88         FDCE (Hold_fdce_C_D)         0.070     1.559    btn1/ed_btn/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 cnt_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.360%)  route 0.163ns (46.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  cnt_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  cnt_data_reg[2]/Q
                         net (fo=10, routed)          0.163     1.777    i2c_lcd_send_byte_0/init_flag_reg_0[2]
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.822 r  i2c_lcd_send_byte_0/cnt_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.822    i2c_lcd_send_byte_0_n_9
    SLICE_X60Y87         FDCE                                         r  cnt_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X60Y87         FDCE                                         r  cnt_data_reg[0]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X60Y87         FDCE (Hold_fdce_C_D)         0.120     1.627    cnt_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 usec_clk/cnt_sysclk_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usec_clk/cnt_sysclk_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.341ns  (logic 0.191ns (55.988%)  route 0.150ns (44.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.471 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.588     6.471    usec_clk/CLK
    SLICE_X61Y85         FDCE                                         r  usec_clk/cnt_sysclk_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.146     6.617 r  usec_clk/cnt_sysclk_reg[0]/Q
                         net (fo=6, routed)           0.150     6.767    usec_clk/cnt_sysclk_reg[0]
    SLICE_X62Y85         LUT6 (Prop_lut6_I2_O)        0.045     6.812 r  usec_clk/cnt_sysclk[4]_i_1/O
                         net (fo=1, routed)           0.000     6.812    usec_clk/p_0_in[4]
    SLICE_X62Y85         FDCE                                         r  usec_clk/cnt_sysclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.858     6.986    usec_clk/CLK
    SLICE_X62Y85         FDCE                                         r  usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.508    
    SLICE_X62Y85         FDCE (Hold_fdce_C_D)         0.099     6.607    usec_clk/cnt_sysclk_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.607    
                         arrival time                           6.812    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 send_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_lcd_send_byte_0/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.203%)  route 0.128ns (40.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  send_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  send_buffer_reg[0]/Q
                         net (fo=1, routed)           0.128     1.742    i2c_lcd_send_byte_0/data_reg[6]_0[0]
    SLICE_X59Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.787 r  i2c_lcd_send_byte_0/data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.787    i2c_lcd_send_byte_0/data0_in[4]
    SLICE_X59Y89         FDCE                                         r  i2c_lcd_send_byte_0/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.860     1.987    i2c_lcd_send_byte_0/CLK
    SLICE_X59Y89         FDCE                                         r  i2c_lcd_send_byte_0/data_reg[4]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X59Y89         FDCE (Hold_fdce_C_D)         0.092     1.581    i2c_lcd_send_byte_0/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y82   btn0/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y84   btn0/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y84   btn0/clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y85   btn0/clk_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y85   btn0/clk_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y85   btn0/clk_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y85   btn0/clk_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y86   btn0/clk_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y82   btn0/clk_div_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y88   btn0/ed_btn/ff_cur_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   btn0/ed_btn/ff_old_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y88   btn1/ed_btn/ff_old_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y88   btn2/ed_btn/ff_old_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   cnt_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   i2c_lcd_send_byte_0/data_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y90   i2c_lcd_send_byte_0/data_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   i2c_lcd_send_byte_0/data_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y90   i2c_lcd_send_byte_0/data_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y88   init_flag_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   count_usec_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   count_usec_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   count_usec_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   count_usec_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   count_usec_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   count_usec_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   count_usec_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   count_usec_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   count_usec_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y90   i2c_lcd_send_byte_0/count_usec_reg[1]/C



