Determining the location of the ModelSim executable...

Using: D:/intelFPGA/20.1/modelsim_ase/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DivisibilityBy11 -c DivisibilityBy11 --vector_source="D:/DSD_LAB_1/DivisibilityBy11/Waveform.vwf" --testbench_file="D:/DSD_LAB_1/DivisibilityBy11/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Mar  6 17:15:13 2022
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DivisibilityBy11 -c DivisibilityBy11 --vector_source=D:/DSD_LAB_1/DivisibilityBy11/Waveform.vwf --testbench_file=D:/DSD_LAB_1/DivisibilityBy11/simulation/qsim/Waveform.vwf.vt
Info (119006): Selected device 5CGXFC7C7F23C8 for design "DivisibilityBy11"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/DSD_LAB_1/DivisibilityBy11/simulation/qsim/" DivisibilityBy11 -c DivisibilityBy11

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Mar  6 17:15:14 2022
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/DSD_LAB_1/DivisibilityBy11/simulation/qsim/ DivisibilityBy11 -c DivisibilityBy11
Info (119006): Selected device 5CGXFC7C7F23C8 for design "DivisibilityBy11"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file DivisibilityBy11.vo in folder "D:/DSD_LAB_1/DivisibilityBy11/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4733 megabytes
    Info: Processing ended: Sun Mar  6 17:15:14 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/DSD_LAB_1/DivisibilityBy11/simulation/qsim/DivisibilityBy11.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

D:/intelFPGA/20.1/modelsim_ase/win32aloem/vsim -c -do DivisibilityBy11.do

Reading pref.tcl


# 2020.1


# do DivisibilityBy11.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 17:15:15 on Mar 06,2022
# vlog -work work DivisibilityBy11.vo 

# -- Compiling module DivisibilityBy11

# 
# Top level modules:

# 	DivisibilityBy11

# End time: 17:15:15 on Mar 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 17:15:15 on Mar 06,2022
# vlog -work work Waveform.vwf.vt 

# -- Compiling module DivisibilityBy11_vlg_vec_tst

# 

# Top level modules:
# 	DivisibilityBy11_vlg_vec_tst

# End time: 17:15:15 on Mar 06,2022, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.DivisibilityBy11_vlg_vec_tst 
# Start time: 17:15:15 on Mar 06,2022
# Loading work.DivisibilityBy11_vlg_vec_tst
# Loading work.DivisibilityBy11
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb

# after#25

# ** Note: $finish    : Waveform.vwf.vt(75)
#    Time: 1 us  Iteration: 0  Instance: /DivisibilityBy11_vlg_vec_tst

# End time: 17:15:16 on Mar 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/DSD_LAB_1/DivisibilityBy11/Waveform.vwf...

Reading D:/DSD_LAB_1/DivisibilityBy11/simulation/qsim/DivisibilityBy11.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/DSD_LAB_1/DivisibilityBy11/simulation/qsim/DivisibilityBy11_20220306171516.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.