
*** Running vivado
    with args -log vcu_DT_blk_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vcu_DT_blk_design_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source vcu_DT_blk_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rwegter/ip_repo/vcu118_display_test_v1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rwegter/ip_repo/vcu118_display_test'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:VCU118_Display_Test:1.0'. The one found in IP location '/home/rwegter/ip_repo/vcu118_display_test_v1' will take precedence over the same IP in location /home/rwegter/ip_repo/vcu118_display_test
Command: link_design -top vcu_DT_blk_design_wrapper -part xcvu9p-flga2104-2L-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e
INFO: [Project 1-454] Reading design checkpoint '/home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_c_counter_binary_0_0/vcu_DT_blk_design_c_counter_binary_0_0.dcp' for cell 'vcu_DT_blk_design_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_clk_wiz_0_3/vcu_DT_blk_design_clk_wiz_0_3.dcp' for cell 'vcu_DT_blk_design_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_vga_core_0_0/vcu_DT_blk_design_vga_core_0_0.dcp' for cell 'vcu_DT_blk_design_i/vga_core_0'
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_clk_wiz_0_3/vcu_DT_blk_design_clk_wiz_0_3_board.xdc] for cell 'vcu_DT_blk_design_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_clk_wiz_0_3/vcu_DT_blk_design_clk_wiz_0_3_board.xdc] for cell 'vcu_DT_blk_design_i/clk_wiz_0/inst'
Parsing XDC File [/home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_clk_wiz_0_3/vcu_DT_blk_design_clk_wiz_0_3.xdc] for cell 'vcu_DT_blk_design_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_clk_wiz_0_3/vcu_DT_blk_design_clk_wiz_0_3.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_clk_wiz_0_3/vcu_DT_blk_design_clk_wiz_0_3.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2754.371 ; gain = 359.867 ; free physical = 1051 ; free virtual = 21520
Finished Parsing XDC File [/home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_clk_wiz_0_3/vcu_DT_blk_design_clk_wiz_0_3.xdc] for cell 'vcu_DT_blk_design_i/clk_wiz_0/inst'
Parsing XDC File [/home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.srcs/constrs_1/new/vcu_DT_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'user_si570_clock_clk_p'. [/home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.srcs/constrs_1/new/vcu_DT_top.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.srcs/constrs_1/new/vcu_DT_top.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.srcs/constrs_1/new/vcu_DT_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2754.371 ; gain = 0.000 ; free physical = 1051 ; free virtual = 21520
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

16 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 2754.371 ; gain = 1326.512 ; free physical = 1051 ; free virtual = 21520
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-86] Your Implementation license expires in 1 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2794.391 ; gain = 32.016 ; free physical = 1038 ; free virtual = 21507

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1db0c01a3

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2806.391 ; gain = 12.000 ; free physical = 1037 ; free virtual = 21507

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 48 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 229970df0

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2914.203 ; gain = 0.000 ; free physical = 928 ; free virtual = 21398
INFO: [Opt 31-389] Phase Retarget created 21 cells and removed 23 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b453289e

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2914.203 ; gain = 0.000 ; free physical = 928 ; free virtual = 21398
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 6 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c5ea2b92

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2914.203 ; gain = 0.000 ; free physical = 928 ; free virtual = 21398
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 90 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c5ea2b92

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2914.203 ; gain = 0.000 ; free physical = 928 ; free virtual = 21398
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c5ea2b92

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2914.203 ; gain = 0.000 ; free physical = 928 ; free virtual = 21398
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c5ea2b92

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2914.203 ; gain = 0.000 ; free physical = 928 ; free virtual = 21398
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              21  |              23  |                                              1  |
|  Constant propagation         |               3  |               6  |                                              0  |
|  Sweep                        |               0  |              90  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.203 ; gain = 0.000 ; free physical = 928 ; free virtual = 21398
Ending Logic Optimization Task | Checksum: 1b81cae9c

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2914.203 ; gain = 0.000 ; free physical = 928 ; free virtual = 21398

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b81cae9c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2914.203 ; gain = 0.000 ; free physical = 928 ; free virtual = 21398

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b81cae9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.203 ; gain = 0.000 ; free physical = 928 ; free virtual = 21398

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.203 ; gain = 0.000 ; free physical = 928 ; free virtual = 21398
Ending Netlist Obfuscation Task | Checksum: 1b81cae9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.203 ; gain = 0.000 ; free physical = 928 ; free virtual = 21398
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2914.203 ; gain = 159.832 ; free physical = 928 ; free virtual = 21398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.203 ; gain = 0.000 ; free physical = 928 ; free virtual = 21398
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2914.203 ; gain = 0.000 ; free physical = 921 ; free virtual = 21394
INFO: [Common 17-1381] The checkpoint '/home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.runs/impl_1/vcu_DT_blk_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vcu_DT_blk_design_wrapper_drc_opted.rpt -pb vcu_DT_blk_design_wrapper_drc_opted.pb -rpx vcu_DT_blk_design_wrapper_drc_opted.rpx
Command: report_drc -file vcu_DT_blk_design_wrapper_drc_opted.rpt -pb vcu_DT_blk_design_wrapper_drc_opted.pb -rpx vcu_DT_blk_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.runs/impl_1/vcu_DT_blk_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-86] Your Implementation license expires in 1 day(s)
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2978.230 ; gain = 0.000 ; free physical = 906 ; free virtual = 21379
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1afb57488

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2978.230 ; gain = 0.000 ; free physical = 906 ; free virtual = 21379
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2978.230 ; gain = 0.000 ; free physical = 906 ; free virtual = 21379

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1722f77f0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 4028.984 ; gain = 1050.754 ; free physical = 382 ; free virtual = 20457

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1908ac9c8

Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 4031.996 ; gain = 1053.766 ; free physical = 311 ; free virtual = 20388

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1908ac9c8

Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 4031.996 ; gain = 1053.766 ; free physical = 311 ; free virtual = 20388
Phase 1 Placer Initialization | Checksum: 1908ac9c8

Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 4031.996 ; gain = 1053.766 ; free physical = 311 ; free virtual = 20388

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e53f0018

Time (s): cpu = 00:00:48 ; elapsed = 00:01:06 . Memory (MB): peak = 4031.996 ; gain = 1053.766 ; free physical = 161 ; free virtual = 20239

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4328.824 ; gain = 0.000 ; free physical = 433 ; free virtual = 20247

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 13aa84c6c

Time (s): cpu = 00:00:57 ; elapsed = 00:01:15 . Memory (MB): peak = 4328.824 ; gain = 1350.594 ; free physical = 432 ; free virtual = 20247
Phase 2.2 Global Placement Core | Checksum: 12c465afc

Time (s): cpu = 00:01:00 ; elapsed = 00:01:16 . Memory (MB): peak = 4328.824 ; gain = 1350.594 ; free physical = 386 ; free virtual = 20200
Phase 2 Global Placement | Checksum: 12c465afc

Time (s): cpu = 00:01:00 ; elapsed = 00:01:16 . Memory (MB): peak = 4328.824 ; gain = 1350.594 ; free physical = 429 ; free virtual = 20243

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1845f936d

Time (s): cpu = 00:01:00 ; elapsed = 00:01:16 . Memory (MB): peak = 4360.840 ; gain = 1382.609 ; free physical = 428 ; free virtual = 20243

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1848c284b

Time (s): cpu = 00:01:00 ; elapsed = 00:01:16 . Memory (MB): peak = 4360.840 ; gain = 1382.609 ; free physical = 397 ; free virtual = 20212

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d231f878

Time (s): cpu = 00:01:00 ; elapsed = 00:01:16 . Memory (MB): peak = 4360.840 ; gain = 1382.609 ; free physical = 395 ; free virtual = 20210

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 200480c8d

Time (s): cpu = 00:01:01 ; elapsed = 00:01:17 . Memory (MB): peak = 4360.840 ; gain = 1382.609 ; free physical = 371 ; free virtual = 20186

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1a7c64228

Time (s): cpu = 00:01:01 ; elapsed = 00:01:17 . Memory (MB): peak = 4360.840 ; gain = 1382.609 ; free physical = 363 ; free virtual = 20178

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 18fe9a192

Time (s): cpu = 00:01:02 ; elapsed = 00:01:17 . Memory (MB): peak = 4422.359 ; gain = 1444.129 ; free physical = 286 ; free virtual = 20102

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: f31b3040

Time (s): cpu = 00:01:02 ; elapsed = 00:01:18 . Memory (MB): peak = 4422.359 ; gain = 1444.129 ; free physical = 359 ; free virtual = 20175

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 18d0e7627

Time (s): cpu = 00:01:02 ; elapsed = 00:01:18 . Memory (MB): peak = 4422.359 ; gain = 1444.129 ; free physical = 428 ; free virtual = 20244

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 229f41c2e

Time (s): cpu = 00:01:02 ; elapsed = 00:01:18 . Memory (MB): peak = 4422.359 ; gain = 1444.129 ; free physical = 428 ; free virtual = 20244
Phase 3 Detail Placement | Checksum: 229f41c2e

Time (s): cpu = 00:01:02 ; elapsed = 00:01:18 . Memory (MB): peak = 4422.359 ; gain = 1444.129 ; free physical = 428 ; free virtual = 20244

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 213c8832a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 213c8832a

Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 4512.977 ; gain = 1534.746 ; free physical = 422 ; free virtual = 20238

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 213c8832a

Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 4512.977 ; gain = 1534.746 ; free physical = 422 ; free virtual = 20238
INFO: [Place 30-746] Post Placement Timing Summary WNS=22.780. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=22.780. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 230a0cacf

Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 4512.977 ; gain = 1534.746 ; free physical = 421 ; free virtual = 20237
Phase 4.1.1 Post Placement Optimization | Checksum: 230a0cacf

Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 4512.977 ; gain = 1534.746 ; free physical = 425 ; free virtual = 20241
Phase 4.1 Post Commit Optimization | Checksum: 230a0cacf

Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 4512.977 ; gain = 1534.746 ; free physical = 425 ; free virtual = 20241

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 230a0cacf

Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 4512.977 ; gain = 1534.746 ; free physical = 476 ; free virtual = 20292
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4512.977 ; gain = 0.000 ; free physical = 476 ; free virtual = 20292

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 3199409ed

Time (s): cpu = 00:01:34 ; elapsed = 00:01:49 . Memory (MB): peak = 4512.977 ; gain = 1534.746 ; free physical = 476 ; free virtual = 20292

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4512.977 ; gain = 0.000 ; free physical = 476 ; free virtual = 20292
Phase 4.4 Final Placement Cleanup | Checksum: 27663f193

Time (s): cpu = 00:01:34 ; elapsed = 00:01:49 . Memory (MB): peak = 4512.977 ; gain = 1534.746 ; free physical = 476 ; free virtual = 20292
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27663f193

Time (s): cpu = 00:01:34 ; elapsed = 00:01:49 . Memory (MB): peak = 4512.977 ; gain = 1534.746 ; free physical = 476 ; free virtual = 20292
Ending Placer Task | Checksum: 20c670c7d

Time (s): cpu = 00:01:34 ; elapsed = 00:01:49 . Memory (MB): peak = 4512.977 ; gain = 1534.746 ; free physical = 476 ; free virtual = 20292
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:53 . Memory (MB): peak = 4512.977 ; gain = 1534.746 ; free physical = 617 ; free virtual = 20433
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4512.977 ; gain = 0.000 ; free physical = 618 ; free virtual = 20434
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4520.980 ; gain = 0.000 ; free physical = 612 ; free virtual = 20431
INFO: [Common 17-1381] The checkpoint '/home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.runs/impl_1/vcu_DT_blk_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file vcu_DT_blk_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.49 . Memory (MB): peak = 4520.980 ; gain = 0.000 ; free physical = 563 ; free virtual = 20381
INFO: [runtcl-4] Executing : report_utilization -file vcu_DT_blk_design_wrapper_utilization_placed.rpt -pb vcu_DT_blk_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file vcu_DT_blk_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4520.980 ; gain = 0.000 ; free physical = 614 ; free virtual = 20432
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-86] Your Implementation license expires in 1 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: c8afcb7b ConstDB: 0 ShapeSum: 5ac401e4 RouteDB: e8f33f1e

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d44f67fc

Time (s): cpu = 00:03:57 ; elapsed = 00:02:41 . Memory (MB): peak = 5186.547 ; gain = 665.566 ; free physical = 844 ; free virtual = 19904
Post Restoration Checksum: NetGraph: b1a11b6f NumContArr: 3c832e8 Constraints: 69aa3a48 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11f13889f

Time (s): cpu = 00:03:57 ; elapsed = 00:02:41 . Memory (MB): peak = 5186.547 ; gain = 665.566 ; free physical = 812 ; free virtual = 19873

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11f13889f

Time (s): cpu = 00:03:57 ; elapsed = 00:02:42 . Memory (MB): peak = 5186.547 ; gain = 665.566 ; free physical = 737 ; free virtual = 19799

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11f13889f

Time (s): cpu = 00:03:57 ; elapsed = 00:02:42 . Memory (MB): peak = 5186.547 ; gain = 665.566 ; free physical = 737 ; free virtual = 19799

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 11a8896d5

Time (s): cpu = 00:04:02 ; elapsed = 00:02:47 . Memory (MB): peak = 5207.160 ; gain = 686.180 ; free physical = 713 ; free virtual = 19776

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1dc679afb

Time (s): cpu = 00:04:03 ; elapsed = 00:02:48 . Memory (MB): peak = 5207.160 ; gain = 686.180 ; free physical = 715 ; free virtual = 19778
INFO: [Route 35-416] Intermediate Timing Summary | WNS=22.893 | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1c6ef9740

Time (s): cpu = 00:04:03 ; elapsed = 00:02:48 . Memory (MB): peak = 5207.160 ; gain = 686.180 ; free physical = 709 ; free virtual = 19772

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 499
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 365
  Number of Partially Routed Nets     = 134
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a1725cdd

Time (s): cpu = 00:04:28 ; elapsed = 00:02:58 . Memory (MB): peak = 5207.160 ; gain = 686.180 ; free physical = 667 ; free virtual = 19730

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=22.364 | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 327df9fd7

Time (s): cpu = 00:04:30 ; elapsed = 00:03:00 . Memory (MB): peak = 5207.160 ; gain = 686.180 ; free physical = 664 ; free virtual = 19728

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 256c1354c

Time (s): cpu = 00:04:30 ; elapsed = 00:03:00 . Memory (MB): peak = 5207.160 ; gain = 686.180 ; free physical = 664 ; free virtual = 19728
Phase 4 Rip-up And Reroute | Checksum: 256c1354c

Time (s): cpu = 00:04:30 ; elapsed = 00:03:00 . Memory (MB): peak = 5207.160 ; gain = 686.180 ; free physical = 664 ; free virtual = 19728

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f4926b51

Time (s): cpu = 00:04:30 ; elapsed = 00:03:00 . Memory (MB): peak = 5207.160 ; gain = 686.180 ; free physical = 679 ; free virtual = 19743

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f4926b51

Time (s): cpu = 00:04:30 ; elapsed = 00:03:00 . Memory (MB): peak = 5207.160 ; gain = 686.180 ; free physical = 679 ; free virtual = 19743
Phase 5 Delay and Skew Optimization | Checksum: 1f4926b51

Time (s): cpu = 00:04:30 ; elapsed = 00:03:00 . Memory (MB): peak = 5207.160 ; gain = 686.180 ; free physical = 679 ; free virtual = 19743

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 201a90b1c

Time (s): cpu = 00:04:30 ; elapsed = 00:03:00 . Memory (MB): peak = 5207.160 ; gain = 686.180 ; free physical = 679 ; free virtual = 19743
INFO: [Route 35-416] Intermediate Timing Summary | WNS=22.364 | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 201a90b1c

Time (s): cpu = 00:04:30 ; elapsed = 00:03:00 . Memory (MB): peak = 5207.160 ; gain = 686.180 ; free physical = 679 ; free virtual = 19743
Phase 6 Post Hold Fix | Checksum: 201a90b1c

Time (s): cpu = 00:04:30 ; elapsed = 00:03:00 . Memory (MB): peak = 5207.160 ; gain = 686.180 ; free physical = 679 ; free virtual = 19743

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00448353 %
  Global Horizontal Routing Utilization  = 0.00465783 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 29df1f5f3

Time (s): cpu = 00:04:36 ; elapsed = 00:03:02 . Memory (MB): peak = 5207.160 ; gain = 686.180 ; free physical = 667 ; free virtual = 19730

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 29df1f5f3

Time (s): cpu = 00:04:36 ; elapsed = 00:03:02 . Memory (MB): peak = 5207.160 ; gain = 686.180 ; free physical = 667 ; free virtual = 19730

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 29df1f5f3

Time (s): cpu = 00:04:36 ; elapsed = 00:03:02 . Memory (MB): peak = 5207.160 ; gain = 686.180 ; free physical = 667 ; free virtual = 19730

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=22.364 | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 29df1f5f3

Time (s): cpu = 00:04:36 ; elapsed = 00:03:02 . Memory (MB): peak = 5207.160 ; gain = 686.180 ; free physical = 678 ; free virtual = 19742
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:36 ; elapsed = 00:03:02 . Memory (MB): peak = 5207.160 ; gain = 686.180 ; free physical = 793 ; free virtual = 19856

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:41 ; elapsed = 00:03:05 . Memory (MB): peak = 5207.160 ; gain = 686.180 ; free physical = 793 ; free virtual = 19857
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5207.160 ; gain = 0.000 ; free physical = 793 ; free virtual = 19857
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5207.160 ; gain = 0.000 ; free physical = 789 ; free virtual = 19856
INFO: [Common 17-1381] The checkpoint '/home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.runs/impl_1/vcu_DT_blk_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vcu_DT_blk_design_wrapper_drc_routed.rpt -pb vcu_DT_blk_design_wrapper_drc_routed.pb -rpx vcu_DT_blk_design_wrapper_drc_routed.rpx
Command: report_drc -file vcu_DT_blk_design_wrapper_drc_routed.rpt -pb vcu_DT_blk_design_wrapper_drc_routed.pb -rpx vcu_DT_blk_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.runs/impl_1/vcu_DT_blk_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file vcu_DT_blk_design_wrapper_methodology_drc_routed.rpt -pb vcu_DT_blk_design_wrapper_methodology_drc_routed.pb -rpx vcu_DT_blk_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file vcu_DT_blk_design_wrapper_methodology_drc_routed.rpt -pb vcu_DT_blk_design_wrapper_methodology_drc_routed.pb -rpx vcu_DT_blk_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/rwegter/xil_logs/vcu118_display_test/vcu118_display_test.runs/impl_1/vcu_DT_blk_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file vcu_DT_blk_design_wrapper_power_routed.rpt -pb vcu_DT_blk_design_wrapper_power_summary_routed.pb -rpx vcu_DT_blk_design_wrapper_power_routed.rpx
Command: report_power -file vcu_DT_blk_design_wrapper_power_routed.rpt -pb vcu_DT_blk_design_wrapper_power_summary_routed.pb -rpx vcu_DT_blk_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 5231.172 ; gain = 0.000 ; free physical = 684 ; free virtual = 19759
INFO: [runtcl-4] Executing : report_route_status -file vcu_DT_blk_design_wrapper_route_status.rpt -pb vcu_DT_blk_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file vcu_DT_blk_design_wrapper_timing_summary_routed.rpt -pb vcu_DT_blk_design_wrapper_timing_summary_routed.pb -rpx vcu_DT_blk_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file vcu_DT_blk_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file vcu_DT_blk_design_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 5231.172 ; gain = 0.000 ; free physical = 681 ; free virtual = 19758
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file vcu_DT_blk_design_wrapper_bus_skew_routed.rpt -pb vcu_DT_blk_design_wrapper_bus_skew_routed.pb -rpx vcu_DT_blk_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force vcu_DT_blk_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-86] Your Implementation license expires in 1 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./vcu_DT_blk_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:33 ; elapsed = 00:01:20 . Memory (MB): peak = 5538.605 ; gain = 307.434 ; free physical = 886 ; free virtual = 19748
INFO: [Common 17-206] Exiting Vivado at Mon Mar 29 12:26:10 2021...
