Info: *******************************************************************
Info: Running Quartus II 64-Bit Shell
    Info: Version 11.1 Build 171 10/19/2011 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Mon Oct 31 02:18:13 2011
Info: Command: quartus_sh --flow compile bup_3c120_fpga
Info: Quartus(args): compile bup_3c120_fpga
Info: Project Name = /build/arc/execute/dir_24706/_0/regtest/devkits/c3_3c120_dev/board_update_portal/bup_3c120_fpga
Info: Revision Name = bup_3c120_fpga
Warning (125092): Tcl Script File ddr_o.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ddr_o.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.1 Build 171 10/19/2011 SJ Full Version
    Info: Processing started: Mon Oct 31 02:18:24 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bup_3c120_fpga -c bup_3c120_fpga
Warning (125092): Tcl Script File ddr_o.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ddr_o.qip
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tse_mac.v
    Info (12023): Found entity 1: tse_mac
Info (12021): Found 1 design units, including 1 entities, in source file tx_clk_pll.v
    Info (12023): Found entity 1: tx_clk_pll
Warning (12125): Using design file bup_3c120_fpga.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: bup_3c120_fpga
Info (12127): Elaborating entity "bup_3c120_fpga" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at bup_3c120_fpga.v(42): object "mdio_in" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at bup_3c120_fpga.v(59): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at bup_3c120_fpga.v(62): truncated value with size 32 to match size of target (21)
Info (12128): Elaborating entity "altddio_out" for hierarchy "altddio_out:altddio_out_component"
Info (12130): Elaborated megafunction instantiation "altddio_out:altddio_out_component"
Info (12133): Instantiated megafunction "altddio_out:altddio_out_component" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_pkd.tdf
    Info (12023): Found entity 1: ddio_out_pkd
Info (12128): Elaborating entity "ddio_out_pkd" for hierarchy "altddio_out:altddio_out_component|ddio_out_pkd:auto_generated"
Info (12128): Elaborating entity "tx_clk_pll" for hierarchy "tx_clk_pll:tx_clk_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "tx_clk_pll:tx_clk_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "tx_clk_pll:tx_clk_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "tx_clk_pll:tx_clk_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "20"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=tx_clk_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/tx_clk_pll_altpll.v
    Info (12023): Found entity 1: tx_clk_pll_altpll
Info (12128): Elaborating entity "tx_clk_pll_altpll" for hierarchy "tx_clk_pll:tx_clk_inst|altpll:altpll_component|tx_clk_pll_altpll:auto_generated"
Warning (12125): Using design file bup_3c120_fpga_sopc.v, which is not specified as a design file for the current project, but contains definitions for 30 design units and 30 entities in project
    Info (12023): Found entity 1: cpu_jtag_debug_module_arbitrator
    Info (12023): Found entity 2: cpu_data_master_arbitrator
    Info (12023): Found entity 3: cpu_instruction_master_arbitrator
    Info (12023): Found entity 4: descriptor_memory_s1_arbitrator
    Info (12023): Found entity 5: flash_tristate_bridge_avalon_slave_arbitrator
    Info (12023): Found entity 6: flash_tristate_bridge_bridge_arbitrator
    Info (12023): Found entity 7: high_res_timer_s1_arbitrator
    Info (12023): Found entity 8: jtag_uart_avalon_jtag_slave_arbitrator
    Info (12023): Found entity 9: lcd_control_slave_arbitrator
    Info (12023): Found entity 10: led_pio_s1_arbitrator
    Info (12023): Found entity 11: sgdma_rx_csr_arbitrator
    Info (12023): Found entity 12: sgdma_rx_in_arbitrator
    Info (12023): Found entity 13: sgdma_rx_descriptor_read_arbitrator
    Info (12023): Found entity 14: sgdma_rx_descriptor_write_arbitrator
    Info (12023): Found entity 15: sgdma_rx_m_write_arbitrator
    Info (12023): Found entity 16: sgdma_tx_csr_arbitrator
    Info (12023): Found entity 17: sgdma_tx_descriptor_read_arbitrator
    Info (12023): Found entity 18: sgdma_tx_descriptor_write_arbitrator
    Info (12023): Found entity 19: sgdma_tx_m_read_arbitrator
    Info (12023): Found entity 20: sgdma_tx_out_arbitrator
    Info (12023): Found entity 21: sys_clk_timer_s1_arbitrator
    Info (12023): Found entity 22: sysid_control_slave_arbitrator
    Info (12023): Found entity 23: tse_mac_control_port_arbitrator
    Info (12023): Found entity 24: tse_mac_transmit_arbitrator
    Info (12023): Found entity 25: tse_mac_receive_arbitrator
    Info (12023): Found entity 26: bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module
    Info (12023): Found entity 27: bup_3c120_fpga_sopc
    Info (12023): Found entity 28: ext_flash_lane0_module
    Info (12023): Found entity 29: ext_flash_lane1_module
    Info (12023): Found entity 30: ext_flash
Info (12128): Elaborating entity "bup_3c120_fpga_sopc" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst"
Info (12128): Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Info (12128): Elaborating entity "cpu_data_master_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_data_master_arbitrator:the_cpu_data_master"
Info (12128): Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Info (12021): Found 26 design units, including 26 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu_ic_data_module
    Info (12023): Found entity 2: cpu_ic_tag_module
    Info (12023): Found entity 3: cpu_register_bank_a_module
    Info (12023): Found entity 4: cpu_register_bank_b_module
    Info (12023): Found entity 5: cpu_nios2_oci_debug
    Info (12023): Found entity 6: cpu_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 7: cpu_nios2_ocimem
    Info (12023): Found entity 8: cpu_nios2_avalon_reg
    Info (12023): Found entity 9: cpu_nios2_oci_break
    Info (12023): Found entity 10: cpu_nios2_oci_xbrk
    Info (12023): Found entity 11: cpu_nios2_oci_match_single
    Info (12023): Found entity 12: cpu_nios2_oci_match_paired
    Info (12023): Found entity 13: cpu_nios2_oci_dbrk
    Info (12023): Found entity 14: cpu_nios2_oci_itrace
    Info (12023): Found entity 15: cpu_nios2_oci_td_mode
    Info (12023): Found entity 16: cpu_nios2_oci_dtrace
    Info (12023): Found entity 17: cpu_nios2_oci_compute_tm_count
    Info (12023): Found entity 18: cpu_nios2_oci_fifowp_inc
    Info (12023): Found entity 19: cpu_nios2_oci_fifocount_inc
    Info (12023): Found entity 20: cpu_nios2_oci_fifo
    Info (12023): Found entity 21: cpu_nios2_oci_pib
    Info (12023): Found entity 22: cpu_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 23: cpu_nios2_oci_im
    Info (12023): Found entity 24: cpu_nios2_performance_monitors
    Info (12023): Found entity 25: cpu_nios2_oci
    Info (12023): Found entity 26: cpu
Info (12128): Elaborating entity "cpu" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu"
Warning (12125): Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_test_bench
Info (12128): Elaborating entity "cpu_test_bench" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Info (12128): Elaborating entity "cpu_ic_data_module" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vid1.tdf
    Info (12023): Found entity 1: altsyncram_vid1
Info (12128): Elaborating entity "altsyncram_vid1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_vid1:auto_generated"
Info (12128): Elaborating entity "cpu_ic_tag_module" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "22"
    Info (12134): Parameter "width_b" = "22"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_74g1.tdf
    Info (12023): Found entity 1: altsyncram_74g1
Info (12128): Elaborating entity "altsyncram_74g1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_74g1:auto_generated"
Info (12128): Elaborating entity "cpu_register_bank_a_module" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cqf1.tdf
    Info (12023): Found entity 1: altsyncram_cqf1
Info (12128): Elaborating entity "altsyncram_cqf1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_cqf1:auto_generated"
Info (12128): Elaborating entity "cpu_register_bank_b_module" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dqf1.tdf
    Info (12023): Found entity 1: altsyncram_dqf1
Info (12128): Elaborating entity "altsyncram_dqf1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_dqf1:auto_generated"
Warning (12125): Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_mult_cell
Info (12128): Elaborating entity "cpu_mult_cell" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell"
Info (12128): Elaborating entity "altmult_add" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_dfr2.tdf
    Info (12023): Found entity 1: mult_add_dfr2
Info (12128): Elaborating entity "mult_add_dfr2" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_br81.tdf
    Info (12023): Found entity 1: ded_mult_br81
Info (12128): Elaborating entity "ded_mult_br81" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info (12023): Found entity 1: dffpipe_93c
Info (12128): Elaborating entity "dffpipe_93c" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result"
Info (12128): Elaborating entity "altmult_add" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_ffr2.tdf
    Info (12023): Found entity 1: mult_add_ffr2
Info (12128): Elaborating entity "mult_add_ffr2" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated"
Info (12128): Elaborating entity "cpu_nios2_oci" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info (12128): Elaborating entity "cpu_nios2_oci_debug" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "cpu_nios2_ocimem" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info (12128): Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "cpu_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6472.tdf
    Info (12023): Found entity 1: altsyncram_6472
Info (12128): Elaborating entity "altsyncram_6472" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated"
Info (12128): Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "cpu_nios2_oci_break" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info (12128): Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "cpu_nios2_oci_match_single" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single"
Info (12128): Elaborating entity "cpu_nios2_oci_match_paired" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired"
Info (12128): Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Warning (12125): Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_oci_test_bench
Info (12128): Elaborating entity "cpu_oci_test_bench" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench"
Warning (12158): Entity "cpu_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "cpu_nios2_oci_pib" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "cpu_nios2_oci_im" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info (12128): Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n802.tdf
    Info (12023): Found entity 1: altsyncram_n802
Info (12128): Elaborating entity "altsyncram_n802" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated"
Warning (12125): Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_jtag_debug_module_wrapper
Info (12128): Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Warning (12125): Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_jtag_debug_module_tck
Info (12128): Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Warning (12125): Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_jtag_debug_module_sysclk
Info (12128): Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "descriptor_memory_s1_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1"
Warning (12125): Using design file descriptor_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: descriptor_memory
Info (12128): Elaborating entity "descriptor_memory" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n691.tdf
    Info (12023): Found entity 1: altsyncram_n691
Info (12128): Elaborating entity "altsyncram_n691" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_n691:auto_generated"
Info (12128): Elaborating entity "flash_tristate_bridge_avalon_slave_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave"
Info (12128): Elaborating entity "high_res_timer_s1_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|high_res_timer_s1_arbitrator:the_high_res_timer_s1"
Warning (12125): Using design file high_res_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: high_res_timer
Info (12128): Elaborating entity "high_res_timer" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|high_res_timer:the_high_res_timer"
Info (12128): Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Warning (12125): Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info (12023): Found entity 1: jtag_uart_log_module
    Info (12023): Found entity 2: jtag_uart_sim_scfifo_w
    Info (12023): Found entity 3: jtag_uart_scfifo_w
    Info (12023): Found entity 4: jtag_uart_drom_module
    Info (12023): Found entity 5: jtag_uart_sim_scfifo_r
    Info (12023): Found entity 6: jtag_uart_scfifo_r
    Info (12023): Found entity 7: jtag_uart
Info (12128): Elaborating entity "jtag_uart" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart"
Info (12128): Elaborating entity "jtag_uart_scfifo_w" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_rr21.tdf
    Info (12023): Found entity 1: scfifo_rr21
Info (12128): Elaborating entity "scfifo_rr21" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_2231.tdf
    Info (12023): Found entity 1: a_dpfifo_2231
Info (12128): Elaborating entity "a_dpfifo_2231" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_odf.tdf
    Info (12023): Found entity 1: a_fefifo_odf
Info (12128): Elaborating entity "a_fefifo_odf" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|a_fefifo_odf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7n7.tdf
    Info (12023): Found entity 1: cntr_7n7
Info (12128): Elaborating entity "cntr_7n7" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|a_fefifo_odf:fifo_state|cntr_7n7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_hk21.tdf
    Info (12023): Found entity 1: dpram_hk21
Info (12128): Elaborating entity "dpram_hk21" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|dpram_hk21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o0m1.tdf
    Info (12023): Found entity 1: altsyncram_o0m1
Info (12128): Elaborating entity "altsyncram_o0m1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|dpram_hk21:FIFOram|altsyncram_o0m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rmb.tdf
    Info (12023): Found entity 1: cntr_rmb
Info (12128): Elaborating entity "cntr_rmb" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|cntr_rmb:rd_ptr_count"
Info (12128): Elaborating entity "jtag_uart_scfifo_r" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "9"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "9"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "lcd_control_slave_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|lcd_control_slave_arbitrator:the_lcd_control_slave"
Warning (12125): Using design file lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lcd
Info (12128): Elaborating entity "lcd" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|lcd:the_lcd"
Info (12128): Elaborating entity "led_pio_s1_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|led_pio_s1_arbitrator:the_led_pio_s1"
Warning (12125): Using design file led_pio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: led_pio
Info (12128): Elaborating entity "led_pio" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|led_pio:the_led_pio"
Info (12128): Elaborating entity "sgdma_rx_csr_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx_csr_arbitrator:the_sgdma_rx_csr"
Info (12128): Elaborating entity "sgdma_rx_in_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx_in_arbitrator:the_sgdma_rx_in"
Info (12128): Elaborating entity "sgdma_rx_descriptor_read_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx_descriptor_read_arbitrator:the_sgdma_rx_descriptor_read"
Info (12128): Elaborating entity "sgdma_rx_descriptor_write_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx_descriptor_write_arbitrator:the_sgdma_rx_descriptor_write"
Info (12128): Elaborating entity "sgdma_rx_m_write_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx_m_write_arbitrator:the_sgdma_rx_m_write"
Warning (12125): Using design file sgdma_rx.v, which is not specified as a design file for the current project, but contains definitions for 14 design units and 14 entities in project
    Info (12023): Found entity 1: control_status_slave_which_resides_within_sgdma_rx
    Info (12023): Found entity 2: descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo
    Info (12023): Found entity 3: descriptor_read_which_resides_within_sgdma_rx
    Info (12023): Found entity 4: descriptor_write_which_resides_within_sgdma_rx
    Info (12023): Found entity 5: sgdma_rx_chain
    Info (12023): Found entity 6: sgdma_rx_command_grabber
    Info (12023): Found entity 7: sixteen_bit_byteenable_FSM_which_resides_within_sgdma_rx
    Info (12023): Found entity 8: thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx
    Info (12023): Found entity 9: byteenable_gen_which_resides_within_sgdma_rx
    Info (12023): Found entity 10: sgdma_rx_m_write
    Info (12023): Found entity 11: sgdma_rx_command_fifo
    Info (12023): Found entity 12: sgdma_rx_desc_address_fifo
    Info (12023): Found entity 13: sgdma_rx_status_token_fifo
    Info (12023): Found entity 14: sgdma_rx
Info (12128): Elaborating entity "sgdma_rx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx"
Info (12128): Elaborating entity "sgdma_rx_chain" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain"
Info (12128): Elaborating entity "control_status_slave_which_resides_within_sgdma_rx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx"
Info (12128): Elaborating entity "descriptor_read_which_resides_within_sgdma_rx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx"
Info (12128): Elaborating entity "descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo"
Info (12128): Elaborating entity "scfifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "2"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_widthu" = "1"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "OFF"
Info (12128): Elaborating entity "a_fffifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo"
Info (12128): Elaborating entity "lpm_ff" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4qc.tdf
    Info (12023): Found entity 1: mux_4qc
Info (12128): Elaborating entity "mux_4qc" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_4qc:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n9f.tdf
    Info (12023): Found entity 1: cntr_n9f
Info (12128): Elaborating entity "cntr_n9f" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated"
Info (12128): Elaborating entity "a_fefifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tdg.tdf
    Info (12023): Found entity 1: cmpr_tdg
Info (12128): Elaborating entity "cmpr_tdg" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_tdg:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo"
Info (12128): Elaborating entity "descriptor_write_which_resides_within_sgdma_rx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_write_which_resides_within_sgdma_rx:the_descriptor_write_which_resides_within_sgdma_rx"
Info (12128): Elaborating entity "sgdma_rx_command_grabber" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber"
Info (12128): Elaborating entity "sgdma_rx_m_write" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write"
Info (12128): Elaborating entity "byteenable_gen_which_resides_within_sgdma_rx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx"
Info (12128): Elaborating entity "thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx|thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx:the_thirty_two_bit_byteenable_FSM"
Info (12128): Elaborating entity "sixteen_bit_byteenable_FSM_which_resides_within_sgdma_rx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx|thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx:the_thirty_two_bit_byteenable_FSM|sixteen_bit_byteenable_FSM_which_resides_within_sgdma_rx:lower_sixteen_bit_byteenable_FSM"
Info (12128): Elaborating entity "sgdma_rx_command_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo"
Info (12128): Elaborating entity "scfifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "2"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "104"
    Info (12134): Parameter "lpm_widthu" = "1"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_2c31.tdf
    Info (12023): Found entity 1: scfifo_2c31
Info (12128): Elaborating entity "scfifo_2c31" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_9i31.tdf
    Info (12023): Found entity 1: a_dpfifo_9i31
Info (12128): Elaborating entity "a_dpfifo_9i31" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qsd1.tdf
    Info (12023): Found entity 1: altsyncram_qsd1
Info (12128): Elaborating entity "altsyncram_qsd1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5r8.tdf
    Info (12023): Found entity 1: cmpr_5r8
Info (12128): Elaborating entity "cmpr_5r8" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cmpr_5r8:almost_full_comparer"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vm7.tdf
    Info (12023): Found entity 1: cntr_vm7
Info (12128): Elaborating entity "cntr_vm7" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cntr_vm7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jmb.tdf
    Info (12023): Found entity 1: cntr_jmb
Info (12128): Elaborating entity "cntr_jmb" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cntr_jmb:wr_ptr"
Info (12128): Elaborating entity "sgdma_rx_desc_address_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo"
Info (12128): Elaborating entity "scfifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "2"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "1"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "OFF"
Info (12128): Elaborating entity "a_fffifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo"
Info (12128): Elaborating entity "lpm_ff" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_irc.tdf
    Info (12023): Found entity 1: mux_irc
Info (12128): Elaborating entity "mux_irc" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_irc:auto_generated"
Info (12128): Elaborating entity "sgdma_rx_status_token_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo"
Info (12128): Elaborating entity "scfifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "2"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "1"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ja31.tdf
    Info (12023): Found entity 1: scfifo_ja31
Info (12128): Elaborating entity "scfifo_ja31" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_qg31.tdf
    Info (12023): Found entity 1: a_dpfifo_qg31
Info (12128): Elaborating entity "a_dpfifo_qg31" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spd1.tdf
    Info (12023): Found entity 1: altsyncram_spd1
Info (12128): Elaborating entity "altsyncram_spd1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram"
Info (12128): Elaborating entity "sgdma_tx_csr_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx_csr_arbitrator:the_sgdma_tx_csr"
Info (12128): Elaborating entity "sgdma_tx_descriptor_read_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx_descriptor_read_arbitrator:the_sgdma_tx_descriptor_read"
Info (12128): Elaborating entity "sgdma_tx_descriptor_write_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx_descriptor_write_arbitrator:the_sgdma_tx_descriptor_write"
Info (12128): Elaborating entity "sgdma_tx_m_read_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx_m_read_arbitrator:the_sgdma_tx_m_read"
Info (12128): Elaborating entity "sgdma_tx_out_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx_out_arbitrator:the_sgdma_tx_out"
Warning (12125): Using design file sgdma_tx.v, which is not specified as a design file for the current project, but contains definitions for 13 design units and 13 entities in project
    Info (12023): Found entity 1: control_status_slave_which_resides_within_sgdma_tx
    Info (12023): Found entity 2: descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo
    Info (12023): Found entity 3: descriptor_read_which_resides_within_sgdma_tx
    Info (12023): Found entity 4: descriptor_write_which_resides_within_sgdma_tx
    Info (12023): Found entity 5: sgdma_tx_chain
    Info (12023): Found entity 6: sgdma_tx_command_grabber
    Info (12023): Found entity 7: sgdma_tx_m_read
    Info (12023): Found entity 8: sgdma_tx_m_readfifo_m_readfifo
    Info (12023): Found entity 9: sgdma_tx_m_readfifo
    Info (12023): Found entity 10: sgdma_tx_command_fifo
    Info (12023): Found entity 11: sgdma_tx_desc_address_fifo
    Info (12023): Found entity 12: sgdma_tx_status_token_fifo
    Info (12023): Found entity 13: sgdma_tx
Info (12128): Elaborating entity "sgdma_tx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx"
Info (12128): Elaborating entity "sgdma_tx_chain" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain"
Info (12128): Elaborating entity "control_status_slave_which_resides_within_sgdma_tx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx"
Info (12128): Elaborating entity "descriptor_read_which_resides_within_sgdma_tx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx"
Info (12128): Elaborating entity "descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo"
Info (12128): Elaborating entity "descriptor_write_which_resides_within_sgdma_tx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_write_which_resides_within_sgdma_tx:the_descriptor_write_which_resides_within_sgdma_tx"
Info (12128): Elaborating entity "sgdma_tx_command_grabber" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber"
Info (12128): Elaborating entity "sgdma_tx_m_read" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read"
Info (10264): Verilog HDL Case Statement information at sgdma_tx.v(1463): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sgdma_tx_m_readfifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo"
Info (12128): Elaborating entity "sgdma_tx_m_readfifo_m_readfifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo"
Info (12128): Elaborating entity "scfifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "37"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_su31.tdf
    Info (12023): Found entity 1: scfifo_su31
Info (12128): Elaborating entity "scfifo_su31" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3541.tdf
    Info (12023): Found entity 1: a_dpfifo_3541
Info (12128): Elaborating entity "a_dpfifo_3541" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_utd1.tdf
    Info (12023): Found entity 1: altsyncram_utd1
Info (12128): Elaborating entity "altsyncram_utd1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|altsyncram_utd1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ar8.tdf
    Info (12023): Found entity 1: cmpr_ar8
Info (12128): Elaborating entity "cmpr_ar8" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cmpr_ar8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_ar8" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cmpr_ar8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nmb.tdf
    Info (12023): Found entity 1: cntr_nmb
Info (12128): Elaborating entity "cntr_nmb" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cntr_nmb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf
    Info (12023): Found entity 1: cntr_4n7
Info (12128): Elaborating entity "cntr_4n7" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cntr_4n7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf
    Info (12023): Found entity 1: cntr_omb
Info (12128): Elaborating entity "cntr_omb" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cntr_omb:wr_ptr"
Info (12128): Elaborating entity "sgdma_tx_command_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo"
Info (12128): Elaborating entity "sgdma_tx_desc_address_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo"
Info (12128): Elaborating entity "sgdma_tx_status_token_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo"
Info (12128): Elaborating entity "sys_clk_timer_s1_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"
Warning (12125): Using design file sys_clk_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sys_clk_timer
Info (12128): Elaborating entity "sys_clk_timer" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer"
Info (12128): Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning (12125): Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sysid
Info (12128): Elaborating entity "sysid" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sysid:the_sysid"
Info (12128): Elaborating entity "tse_mac_control_port_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac_control_port_arbitrator:the_tse_mac_control_port"
Info (12128): Elaborating entity "tse_mac_transmit_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac_transmit_arbitrator:the_tse_mac_transmit"
Info (12128): Elaborating entity "tse_mac_receive_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac_receive_arbitrator:the_tse_mac_receive"
Info (12128): Elaborating entity "tse_mac" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac"
Warning (12125): Using design file triple_speed_ethernet-library/altera_tse_mac.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_mac
Info (12128): Elaborating entity "altera_tse_mac" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst"
Warning (12125): Using design file triple_speed_ethernet-library/altera_tse_reset_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_reset_synchronizer
Info (12128): Elaborating entity "altera_tse_reset_synchronizer" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_top_gen_host.v
    Info (12023): Found entity 1: altera_tse_top_gen_host
Info (12128): Elaborating entity "altera_tse_top_gen_host" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_timing_adapter32.v
    Info (12023): Found entity 1: altera_tse_timing_adapter32
Info (12128): Elaborating entity "altera_tse_timing_adapter32" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_timing_adapter_fifo32.v
    Info (12023): Found entity 1: altera_tse_timing_adapter_fifo32
Info (12128): Elaborating entity "altera_tse_timing_adapter_fifo32" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mac_control.v
    Info (12023): Found entity 1: altera_tse_mac_control
Info (12128): Elaborating entity "altera_tse_mac_control" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_register_map.v
    Info (12023): Found entity 1: altera_tse_register_map
Info (12128): Elaborating entity "altera_tse_register_map" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1" with the following parameter:
    Info (12134): Parameter "depth" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_host_control.v
    Info (12023): Found entity 1: altera_tse_host_control
Info (12128): Elaborating entity "altera_tse_host_control" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_top_mdio.v
    Info (12023): Found entity 1: altera_tse_top_mdio
Info (12128): Elaborating entity "altera_tse_top_mdio" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mdio_clk_gen.v
    Info (12023): Found entity 1: altera_tse_mdio_clk_gen
Info (12128): Elaborating entity "altera_tse_mdio_clk_gen" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mdio_cntl.v
    Info (12023): Found entity 1: altera_tse_mdio_cntl
Info (12128): Elaborating entity "altera_tse_mdio_cntl" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mdio.v
    Info (12023): Found entity 1: altera_tse_mdio
Info (12128): Elaborating entity "altera_tse_mdio" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo_10_100_1000
Info (12128): Elaborating entity "altera_tse_top_w_fifo_10_100_1000" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_clk_cntl.v
    Info (12023): Found entity 1: altera_tse_clk_cntl
Info (12128): Elaborating entity "altera_tse_clk_cntl" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mii_rx_if.v
    Info (12023): Found entity 1: altera_tse_mii_rx_if
Info (12128): Elaborating entity "altera_tse_mii_rx_if" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mii_tx_if.v
    Info (12023): Found entity 1: altera_tse_mii_tx_if
Info (12128): Elaborating entity "altera_tse_mii_tx_if" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_gmii_io.v
    Info (12023): Found entity 1: altera_tse_gmii_io
Info (12128): Elaborating entity "altera_tse_gmii_io" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_loopback_ff.v
    Info (12023): Found entity 1: altera_tse_loopback_ff
Info (12128): Elaborating entity "altera_tse_loopback_ff" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_lb_wrt_cntl.v
    Info (12023): Found entity 1: altera_tse_lb_wrt_cntl
Info (12128): Elaborating entity "altera_tse_lb_wrt_cntl" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_a_fifo_24.v
    Info (12023): Found entity 1: altera_tse_a_fifo_24
Info (12128): Elaborating entity "altera_tse_a_fifo_24" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v
    Info (12023): Found entity 1: altera_tse_sdpm_altsyncram
Info (12128): Elaborating entity "altera_tse_sdpm_altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3e1.tdf
    Info (12023): Found entity 1: altsyncram_c3e1
Info (12128): Elaborating entity "altsyncram_c3e1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_gray_cnt.v
    Info (12023): Found entity 1: altera_tse_gray_cnt
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_lb_read_cntl.v
    Info (12023): Found entity 1: altera_tse_lb_read_cntl
Info (12128): Elaborating entity "altera_tse_lb_read_cntl" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_top_w_fifo.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo
Info (12128): Elaborating entity "altera_tse_top_w_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_top_1geth.v
    Info (12023): Found entity 1: altera_tse_top_1geth
Info (12128): Elaborating entity "altera_tse_top_1geth" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_rx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_rx_stat_extract
Info (12128): Elaborating entity "altera_tse_rx_stat_extract" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mac_rx.v
    Info (12023): Found entity 1: altera_tse_mac_rx
Info (12128): Elaborating entity "altera_tse_mac_rx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_hashing.v
    Info (12023): Found entity 1: altera_tse_hashing
Info (12128): Elaborating entity "altera_tse_hashing" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v
    Info (12023): Found entity 1: altera_tse_altsyncram_dpm_fifo
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t1g1.tdf
    Info (12023): Found entity 1: altsyncram_t1g1
Info (12128): Elaborating entity "altsyncram_t1g1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component|altsyncram_t1g1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_crc328checker.v
    Info (12023): Found entity 1: altera_tse_crc328checker
Info (12128): Elaborating entity "altera_tse_crc328checker" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_crc32galois8.v
    Info (12023): Found entity 1: altera_tse_crc32galois8
Info (12128): Elaborating entity "altera_tse_crc32galois8" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_altshifttaps.v
    Info (12023): Found entity 1: altera_tse_altshifttaps
Info (12128): Elaborating entity "altera_tse_altshifttaps" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_tx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_tx_stat_extract
Info (12128): Elaborating entity "altera_tse_tx_stat_extract" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mac_tx.v
    Info (12023): Found entity 1: altera_tse_mac_tx
Info (12128): Elaborating entity "altera_tse_mac_tx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3" with the following parameter:
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_crc328generator.v
    Info (12023): Found entity 1: altera_tse_crc328generator
Info (12128): Elaborating entity "altera_tse_crc328generator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_crc32ctl8.v
    Info (12023): Found entity 1: altera_tse_crc32ctl8
Info (12128): Elaborating entity "altera_tse_crc32ctl8" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_magic_detection.v
    Info (12023): Found entity 1: altera_tse_magic_detection
Info (12128): Elaborating entity "altera_tse_magic_detection" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_rx_min_ff.v
    Info (12023): Found entity 1: altera_tse_rx_min_ff
Info (12128): Elaborating entity "altera_tse_rx_min_ff" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_1246
Info (12128): Elaborating entity "altera_tse_a_fifo_opt_1246" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "40"
    Info (12134): Parameter "width_b" = "40"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jdg1.tdf
    Info (12023): Found entity 1: altsyncram_jdg1
Info (12128): Elaborating entity "altsyncram_jdg1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated"
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1" with the following parameter:
    Info (12134): Parameter "width" = "10"
    Info (12134): Parameter "depth" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_a_fifo_34.v
    Info (12023): Found entity 1: altera_tse_a_fifo_34
Info (12128): Elaborating entity "altera_tse_a_fifo_34" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "width_b" = "23"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f8g1.tdf
    Info (12023): Found entity 1: altsyncram_f8g1
Info (12128): Elaborating entity "altsyncram_f8g1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated"
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_bin_cnt.v
    Info (12023): Found entity 1: altera_tse_bin_cnt
Info (12128): Elaborating entity "altera_tse_bin_cnt" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_tx_min_ff.v
    Info (12023): Found entity 1: altera_tse_tx_min_ff
Info (12128): Elaborating entity "altera_tse_tx_min_ff" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_retransmit_cntl.v
    Info (12023): Found entity 1: altera_tse_retransmit_cntl
Info (12128): Elaborating entity "altera_tse_retransmit_cntl" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_lfsr_10.v
    Info (12023): Found entity 1: altera_tse_lfsr_10
Info (12128): Elaborating entity "altera_tse_lfsr_10" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_18g1.tdf
    Info (12023): Found entity 1: altsyncram_18g1
Info (12128): Elaborating entity "altsyncram_18g1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_18g1:auto_generated"
Info (12128): Elaborating entity "altera_tse_a_fifo_opt_1246" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tdg1.tdf
    Info (12023): Found entity 1: altsyncram_tdg1
Info (12128): Elaborating entity "altsyncram_tdg1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_a_fifo_13.v
    Info (12023): Found entity 1: altera_tse_a_fifo_13
Info (12128): Elaborating entity "altera_tse_a_fifo_13" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_95g1.tdf
    Info (12023): Found entity 1: altsyncram_95g1
Info (12128): Elaborating entity "altsyncram_95g1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_95g1:auto_generated"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1" with the following parameter:
    Info (12134): Parameter "width" = "8"
    Info (12134): Parameter "depth" = "3"
Warning (12125): Using design file triple_speed_ethernet-library/altera_tse_rgmii_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_rgmii_module
Info (12128): Elaborating entity "altera_tse_rgmii_module" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII"
Warning (12125): Using design file triple_speed_ethernet-library/altera_tse_rgmii_in4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_rgmii_in4
Info (12128): Elaborating entity "altera_tse_rgmii_in4" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4"
Info (12128): Elaborating entity "altddio_in" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_o3e.tdf
    Info (12023): Found entity 1: ddio_in_o3e
Info (12128): Elaborating entity "ddio_in_o3e" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated"
Warning (12125): Using design file triple_speed_ethernet-library/altera_tse_rgmii_in1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_rgmii_in1
Info (12128): Elaborating entity "altera_tse_rgmii_in1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1"
Info (12128): Elaborating entity "altddio_in" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_l3e.tdf
    Info (12023): Found entity 1: ddio_in_l3e
Info (12128): Elaborating entity "ddio_in_l3e" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated"
Warning (12125): Using design file triple_speed_ethernet-library/altera_tse_rgmii_out4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_rgmii_out4
Info (12128): Elaborating entity "altera_tse_rgmii_out4" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4"
Info (12128): Elaborating entity "altddio_out" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_oob.tdf
    Info (12023): Found entity 1: ddio_out_oob
Info (12128): Elaborating entity "ddio_out_oob" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated"
Warning (12125): Using design file triple_speed_ethernet-library/altera_tse_rgmii_out1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_rgmii_out1
Info (12128): Elaborating entity "altera_tse_rgmii_out1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1"
Info (12128): Elaborating entity "altddio_out" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_lob.tdf
    Info (12023): Found entity 1: ddio_out_lob
Info (12128): Elaborating entity "ddio_out_lob" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component|ddio_out_lob:auto_generated"
Info (12128): Elaborating entity "bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch"
Warning (12020): Port "address_b" on the entity instantiation of "cpu_traceram_lpm_dram_bdp_component" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored.
Warning (12020): Port "jdo" on the entity instantiation of "the_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|q_b[33]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|q_b[34]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|q_b[35]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|q_b[36]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|q_b[37]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[32]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[33]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[34]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[35]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[36]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[37]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[38]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[39]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[40]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[41]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[42]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[43]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[44]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[45]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[46]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[47]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[48]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[49]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[50]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[51]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[52]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[53]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[54]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[55]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[56]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[57]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[58]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[59]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[60]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[61]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[62]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[63]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[80]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[81]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[82]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[83]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[84]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[85]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[86]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[87]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[88]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[89]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[90]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[91]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[92]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[93]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[94]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[95]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[99]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[100]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[101]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[102]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[103]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[4]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[6]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[7]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[8]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[9]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[10]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[11]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[12]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[13]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[14]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[15]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[16]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[17]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[18]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[19]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[20]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[21]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[22]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[23]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[24]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[25]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[26]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[27]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[28]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[29]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[30]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[31]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[80]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[81]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[82]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[83]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[84]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[85]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[86]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[87]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[88]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[89]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[90]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[91]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[92]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[93]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[94]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[95]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[96]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[97]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[99]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[100]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[101]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[102]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[103]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[35]"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer tx_clk
    Warning (19017): Found clock multiplexer tx_clk~synth
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|mem" is uninferred due to inappropriate RAM size
Info (13005): Duplicate registers merged to single register
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[63]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[62]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[61]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[60]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[28]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[29]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[30]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[31]"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 14
        Info (286033): Parameter WIDTH set to 8
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|Add8"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "14"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_jmm.tdf
    Info (12023): Found entity 1: shift_taps_jmm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vc81.tdf
    Info (12023): Found entity 1: altsyncram_vc81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fpf.tdf
    Info (12023): Found entity 1: cntr_fpf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf
    Info (12023): Found entity 1: cmpr_hfc
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|lpm_add_sub:Add8"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|lpm_add_sub:Add8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hui.tdf
    Info (12023): Found entity 1: add_sub_hui
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17026): Resynthesizing 12 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 71 WYSIWYG logic cells and I/Os untouched
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (13086): Performing gate-level register retiming
Info (13093): Not allowed to move 1472 registers
    Info (13094): Not allowed to move at least 12 registers because they are in a sequence of registers directly fed by input pins
    Info (13095): Not allowed to move at least 94 registers because they feed output pins directly
    Info (13098): Not allowed to move at least 143 registers because they are fed by registers in a different clock domain
    Info (13099): Not allowed to move at least 439 registers because they feed registers in a different clock domain
    Info (13100): Not allowed to move at least 4 registers because they feed clock or asynchronous control signals of other registers
    Info (13101): Not allowed to move at least 559 registers due to user assignments
    Info (13102): Not allowed to move at least 221 registers due to timing assignments
Info (13089): The Quartus II software applied gate-level register retiming to 1 clock domains
    Info (13092): The Quartus II software applied gate-level register retiming to clock "enet_rx_clk": created 6 new registers, removed 2 registers, left 717 registers untouched
Info (17049): 551 registers lost all their fanouts during netlist optimizations. The first 551 are displayed below.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[32]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[33]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[64]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[64]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[96]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[65]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[65]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[97]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[66]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[67]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[68]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[69]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[70]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[71]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[72]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[73]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[74]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[75]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[76]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[77]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[78]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[79]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[80]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[81]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[82]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[83]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[84]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[85]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[86]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[87]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[88]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[89]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[90]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[91]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[92]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[93]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[94]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[95]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[208]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[209]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[210]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[211]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[212]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[213]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[214]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[215]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[216]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[217]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[218]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[219]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[220]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[221]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[222]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[223]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[32]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[33]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[34]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[35]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[36]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[37]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[38]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[39]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[40]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[41]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[42]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[43]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[44]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[45]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[46]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[47]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[48]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[49]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[50]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[51]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[52]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[53]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[54]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[55]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[56]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[57]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[58]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[59]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[60]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[61]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[62]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[63]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[208]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[209]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[210]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[211]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[212]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[213]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[214]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[215]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[216]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[217]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[218]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[219]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[220]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[221]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[222]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[223]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_sop32" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|frm_type32[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|frm_type32[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|frm_type32[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|frm_type32[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_add_reg" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_bcast" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_ucast" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_mcast" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_vlan" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan_wait" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_sgdma_rx_descriptor_read_granted_slave_descriptor_memory_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_sgdma_rx_descriptor_write_granted_slave_descriptor_memory_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_sgdma_tx_descriptor_read_granted_slave_descriptor_memory_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_sgdma_tx_descriptor_write_granted_slave_descriptor_memory_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_cpu_data_master_granted_slave_descriptor_memory_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_saved_chosen_master_vector[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~7" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~15" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~16" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~17" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~18" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state~8" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state~9" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|state~8" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|state~9" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|state~8" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|state~9" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~18" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~19" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~20" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~21" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1|dreg[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1|dreg[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1|din_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_idle" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_sfd" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_frm" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_end_frm" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|m_write_address[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|m_write_address[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|m_write_address[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|m_write_address[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|write_command_data_reg[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|write_command_data_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|write_command_data_reg[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|write_command_data_reg[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|read_command_data_reg[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|read_command_data_reg[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|read_command_data_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|read_command_data_reg[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber|write_command_data[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber|write_command_data[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber|write_command_data[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber|write_command_data[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber|read_command_data[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber|read_command_data[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber|read_command_data[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber|read_command_data[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[95]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[94]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[93]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[92]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[95]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[94]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[93]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[92]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[127]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[126]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[125]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[124]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[60]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[61]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[62]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[63]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[92]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[93]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[94]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[95]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[124]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[125]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[126]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[127]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_length_error" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|rd_b_wptr[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[0]" lost all its fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 12 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000     clkin_50
    Info (332111):  400.000 enet_gtx_clk_2p5
    Info (332111):   40.000 enet_gtx_clk_25
    Info (332111):    8.000 enet_gtx_clk_125
    Info (332111):    8.000  enet_rx_clk
    Info (332111):  400.000   tx_clk_2p5
    Info (332111):   40.000    tx_clk_25
    Info (332111):    8.000   tx_clk_125
    Info (332111):    8.000 tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   40.000 tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):  400.000 tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:18
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (13086): Performing gate-level register retiming
Info (13093): Not allowed to move 27 registers
    Info (13094): Not allowed to move at least 1 registers because they are in a sequence of registers directly fed by input pins
    Info (13095): Not allowed to move at least 26 registers because they feed output pins directly
Info (13089): The Quartus II software applied gate-level register retiming to 0 clock domains
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:01
Info (144001): Generated suppressed messages file /build/arc/execute/dir_24706/_0/regtest/devkits/c3_3c120_dev/board_update_portal/bup_3c120_fpga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "tx_clk_pll:tx_clk_inst|altpll:altpll_component|tx_clk_pll_altpll:auto_generated|pll1"
Info (21057): Implemented 12681 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 57 output pins
    Info (21060): Implemented 41 bidirectional pins
    Info (21061): Implemented 12080 logic cells
    Info (21064): Implemented 480 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 218 warnings
    Info: Peak virtual memory: 785 megabytes
    Info: Processing ended: Mon Oct 31 02:21:06 2011
    Info: Elapsed time: 00:02:42
    Info: Total CPU time (on all processors): 00:02:15
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 11.1 Build 171 10/19/2011 SJ Full Version
    Info: Processing started: Mon Oct 31 02:21:08 2011
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off bup_3c120_fpga -c bup_3c120_fpga
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device EP3C120F780C7 for design "bup_3c120_fpga"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "tx_clk_pll:tx_clk_inst|altpll:altpll_component|tx_clk_pll_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for tx_clk_pll:tx_clk_inst|altpll:altpll_component|tx_clk_pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for tx_clk_pll:tx_clk_inst|altpll:altpll_component|tx_clk_pll_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 1, clock division of 20, and phase shift of 0 degrees (0 ps) for tx_clk_pll:tx_clk_inst|altpll:altpll_component|tx_clk_pll_altpll:auto_generated|wire_pll1_clk[2] port
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C40F780C7 is compatible
    Info (176445): Device EP3C40F780I7 is compatible
    Info (176445): Device EP3C55F780C7 is compatible
    Info (176445): Device EP3C55F780I7 is compatible
    Info (176445): Device EP3C80F780C7 is compatible
    Info (176445): Device EP3C80F780I7 is compatible
    Info (176445): Device EP3C120F780I7 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity altera_tse_reset_synchronizer
        Info (332166):  set_false_path -to [get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*|aclr]; set_false_path -to [get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*|clrn] 
        Info (332166):  set_false_path -to [get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*|aclr]; set_false_path -to [get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*|clrn] 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332173): Ignored filter: *altera_tse_reset_synchronizer_chain*|aclr could not be matched with a pin
Warning (332048): Ignored set_false_path: Argument <to> is an empty collection
Warning (332048): Ignored set_false_path: Argument <to> is an empty collection
Info (332104): Reading SDC File: 'bup_3c120_fpga.sdc'
Info (332110): Deriving PLL Clocks
    Info (332110): create_generated_clock -source {tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]} {tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]} {tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 20 -duty_cycle 50.00 -name {tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]} {tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info (332104): Reading SDC File: 'cpu.sdc'
Info (332104): Reading SDC File: 'tse_mac_constraints.sdc'
Warning (332174): Ignored filter at tse_mac_constraints.sdc(155): clk could not be matched with a port
Warning (332049): Ignored create_clock at tse_mac_constraints.sdc(155): Argument <targets> is an empty collection
    Info (332050): create_clock -period "$DEFAULT_SYSTEM_CLOCK_SPEED" -name altera_tse_${CLK}_$TO_THE_VARIATION_NAME [ get_ports  $CLK]
Warning (332174): Ignored filter at tse_mac_constraints.sdc(158): ff_tx_clk could not be matched with a port
Warning (332049): Ignored create_clock at tse_mac_constraints.sdc(158): Argument <targets> is an empty collection
    Info (332050): create_clock -period "$FIFO_CLOCK_FREQUENCY" -name altera_tse_${FF_TX_CLK}_$TO_THE_VARIATION_NAME [ get_ports $FF_TX_CLK]
Warning (332174): Ignored filter at tse_mac_constraints.sdc(159): ff_rx_clk could not be matched with a port
Warning (332049): Ignored create_clock at tse_mac_constraints.sdc(159): Argument <targets> is an empty collection
    Info (332050): create_clock -period "$FIFO_CLOCK_FREQUENCY" -name altera_tse_${FF_RX_CLK}_$TO_THE_VARIATION_NAME [ get_ports $FF_RX_CLK]
Warning (332174): Ignored filter at tse_mac_constraints.sdc(162): tx_clk could not be matched with a port
Warning (332049): Ignored create_clock at tse_mac_constraints.sdc(162): Argument <targets> is an empty collection
    Info (332050): create_clock -period "$TSE_CLOCK_FREQUENCY" -name altera_tse_${TX_CLK}_$TO_THE_VARIATION_NAME [ get_ports $TX_CLK]
Warning (332174): Ignored filter at tse_mac_constraints.sdc(163): rx_clk could not be matched with a port
Warning (332049): Ignored create_clock at tse_mac_constraints.sdc(163): Argument <targets> is an empty collection
    Info (332050): create_clock -period "$TSE_CLOCK_FREQUENCY" -name altera_tse_${RX_CLK}_$TO_THE_VARIATION_NAME [ get_ports $RX_CLK]
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {enet_gtx_clk_125}] -setup 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {enet_gtx_clk_125}] -setup 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {enet_gtx_clk_125}] -setup 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {enet_gtx_clk_125}] -setup 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {enet_gtx_clk_125}] -hold 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {enet_gtx_clk_125}] -hold 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {enet_gtx_clk_125}] -hold 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {enet_gtx_clk_125}] -hold 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {enet_gtx_clk_25}] -setup 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {enet_gtx_clk_25}] -setup 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {enet_gtx_clk_25}] -setup 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {enet_gtx_clk_25}] -setup 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {enet_gtx_clk_25}] -hold 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {enet_gtx_clk_25}] -hold 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {enet_gtx_clk_25}] -hold 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {enet_gtx_clk_25}] -hold 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {enet_gtx_clk_2p5}] -setup 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {enet_gtx_clk_2p5}] -setup 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {enet_gtx_clk_2p5}] -setup 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {enet_gtx_clk_2p5}] -setup 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {enet_gtx_clk_2p5}] -hold 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {enet_gtx_clk_2p5}] -hold 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {enet_gtx_clk_2p5}] -hold 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {enet_gtx_clk_2p5}] -hold 0.100
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 12 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000     clkin_50
    Info (332111):  400.000 enet_gtx_clk_2p5
    Info (332111):   40.000 enet_gtx_clk_25
    Info (332111):    8.000 enet_gtx_clk_125
    Info (332111):    8.000  enet_rx_clk
    Info (332111):  400.000   tx_clk_2p5
    Info (332111):   40.000    tx_clk_25
    Info (332111):    8.000   tx_clk_125
    Info (332111):    8.000 tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   40.000 tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):  400.000 tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]
Info (176353): Automatically promoted node clkin_50~input (placed in PIN AH15 (CLK12, DIFFCLK_7n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[3]
        Info (176357): Destination node bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[25]
Info (176353): Automatically promoted node tx_clk_pll:tx_clk_inst|altpll:altpll_component|tx_clk_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node tx_clk_pll:tx_clk_inst|altpll:altpll_component|tx_clk_pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node tx_clk_pll:tx_clk_inst|altpll:altpll_component|tx_clk_pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C2 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node tx_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node enet_rx_clk~input (placed in PIN B14 (CLK11, DIFFCLK_4p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~1
        Info (176357): Destination node bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch~0
Info (176353): Automatically promoted node bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|reset_n 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|reset_n 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end[1]~10
Info (176353): Automatically promoted node bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|out_valid~3
        Info (176357): Destination node bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|resetn_ff_rx_clk~0
Info (176466): Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing
    Info (176467): Node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated|input_cell_h[0]" is constrained to location LAB_X1_Y8_N0 to improve DDIO timing
    Info (176467): Node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated|input_cell_l[0]" is constrained to location LAB_X1_Y8_N0 to improve DDIO timing
    Info (176467): Node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated|input_latch_l[0]" is constrained to location LAB_X1_Y8_N0 to improve DDIO timing
    Info (176467): Node "enet_rx_dv~input" is constrained to location IOIBUF_X0_Y8_N22 to improve DDIO timing
    Info (176467): Node "enet_rx_dv" is constrained to location PIN AB4 to improve DDIO timing
    Info (176467): Node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_h[2]" is constrained to location LAB_X1_Y12_N0 to improve DDIO timing
    Info (176467): Node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_l[2]" is constrained to location LAB_X1_Y12_N0 to improve DDIO timing
    Info (176467): Node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_latch_l[2]" is constrained to location LAB_X1_Y12_N0 to improve DDIO timing
    Info (176467): Node "enet_rxd[2]~input" is constrained to location IOIBUF_X0_Y12_N22 to improve DDIO timing
    Info (176467): Node "enet_rxd[2]" is constrained to location PIN W7 to improve DDIO timing
    Info (176467): Node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_h[1]" is constrained to location LAB_X1_Y10_N0 to improve DDIO timing
    Info (176467): Node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_l[1]" is constrained to location LAB_X1_Y10_N0 to improve DDIO timing
    Info (176467): Node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_latch_l[1]" is constrained to location LAB_X1_Y10_N0 to improve DDIO timing
    Info (176467): Node "enet_rxd[1]~input" is constrained to location IOIBUF_X0_Y10_N15 to improve DDIO timing
    Info (176467): Node "enet_rxd[1]" is constrained to location PIN AA6 to improve DDIO timing
    Info (176467): Node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_h[3]" is constrained to location LAB_X1_Y13_N0 to improve DDIO timing
    Info (176467): Node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_l[3]" is constrained to location LAB_X1_Y13_N0 to improve DDIO timing
    Info (176467): Node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_latch_l[3]" is constrained to location LAB_X1_Y13_N0 to improve DDIO timing
    Info (176467): Node "enet_rxd[3]~input" is constrained to location IOIBUF_X0_Y13_N8 to improve DDIO timing
    Info (176467): Node "enet_rxd[3]" is constrained to location PIN Y6 to improve DDIO timing
    Info (176467): Node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_h[0]" is constrained to location LAB_X1_Y11_N0 to improve DDIO timing
    Info (176467): Node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_l[0]" is constrained to location LAB_X1_Y11_N0 to improve DDIO timing
    Info (176467): Node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_latch_l[0]" is constrained to location LAB_X1_Y11_N0 to improve DDIO timing
    Info (176467): Node "enet_rxd[0]~input" is constrained to location IOIBUF_X0_Y11_N15 to improve DDIO timing
    Info (176467): Node "enet_rxd[0]" is constrained to location PIN W8 to improve DDIO timing
Info (176233): Starting register packing
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "d1_in_a_write_cycle" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 10 registers into blocks of type EC
    Extra Info (176218): Packed 16 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 32 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 100 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 47 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm automatic asynchronous signal pipelining
Info (128016): Automatic asynchronous signal pipelining - Evaluation Phase
    Info (128017): Asynchronous signal |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|reset_n~clkctrl
        Info (128019): Signal not critical. No action is required
    Info (128017): Asynchronous signal |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|reset_n~clkctrl
        Info (128019): Signal not critical. No action is required
    Info (128017): Asynchronous signal |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out~clkctrl
        Info (128019): Signal not critical. No action is required
    Info (128017): Asynchronous signal |bup_3c120_fpga|sld_hub:auto_hub|clr_reg
        Info (128019): Signal not critical. No action is required
    Info (128017): Asynchronous signal |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl
        Info (128019): Signal not critical. No action is required
    Info (128017): Asynchronous signal |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[0]~clkctrl
        Info (128019): Signal not critical. No action is required
    Info (128017): Asynchronous signal |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[0]~clkctrl
        Info (128019): Signal not critical. No action is required
    Info (128017): Asynchronous signal |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]~clkctrl
        Info (128019): Signal not critical. No action is required
    Info (128017): Asynchronous signal |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[0]~clkctrl
        Info (128019): Signal not critical. No action is required
    Info (128017): Asynchronous signal |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|reset_n_sources~0
        Info (128019): Signal not critical. No action is required
    Info (128017): Asynchronous signal |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|resetn_ff_rx_clk~0
        Info (128019): Signal not critical. No action is required
    Info (128017): Asynchronous signal |bup_3c120_fpga|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]
        Info (128019): Signal not critical. No action is required
    Info (128017): Asynchronous signal |bup_3c120_fpga|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
        Info (128019): Signal not critical. No action is required
    Info (128017): Asynchronous signal |bup_3c120_fpga|sld_hub:auto_hub|virtual_ir_scan_reg
        Info (128019): Signal not critical. No action is required
    Info (128018): Found 14 asynchronous signals of which 0 will be pipelined
Info (128005): Physical synthesis algorithm automatic asynchronous signal pipelining complete
Info (128001): Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:06
Warning (15709): Ignored I/O standard assignments to the following nodes
    Warning (15710): Ignored I/O standard assignment to node "enet_led_link1000"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "enet_led_link1000" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fsa" is assigned to location or region, but does not exist in design
    Warning (15706): Node "fsd" is assigned to location or region, but does not exist in design
    Warning (15706): Node "user_led" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:25
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:08
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:48
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm automatic asynchronous signal pipelining
Info (128027): Automatic asynchronous signal pipelining - Execution Phase
Info (128005): Physical synthesis algorithm automatic asynchronous signal pipelining complete
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm logic and register replication
Info (128003): Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed CPU time is 00:03:09
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 0.21 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36
Info (170194): Fitter routing operations ending: elapsed time is 00:02:41
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file /build/arc/execute/dir_24706/_0/regtest/devkits/c3_3c120_dev/board_update_portal/bup_3c120_fpga.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 1070 megabytes
    Info: Processing ended: Mon Oct 31 02:28:49 2011
    Info: Elapsed time: 00:07:41
    Info: Total CPU time (on all processors): 00:09:05
Warning (125092): Tcl Script File ddr_o.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ddr_o.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 171 10/19/2011 SJ Full Version
    Info: Processing started: Mon Oct 31 02:28:50 2011
Info: Command: quartus_sta bup_3c120_fpga -c bup_3c120_fpga
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 11.1 Build 171 10/19/2011 SJ Full Version
    Info: Processing started: Mon Oct 31 02:28:50 2011
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off bup_3c120_fpga -c bup_3c120_fpga
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity altera_tse_reset_synchronizer
        Info (332166):  set_false_path -to [get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*|aclr]; set_false_path -to [get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*|clrn] 
        Info (332166):  set_false_path -to [get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*|aclr]; set_false_path -to [get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*|clrn] 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *altera_tse_reset_synchronizer_chain*|aclr could not be matched with a pin
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is an empty collection
    Info (332050): read_sdc
Info (332104): Reading SDC File: 'bup_3c120_fpga.sdc'
Info (332110): Deriving PLL Clocks
    Info (332110): create_generated_clock -source {tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]} {tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]} {tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 20 -duty_cycle 50.00 -name {tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]} {tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info (332104): Reading SDC File: 'cpu.sdc'
Info (332104): Reading SDC File: 'tse_mac_constraints.sdc'
Warning (332174): Ignored filter at tse_mac_constraints.sdc(155): clk could not be matched with a port
Warning (332049): Ignored create_clock at tse_mac_constraints.sdc(155): Argument <targets> is an empty collection
    Info (332050): create_clock -period "$DEFAULT_SYSTEM_CLOCK_SPEED" -name altera_tse_${CLK}_$TO_THE_VARIATION_NAME [ get_ports  $CLK]
Warning (332174): Ignored filter at tse_mac_constraints.sdc(158): ff_tx_clk could not be matched with a port
Warning (332049): Ignored create_clock at tse_mac_constraints.sdc(158): Argument <targets> is an empty collection
    Info (332050): create_clock -period "$FIFO_CLOCK_FREQUENCY" -name altera_tse_${FF_TX_CLK}_$TO_THE_VARIATION_NAME [ get_ports $FF_TX_CLK]
Warning (332174): Ignored filter at tse_mac_constraints.sdc(159): ff_rx_clk could not be matched with a port
Warning (332049): Ignored create_clock at tse_mac_constraints.sdc(159): Argument <targets> is an empty collection
    Info (332050): create_clock -period "$FIFO_CLOCK_FREQUENCY" -name altera_tse_${FF_RX_CLK}_$TO_THE_VARIATION_NAME [ get_ports $FF_RX_CLK]
Warning (332174): Ignored filter at tse_mac_constraints.sdc(162): tx_clk could not be matched with a port
Warning (332049): Ignored create_clock at tse_mac_constraints.sdc(162): Argument <targets> is an empty collection
    Info (332050): create_clock -period "$TSE_CLOCK_FREQUENCY" -name altera_tse_${TX_CLK}_$TO_THE_VARIATION_NAME [ get_ports $TX_CLK]
Warning (332174): Ignored filter at tse_mac_constraints.sdc(163): rx_clk could not be matched with a port
Warning (332049): Ignored create_clock at tse_mac_constraints.sdc(163): Argument <targets> is an empty collection
    Info (332050): create_clock -period "$TSE_CLOCK_FREQUENCY" -name altera_tse_${RX_CLK}_$TO_THE_VARIATION_NAME [ get_ports $RX_CLK]
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {tx_clk_125}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {tx_clk_125}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {tx_clk_125}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {tx_clk_125}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {tx_clk_125}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {tx_clk_125}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {tx_clk_125}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {tx_clk_125}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {enet_gtx_clk_125}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {enet_gtx_clk_125}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {enet_gtx_clk_125}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {enet_gtx_clk_125}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {enet_gtx_clk_125}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {enet_gtx_clk_125}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {enet_gtx_clk_125}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {enet_gtx_clk_125}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {tx_clk_25}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {tx_clk_25}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {tx_clk_25}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {tx_clk_25}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {tx_clk_25}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {tx_clk_25}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {tx_clk_25}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {tx_clk_25}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {enet_gtx_clk_25}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {enet_gtx_clk_25}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {enet_gtx_clk_25}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {enet_gtx_clk_25}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {enet_gtx_clk_25}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {enet_gtx_clk_25}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {enet_gtx_clk_25}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {enet_gtx_clk_25}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {tx_clk_2p5}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {tx_clk_2p5}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {tx_clk_2p5}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {tx_clk_2p5}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {tx_clk_2p5}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {tx_clk_2p5}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {tx_clk_2p5}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {tx_clk_2p5}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {enet_gtx_clk_2p5}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {enet_gtx_clk_2p5}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {enet_gtx_clk_2p5}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {enet_gtx_clk_2p5}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {enet_gtx_clk_2p5}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {enet_gtx_clk_2p5}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {enet_gtx_clk_2p5}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {enet_gtx_clk_2p5}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {enet_rx_clk}] -rise_to [get_clocks {enet_rx_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {enet_rx_clk}] -fall_to [get_clocks {enet_rx_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {enet_rx_clk}] -rise_to [get_clocks {enet_rx_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {enet_rx_clk}] -fall_to [get_clocks {enet_rx_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {enet_rx_clk}] -rise_to [get_clocks {enet_rx_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {enet_rx_clk}] -fall_to [get_clocks {enet_rx_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {enet_rx_clk}] -rise_to [get_clocks {enet_rx_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {enet_rx_clk}] -fall_to [get_clocks {enet_rx_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clkin_50}] -rise_to [get_clocks {clkin_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clkin_50}] -fall_to [get_clocks {clkin_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clkin_50}] -rise_to [get_clocks {clkin_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clkin_50}] -fall_to [get_clocks {clkin_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clkin_50}] -rise_to [get_clocks {clkin_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clkin_50}] -fall_to [get_clocks {clkin_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clkin_50}] -rise_to [get_clocks {clkin_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clkin_50}] -fall_to [get_clocks {clkin_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.149
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.149         0.000 tx_clk_125 
    Info (332119):     2.097         0.000 n/a 
    Info (332119):     2.665         0.000 clkin_50 
    Info (332119):     2.708         0.000 enet_rx_clk 
    Info (332119):     3.464         0.000 tx_clk_25 
    Info (332119):     3.464         0.000 tx_clk_2p5 
    Info (332119):     8.622         0.000 enet_gtx_clk_125 
    Info (332119):    12.133         0.000 altera_reserved_tck 
    Info (332119):    40.622         0.000 enet_gtx_clk_25 
    Info (332119):   400.622         0.000 enet_gtx_clk_2p5 
Info (332146): Worst-case hold slack is 0.277
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.277         0.000 clkin_50 
    Info (332119):     0.387         0.000 tx_clk_125 
    Info (332119):     0.387         0.000 tx_clk_25 
    Info (332119):     0.387         0.000 tx_clk_2p5 
    Info (332119):     0.403         0.000 altera_reserved_tck 
    Info (332119):     0.516         0.000 enet_gtx_clk_125 
    Info (332119):     1.362         0.000 enet_rx_clk 
    Info (332119):     3.792         0.000 n/a 
    Info (332119):    16.485         0.000 enet_gtx_clk_25 
    Info (332119):   196.487         0.000 enet_gtx_clk_2p5 
Info (332146): Worst-case recovery slack is 3.076
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.076         0.000 enet_rx_clk 
    Info (332119):     3.572         0.000 tx_clk_125 
    Info (332119):     4.534         0.000 clkin_50 
    Info (332119):    35.572         0.000 tx_clk_25 
    Info (332119):    47.959         0.000 altera_reserved_tck 
    Info (332119):   395.572         0.000 tx_clk_2p5 
Info (332146): Worst-case removal slack is 1.056
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.056         0.000 altera_reserved_tck 
    Info (332119):     2.028         0.000 clkin_50 
    Info (332119):     2.432         0.000 tx_clk_125 
    Info (332119):     2.432         0.000 tx_clk_25 
    Info (332119):     2.432         0.000 tx_clk_2p5 
Info (332146): Worst-case minimum pulse width slack is 3.582
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.582         0.000 enet_rx_clk 
    Info (332119):     3.688         0.000 tx_clk_125 
    Info (332119):     3.790         0.000 enet_gtx_clk_125 
    Info (332119):     3.959         0.000 tx_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.510         0.000 clkin_50 
    Info (332119):    19.657         0.000 tx_clk_25 
    Info (332119):    19.928         0.000 tx_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    35.790         0.000 enet_gtx_clk_25 
    Info (332119):    49.624         0.000 altera_reserved_tck 
    Info (332119):   199.659         0.000 tx_clk_2p5 
    Info (332119):   199.930         0.000 tx_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   395.790         0.000 enet_gtx_clk_2p5 
Info (332114): Report Metastability: Found 117 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 117
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.567 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.149
    Info (332115): -to_clock [get_clocks {tx_clk_125}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.149 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1|dreg[1]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]
    Info (332115): Launch Clock : tx_clk_125
    Info (332115): Latch Clock  : tx_clk_125
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.736      3.736  R        clock network delay
    Info (332115):      3.968      0.232     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1|dreg[1]
    Info (332115):      3.968      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|U_SYNC_1|dreg[1]|q
    Info (332115):      4.818      0.850 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~0|datab
    Info (332115):      5.204      0.386 FR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~0|combout
    Info (332115):      5.408      0.204 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~2|datad
    Info (332115):      5.563      0.155 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~2|combout
    Info (332115):      5.820      0.257 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|always10~4|datab
    Info (332115):      6.254      0.434 RF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|always10~4|combout
    Info (332115):      6.699      0.445 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|U_RETR|Selector5~2|datad
    Info (332115):      6.824      0.125 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|U_RETR|Selector5~2|combout
    Info (332115):      7.052      0.228 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|U_RETR|Selector5~3|datad
    Info (332115):      7.177      0.125 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|U_RETR|Selector5~3|combout
    Info (332115):      7.468      0.291 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|U_RETR|always10~0|datab
    Info (332115):      7.872      0.404 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|U_RETR|always10~0|combout
    Info (332115):      8.282      0.410 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|tx_rden~4|datad
    Info (332115):      8.432      0.150 FR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|tx_rden~4|combout
    Info (332115):      8.682      0.250 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|always5~0_Duplicate|datac
    Info (332115):      8.969      0.287 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|always5~0_Duplicate|combout
    Info (332115):      9.774      0.805 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[3]|ena
    Info (332115):     10.482      0.708 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.000      8.000           latch edge time
    Info (332115):     11.069      3.069  R        clock network delay
    Info (332115):     11.643      0.574           clock pessimism
    Info (332115):     11.613     -0.030           clock uncertainty
    Info (332115):     11.631      0.018     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :    10.482
    Info (332115): Data Required Time :    11.631
    Info (332115): Slack              :     1.149 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.097
    Info (332115): -to_clock n/a
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.097 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[15]
    Info (332115): To Node      : fsd[15]
    Info (332115): Launch Clock : clkin_50
    Info (332115): Latch Clock  : n/a
    Info (332115): Max Delay Exception      : 10.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.289      3.289  R        clock network delay
    Info (332115):      3.500      0.211     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[15]
    Info (332115):      3.698      0.198 FF  CELL  bup_3c120_fpga_sopc_inst|the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[15]|q
    Info (332115):      3.698      0.000 FF    IC  fsd[15]~output|i
    Info (332115):      7.903      4.205 FF  CELL  fsd[15]~output|o
    Info (332115):      7.903      0.000 FF  CELL  fsd[15]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     10.000      0.000  R        clock network delay
    Info (332115):     10.000      0.000  F  oExt  fsd[15]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.903
    Info (332115): Data Required Time :    10.000
    Info (332115): Slack              :     2.097 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.665
    Info (332115): -to_clock [get_clocks {clkin_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.665 
    Info (332115): ===================================================================
    Info (332115): From Node    : enet_mdio
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[0]
    Info (332115): Launch Clock : n/a
    Info (332115): Latch Clock  : clkin_50
    Info (332115): Max Delay Exception      : 6.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  F  iExt  enet_mdio
    Info (332115):      0.000      0.000 FF    IC  enet_mdio~input|i
    Info (332115):      0.864      0.864 FF  CELL  enet_mdio~input|o
    Info (332115):      6.155      5.291 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MDIO|U_MDIO|reg_data_rd[0]~feeder|datac
    Info (332115):      6.436      0.281 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MDIO|U_MDIO|reg_data_rd[0]~feeder|combout
    Info (332115):      6.436      0.000 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MDIO|U_MDIO|reg_data_rd[0]|d
    Info (332115):      6.540      0.104 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      6.000      6.000           latch edge time
    Info (332115):      9.187      3.187  R        clock network delay
    Info (332115):      9.205      0.018     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.540
    Info (332115): Data Required Time :     9.205
    Info (332115): Slack              :     2.665 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.708
    Info (332115): -to_clock [get_clocks {enet_rx_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.708 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|mac_data_reg[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|addr_match5
    Info (332115): Launch Clock : enet_rx_clk
    Info (332115): Latch Clock  : enet_rx_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.302      3.302  R        clock network delay
    Info (332115):      3.534      0.232     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|mac_data_reg[0]
    Info (332115):      3.534      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|mac_data_reg[0]|q
    Info (332115):      4.975      1.441 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|Equal21~0|datac
    Info (332115):      5.256      0.281 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|Equal21~0|combout
    Info (332115):      5.523      0.267 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|Equal21~4|datab
    Info (332115):      5.873      0.350 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|Equal21~4|combout
    Info (332115):      6.804      0.931 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|always3~2|dataa
    Info (332115):      7.228      0.424 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|always3~2|combout
    Info (332115):      8.283      1.055 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|always3~3|datad
    Info (332115):      8.408      0.125 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|always3~3|combout
    Info (332115):      8.408      0.000 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|addr_match5|d
    Info (332115):      8.512      0.104 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|addr_match5
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.000      8.000           latch edge time
    Info (332115):     11.191      3.191  R        clock network delay
    Info (332115):     11.222      0.031           clock pessimism
    Info (332115):     11.202     -0.020           clock uncertainty
    Info (332115):     11.220      0.018     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|addr_match5
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.512
    Info (332115): Data Required Time :    11.220
    Info (332115): Slack              :     2.708 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.464
    Info (332115): -to_clock [get_clocks {tx_clk_25}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.464 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden~_Duplicate_1
    Info (332115): Launch Clock : tx_clk_25
    Info (332115): Latch Clock  : tx_clk_25
    Info (332115): Max Delay Exception      : 7.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.149      4.149  R        clock network delay
    Info (332115):      4.381      0.232     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[0]
    Info (332115):      4.381      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|eop_sft[0]|q
    Info (332115):      4.783      0.402 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|tx_eop_int~0|datad
    Info (332115):      4.908      0.125 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|tx_eop_int~0|combout
    Info (332115):      5.177      0.269 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~2|datab
    Info (332115):      5.545      0.368 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~2|combout
    Info (332115):      6.232      0.687 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|always10~2|datac
    Info (332115):      6.493      0.261 FR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|always10~2|combout
    Info (332115):      7.187      0.694 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|tx_rden~_Duplicate|asdata
    Info (332115):      7.593      0.406 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden~_Duplicate_1
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      7.000      7.000           latch edge time
    Info (332115):     10.439      3.439  R        clock network delay
    Info (332115):     11.069      0.630           clock pessimism
    Info (332115):     11.039     -0.030           clock uncertainty
    Info (332115):     11.057      0.018     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden~_Duplicate_1
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.593
    Info (332115): Data Required Time :    11.057
    Info (332115): Slack              :     3.464 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.464
    Info (332115): -to_clock [get_clocks {tx_clk_2p5}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.464 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden~_Duplicate_1
    Info (332115): Launch Clock : tx_clk_2p5
    Info (332115): Latch Clock  : tx_clk_2p5
    Info (332115): Max Delay Exception      : 7.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.816      3.816  R        clock network delay
    Info (332115):      4.048      0.232     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[0]
    Info (332115):      4.048      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|eop_sft[0]|q
    Info (332115):      4.450      0.402 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|tx_eop_int~0|datad
    Info (332115):      4.575      0.125 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|tx_eop_int~0|combout
    Info (332115):      4.844      0.269 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~2|datab
    Info (332115):      5.212      0.368 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~2|combout
    Info (332115):      5.899      0.687 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|always10~2|datac
    Info (332115):      6.160      0.261 FR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|always10~2|combout
    Info (332115):      6.854      0.694 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|tx_rden~_Duplicate|asdata
    Info (332115):      7.260      0.406 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden~_Duplicate_1
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      7.000      7.000           latch edge time
    Info (332115):     10.193      3.193  R        clock network delay
    Info (332115):     10.736      0.543           clock pessimism
    Info (332115):     10.706     -0.030           clock uncertainty
    Info (332115):     10.724      0.018     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden~_Duplicate_1
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.260
    Info (332115): Data Required Time :    10.724
    Info (332115): Slack              :     3.464 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.622
    Info (332115): -to_clock [get_clocks {enet_gtx_clk_125}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 8.622 
    Info (332115): ===================================================================
    Info (332115): From Node    : tx_clk|combout
    Info (332115): To Node      : enet_txd[1]
    Info (332115): Launch Clock : tx_clk_125
    Info (332115): Latch Clock  : enet_gtx_clk_125
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.689      0.689  R        clock network delay
    Info (332115):      1.608      0.919 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332115):      1.608      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332115):      3.097      1.489 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|muxsel
    Info (332115):      4.090      0.993 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|dataout
    Info (332115):      4.090      0.000 RR    IC  enet_txd[1]~output|i
    Info (332115):      7.434      3.344 RR  CELL  enet_txd[1]~output|o
    Info (332115):      7.434      0.000 RR  CELL  enet_txd[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.000      8.000           latch edge time
    Info (332115):     14.804      6.804  R        clock network delay
    Info (332115):     15.341      0.537           clock pessimism
    Info (332115):     15.231     -0.110           clock uncertainty
    Info (332115):     16.056      0.825  R  oExt  enet_txd[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.434
    Info (332115): Data Required Time :    16.056
    Info (332115): Slack              :     8.622 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.133
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 12.133 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_reserved_tms
    Info (332115): To Node      : sld_hub:auto_hub|node_ena[1]~reg0
    Info (332115): Launch Clock : n/a
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  F  iExt  altera_reserved_tms
    Info (332115):      0.000      0.000 FF    IC  altera_reserved_tms~input|i
    Info (332115):      0.854      0.854 FF  CELL  altera_reserved_tms~input|o
    Info (332115):      0.854      0.000 FF    IC  altera_internal_jtag|tms
    Info (332115):      6.520      5.666 FF  CELL  altera_internal_jtag|tmsutap
    Info (332115):      8.868      2.348 FF    IC  auto_hub|node_ena_proc~1|dataa
    Info (332115):      9.222      0.354 FF  CELL  auto_hub|node_ena_proc~1|combout
    Info (332115):      9.955      0.733 FF    IC  auto_hub|node_ena~2|datab
    Info (332115):     10.378      0.423 FR  CELL  auto_hub|node_ena~2|combout
    Info (332115):     10.581      0.203 RR    IC  auto_hub|node_ena~3|datad
    Info (332115):     10.736      0.155 RR  CELL  auto_hub|node_ena~3|combout
    Info (332115):     11.430      0.694 RR    IC  auto_hub|node_ena[1]~reg0|ena
    Info (332115):     12.138      0.708 RR  CELL  sld_hub:auto_hub|node_ena[1]~reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     24.253      4.253  R        clock network delay
    Info (332115):     24.271      0.018     uTsu  sld_hub:auto_hub|node_ena[1]~reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :    12.138
    Info (332115): Data Required Time :    24.271
    Info (332115): Slack              :    12.133 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 40.622
    Info (332115): -to_clock [get_clocks {enet_gtx_clk_25}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 40.622 
    Info (332115): ===================================================================
    Info (332115): From Node    : tx_clk|combout
    Info (332115): To Node      : enet_txd[1]
    Info (332115): Launch Clock : tx_clk_25
    Info (332115): Latch Clock  : enet_gtx_clk_25
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.101      1.101  R        clock network delay
    Info (332115):      2.020      0.919 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332115):      2.020      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332115):      3.509      1.489 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|muxsel
    Info (332115):      4.502      0.993 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|dataout
    Info (332115):      4.502      0.000 RR    IC  enet_txd[1]~output|i
    Info (332115):      7.846      3.344 RR  CELL  enet_txd[1]~output|o
    Info (332115):      7.846      0.000 RR  CELL  enet_txd[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     47.184      7.184  R        clock network delay
    Info (332115):     47.753      0.569           clock pessimism
    Info (332115):     47.643     -0.110           clock uncertainty
    Info (332115):     48.468      0.825  R  oExt  enet_txd[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.846
    Info (332115): Data Required Time :    48.468
    Info (332115): Slack              :    40.622 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 400.622
    Info (332115): -to_clock [get_clocks {enet_gtx_clk_2p5}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 400.622 
    Info (332115): ===================================================================
    Info (332115): From Node    : tx_clk|combout
    Info (332115): To Node      : enet_txd[1]
    Info (332115): Launch Clock : tx_clk_2p5
    Info (332115): Latch Clock  : enet_gtx_clk_2p5
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.768      0.768  R        clock network delay
    Info (332115):      1.687      0.919 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332115):      1.687      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332115):      3.176      1.489 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|muxsel
    Info (332115):      4.169      0.993 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|dataout
    Info (332115):      4.169      0.000 RR    IC  enet_txd[1]~output|i
    Info (332115):      7.513      3.344 RR  CELL  enet_txd[1]~output|o
    Info (332115):      7.513      0.000 RR  CELL  enet_txd[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    400.000    400.000           latch edge time
    Info (332115):    406.938      6.938  R        clock network delay
    Info (332115):    407.420      0.482           clock pessimism
    Info (332115):    407.310     -0.110           clock uncertainty
    Info (332115):    408.135      0.825  R  oExt  enet_txd[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.513
    Info (332115): Data Required Time :   408.135
    Info (332115): Slack              :   400.622 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.277
    Info (332115): -to_clock [get_clocks {clkin_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.277 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|received_data_counter[15]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : clkin_50
    Info (332115): Latch Clock  : clkin_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.106      3.106  R        clock network delay
    Info (332115):      3.338      0.232     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|received_data_counter[15]
    Info (332115):      3.338      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_sgdma_tx|the_sgdma_tx_m_read|received_data_counter[15]|q
    Info (332115):      3.986      0.648 RR    IC  bup_3c120_fpga_sopc_inst|the_sgdma_tx|the_sgdma_tx_status_token_fifo|sgdma_tx_status_token_fifo_status_token_fifo|auto_generated|dpfifo|FIFOram|ram_block1a0|portadatain[15]
    Info (332115):      4.058      0.072 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.590      3.590  R        clock network delay
    Info (332115):      3.559     -0.031           clock pessimism
    Info (332115):      3.559      0.000           clock uncertainty
    Info (332115):      3.781      0.222      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.058
    Info (332115): Data Required Time :     3.781
    Info (332115): Slack              :     0.277 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.387
    Info (332115): -to_clock [get_clocks {tx_clk_125}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.387 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[2]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): Launch Clock : tx_clk_125
    Info (332115): Latch Clock  : tx_clk_125
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.041      3.041  R        clock network delay
    Info (332115):      3.273      0.232     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[2]
    Info (332115):      3.273      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_LBFF|U_LBFF|U_WRT|b_out[2]|q
    Info (332115):      4.013      0.740 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_LBFF|U_LBFF|U_RAM|altsyncram_component|auto_generated|ram_block1a0|portaaddr[2]
    Info (332115):      4.080      0.067 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.069      4.069  R        clock network delay
    Info (332115):      3.471     -0.598           clock pessimism
    Info (332115):      3.471      0.000           clock uncertainty
    Info (332115):      3.693      0.222      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.080
    Info (332115): Data Required Time :     3.693
    Info (332115): Slack              :     0.387 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.387
    Info (332115): -to_clock [get_clocks {tx_clk_25}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.387 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[2]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): Launch Clock : tx_clk_25
    Info (332115): Latch Clock  : tx_clk_25
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.421      3.421  R        clock network delay
    Info (332115):      3.653      0.232     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[2]
    Info (332115):      3.653      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_LBFF|U_LBFF|U_WRT|b_out[2]|q
    Info (332115):      4.393      0.740 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_LBFF|U_LBFF|U_RAM|altsyncram_component|auto_generated|ram_block1a0|portaaddr[2]
    Info (332115):      4.460      0.067 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.481      4.481  R        clock network delay
    Info (332115):      3.851     -0.630           clock pessimism
    Info (332115):      3.851      0.000           clock uncertainty
    Info (332115):      4.073      0.222      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.460
    Info (332115): Data Required Time :     4.073
    Info (332115): Slack              :     0.387 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.387
    Info (332115): -to_clock [get_clocks {tx_clk_2p5}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.387 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[2]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): Launch Clock : tx_clk_2p5
    Info (332115): Latch Clock  : tx_clk_2p5
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.175      3.175  R        clock network delay
    Info (332115):      3.407      0.232     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[2]
    Info (332115):      3.407      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_LBFF|U_LBFF|U_WRT|b_out[2]|q
    Info (332115):      4.147      0.740 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_LBFF|U_LBFF|U_RAM|altsyncram_component|auto_generated|ram_block1a0|portaaddr[2]
    Info (332115):      4.214      0.067 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.148      4.148  R        clock network delay
    Info (332115):      3.605     -0.543           clock pessimism
    Info (332115):      3.605      0.000           clock uncertainty
    Info (332115):      3.827      0.222      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.214
    Info (332115): Data Required Time :     3.827
    Info (332115): Slack              :     0.387 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.403
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.403 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
    Info (332115): To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.255      4.255  R        clock network delay
    Info (332115):      4.487      0.232     uTco  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
    Info (332115):      4.487      0.000 FF  CELL  auto_hub|shadow_jsm|state[4]|q
    Info (332115):      4.487      0.000 FF    IC  auto_hub|shadow_jsm|state~4|datac
    Info (332115):      4.848      0.361 FF  CELL  auto_hub|shadow_jsm|state~4|combout
    Info (332115):      4.848      0.000 FF    IC  auto_hub|shadow_jsm|state[4]|d
    Info (332115):      4.924      0.076 FF  CELL  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.419      4.419  R        clock network delay
    Info (332115):      4.335     -0.084           clock pessimism
    Info (332115):      4.335      0.000           clock uncertainty
    Info (332115):      4.521      0.186      uTh  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.924
    Info (332115): Data Required Time :     4.521
    Info (332115): Slack              :     0.403 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.516
    Info (332115): -to_clock [get_clocks {enet_gtx_clk_125}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.516 
    Info (332115): ===================================================================
    Info (332115): From Node    : tx_clk|combout
    Info (332115): To Node      : enet_tx_en
    Info (332115): Launch Clock : tx_clk_125 (INVERTED)
    Info (332115): Latch Clock  : enet_gtx_clk_125
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      4.000      4.000           launch edge time
    Info (332115):      4.111      0.111  F        clock network delay
    Info (332115):      4.998      0.887 FF    IC  tx_clk~clkctrl|inclk[0]
    Info (332115):      4.998      0.000 FF  CELL  tx_clk~clkctrl|outclk
    Info (332115):      6.435      1.437 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out1|altddio_out_component|auto_generated|ddio_outa[0]|muxsel
    Info (332115):      7.308      0.873 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out1|altddio_out_component|auto_generated|ddio_outa[0]|dataout
    Info (332115):      7.308      0.000 FF    IC  enet_tx_en~output|i
    Info (332115):     10.395      3.087 FF  CELL  enet_tx_en~output|o
    Info (332115):     10.395      0.000 FF  CELL  enet_tx_en
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      7.531      7.531  R        clock network delay
    Info (332115):      6.994     -0.537           clock pessimism
    Info (332115):      7.104      0.110           clock uncertainty
    Info (332115):      9.879      2.775  F  oExt  enet_tx_en
    Info (332115): 
    Info (332115): Data Arrival Time  :    10.395
    Info (332115): Data Required Time :     9.879
    Info (332115): Slack              :     0.516 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.362
    Info (332115): -to_clock [get_clocks {enet_rx_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.362 
    Info (332115): ===================================================================
    Info (332115): From Node    : enet_rx_dv
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated|input_cell_h[0]
    Info (332115): Launch Clock : enet_rx_clk (INVERTED)
    Info (332115): Latch Clock  : enet_rx_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      4.000      4.000           launch edge time
    Info (332115):      4.000      0.000  F        clock network delay
    Info (332115):      1.125     -2.875  R  iExt  enet_rx_dv
    Info (332115):      1.125      0.000 RR    IC  enet_rx_dv~input|i
    Info (332115):      1.904      0.779 RR  CELL  enet_rx_dv~input|o
    Info (332115):      4.531      2.627 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_in1|altddio_in_component|auto_generated|input_cell_h[0]~feeder|datac
    Info (332115):      4.805      0.274 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_in1|altddio_in_component|auto_generated|input_cell_h[0]~feeder|combout
    Info (332115):      4.805      0.000 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_in1|altddio_in_component|auto_generated|input_cell_h[0]|d
    Info (332115):      4.874      0.069 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated|input_cell_h[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.306      3.306  R        clock network delay
    Info (332115):      3.326      0.020           clock uncertainty
    Info (332115):      3.512      0.186      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated|input_cell_h[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.874
    Info (332115): Data Required Time :     3.512
    Info (332115): Slack              :     1.362 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 3.792
    Info (332115): -to_clock n/a
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 3.792 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|mdio_oen
    Info (332115): To Node      : enet_mdio
    Info (332115): Launch Clock : clkin_50
    Info (332115): Latch Clock  : n/a
    Info (332115): Min Delay Exception      : 2.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.170      3.170  R        clock network delay
    Info (332115):      3.402      0.232     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|mdio_oen
    Info (332115):      3.402      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MDIO|mdio_oen|q
    Info (332115):      3.813      0.411 RR    IC  enet_mdio~output|oe
    Info (332115):      5.792      1.979 RR  CELL  enet_mdio~output|o
    Info (332115):      5.792      0.000 RR  CELL  enet_mdio
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      2.000      2.000           latch edge time
    Info (332115):      2.000      0.000  R        clock network delay
    Info (332115):      2.000      0.000  R  oExt  enet_mdio
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.792
    Info (332115): Data Required Time :     2.000
    Info (332115): Slack              :     3.792 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 16.485
    Info (332115): -to_clock [get_clocks {enet_gtx_clk_25}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 16.485 
    Info (332115): ===================================================================
    Info (332115): From Node    : tx_clk|combout
    Info (332115): To Node      : enet_tx_en
    Info (332115): Launch Clock : tx_clk_25 (INVERTED)
    Info (332115): Latch Clock  : enet_gtx_clk_25
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     20.460      0.460  F        clock network delay
    Info (332115):     21.347      0.887 FF    IC  tx_clk~clkctrl|inclk[0]
    Info (332115):     21.347      0.000 FF  CELL  tx_clk~clkctrl|outclk
    Info (332115):     22.784      1.437 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out1|altddio_out_component|auto_generated|ddio_outa[0]|muxsel
    Info (332115):     23.657      0.873 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out1|altddio_out_component|auto_generated|ddio_outa[0]|dataout
    Info (332115):     23.657      0.000 FF    IC  enet_tx_en~output|i
    Info (332115):     26.744      3.087 FF  CELL  enet_tx_en~output|o
    Info (332115):     26.744      0.000 FF  CELL  enet_tx_en
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      7.943      7.943  R        clock network delay
    Info (332115):      7.374     -0.569           clock pessimism
    Info (332115):      7.484      0.110           clock uncertainty
    Info (332115):     10.259      2.775  F  oExt  enet_tx_en
    Info (332115): 
    Info (332115): Data Arrival Time  :    26.744
    Info (332115): Data Required Time :    10.259
    Info (332115): Slack              :    16.485 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 196.487
    Info (332115): -to_clock [get_clocks {enet_gtx_clk_2p5}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 196.487 
    Info (332115): ===================================================================
    Info (332115): From Node    : tx_clk|combout
    Info (332115): To Node      : enet_tx_en
    Info (332115): Launch Clock : tx_clk_2p5 (INVERTED)
    Info (332115): Latch Clock  : enet_gtx_clk_2p5
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    200.000    200.000           launch edge time
    Info (332115):    200.219      0.219  F        clock network delay
    Info (332115):    201.106      0.887 FF    IC  tx_clk~clkctrl|inclk[0]
    Info (332115):    201.106      0.000 FF  CELL  tx_clk~clkctrl|outclk
    Info (332115):    202.543      1.437 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out1|altddio_out_component|auto_generated|ddio_outa[0]|muxsel
    Info (332115):    203.416      0.873 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out1|altddio_out_component|auto_generated|ddio_outa[0]|dataout
    Info (332115):    203.416      0.000 FF    IC  enet_tx_en~output|i
    Info (332115):    206.503      3.087 FF  CELL  enet_tx_en~output|o
    Info (332115):    206.503      0.000 FF  CELL  enet_tx_en
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      7.610      7.610  R        clock network delay
    Info (332115):      7.131     -0.479           clock pessimism
    Info (332115):      7.241      0.110           clock uncertainty
    Info (332115):     10.016      2.775  F  oExt  enet_tx_en
    Info (332115): 
    Info (332115): Data Arrival Time  :   206.503
    Info (332115): Data Required Time :    10.016
    Info (332115): Slack              :   196.487 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.076
    Info (332115): -to_clock [get_clocks {enet_rx_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 3.076 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|err
    Info (332115): Launch Clock : enet_rx_clk
    Info (332115): Latch Clock  : enet_rx_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.311      3.311  R        clock network delay
    Info (332115):      3.543      0.232     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      3.543      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_0|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      5.770      2.227 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_0|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      5.770      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_0|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      7.262      1.492 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_LBFF|err|clrn
    Info (332115):      8.101      0.839 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|err
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.000      8.000           latch edge time
    Info (332115):     11.172      3.172  R        clock network delay
    Info (332115):     11.179      0.007           clock pessimism
    Info (332115):     11.159     -0.020           clock uncertainty
    Info (332115):     11.177      0.018     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|err
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.101
    Info (332115): Data Required Time :    11.177
    Info (332115): Slack              :     3.076 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.572
    Info (332115): -to_clock [get_clocks {tx_clk_125}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 3.572 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): Launch Clock : tx_clk_125
    Info (332115): Latch Clock  : tx_clk_125
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.761      3.761  R        clock network delay
    Info (332115):      3.993      0.232     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      3.993      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      4.671      0.678 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      4.671      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      6.530      1.859 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|areset
    Info (332115):      7.445      0.915 RF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.000      8.000           latch edge time
    Info (332115):     10.974      2.974  R        clock network delay
    Info (332115):     11.548      0.574           clock pessimism
    Info (332115):     11.518     -0.030           clock uncertainty
    Info (332115):     11.017     -0.501     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.445
    Info (332115): Data Required Time :    11.017
    Info (332115): Slack              :     3.572 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.534
    Info (332115): -to_clock [get_clocks {clkin_50}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 4.534 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|Mn_rot_step2[25]
    Info (332115): Launch Clock : clkin_50
    Info (332115): Latch Clock  : clkin_50 (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.248      3.248  R        clock network delay
    Info (332115):      3.480      0.232     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out
    Info (332115):      3.480      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out|q
    Info (332115):      6.130      2.650 FF    IC  bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out~clkctrl|inclk[0]
    Info (332115):      6.130      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out~clkctrl|outclk
    Info (332115):      7.681      1.551 FF    IC  bup_3c120_fpga_sopc_inst|the_cpu|Mn_rot_step2[25]|clrn
    Info (332115):      8.520      0.839 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|Mn_rot_step2[25]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     13.025      3.025  F        clock network delay
    Info (332115):     13.056      0.031           clock pessimism
    Info (332115):     13.036     -0.020           clock uncertainty
    Info (332115):     13.054      0.018     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|Mn_rot_step2[25]
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.520
    Info (332115): Data Required Time :    13.054
    Info (332115): Slack              :     4.534 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 35.572
    Info (332115): -to_clock [get_clocks {tx_clk_25}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 35.572 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): Launch Clock : tx_clk_25
    Info (332115): Latch Clock  : tx_clk_25
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.173      4.173  R        clock network delay
    Info (332115):      4.405      0.232     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      4.405      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      5.083      0.678 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      5.083      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      6.942      1.859 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|areset
    Info (332115):      7.857      0.915 RF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     43.354      3.354  R        clock network delay
    Info (332115):     43.960      0.606           clock pessimism
    Info (332115):     43.930     -0.030           clock uncertainty
    Info (332115):     43.429     -0.501     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.857
    Info (332115): Data Required Time :    43.429
    Info (332115): Slack              :    35.572 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.959
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 47.959 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|clr_reg
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.404      4.404  R        clock network delay
    Info (332115):      4.636      0.232     uTco  sld_hub:auto_hub|clr_reg
    Info (332115):      4.636      0.000 FF  CELL  auto_hub|clr_reg|q
    Info (332115):      5.748      1.112 FF    IC  bup_3c120_fpga_sopc_inst|the_jtag_uart|jtag_uart_alt_jtag_atlantic|jupdate|clrn
    Info (332115):      6.529      0.781 FR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     54.406      4.406  F        clock network delay
    Info (332115):     54.490      0.084           clock pessimism
    Info (332115):     54.470     -0.020           clock uncertainty
    Info (332115):     54.488      0.018     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.529
    Info (332115): Data Required Time :    54.488
    Info (332115): Slack              :    47.959 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 395.572
    Info (332115): -to_clock [get_clocks {tx_clk_2p5}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 395.572 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): Launch Clock : tx_clk_2p5
    Info (332115): Latch Clock  : tx_clk_2p5
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.840      3.840  R        clock network delay
    Info (332115):      4.072      0.232     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      4.072      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      4.750      0.678 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      4.750      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      6.609      1.859 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|areset
    Info (332115):      7.524      0.915 RF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    400.000    400.000           latch edge time
    Info (332115):    403.108      3.108  R        clock network delay
    Info (332115):    403.627      0.519           clock pessimism
    Info (332115):    403.597     -0.030           clock uncertainty
    Info (332115):    403.096     -0.501     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.524
    Info (332115): Data Required Time :   403.096
    Info (332115): Slack              :   395.572 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.056
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.056 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115): To Node      : sld_hub:auto_hub|virtual_ir_scan_reg
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.255      4.255  R        clock network delay
    Info (332115):      4.487      0.232     uTco  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115):      4.487      0.000 RR  CELL  auto_hub|shadow_jsm|state[0]|q
    Info (332115):      4.802      0.315 RR    IC  auto_hub|virtual_ir_scan_reg|clrn
    Info (332115):      5.577      0.775 RR  CELL  sld_hub:auto_hub|virtual_ir_scan_reg
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.419      4.419  R        clock network delay
    Info (332115):      4.335     -0.084           clock pessimism
    Info (332115):      4.335      0.000           clock uncertainty
    Info (332115):      4.521      0.186      uTh  sld_hub:auto_hub|virtual_ir_scan_reg
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.577
    Info (332115): Data Required Time :     4.521
    Info (332115): Slack              :     1.056 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.028
    Info (332115): -to_clock [get_clocks {clkin_50}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.028 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out
    Info (332115): Launch Clock : clkin_50
    Info (332115): Latch Clock  : clkin_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.153      3.153  R        clock network delay
    Info (332115):      3.385      0.232     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest
    Info (332115):      3.385      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_cpu|the_cpu_nios2_oci|the_cpu_nios2_oci_debug|resetrequest|q
    Info (332115):      4.154      0.769 RR    IC  bup_3c120_fpga_sopc_inst|reset_n_sources~0|datad
    Info (332115):      4.303      0.149 RR  CELL  bup_3c120_fpga_sopc_inst|reset_n_sources~0|combout
    Info (332115):      4.702      0.399 RR    IC  bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out|clrn
    Info (332115):      5.431      0.729 RF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.248      3.248  R        clock network delay
    Info (332115):      3.217     -0.031           clock pessimism
    Info (332115):      3.217      0.000           clock uncertainty
    Info (332115):      3.403      0.186      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.431
    Info (332115): Data Required Time :     3.403
    Info (332115): Slack              :     2.028 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.432
    Info (332115): -to_clock [get_clocks {tx_clk_125}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.432 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6|dreg[1]
    Info (332115): Launch Clock : tx_clk_125
    Info (332115): Latch Clock  : tx_clk_125
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.082      3.082  R        clock network delay
    Info (332115):      3.314      0.232     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      3.314      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      3.965      0.651 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      3.965      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      5.476      1.511 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|U_SYNC_6|dreg[1]|clrn
    Info (332115):      6.251      0.775 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6|dreg[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.207      4.207  R        clock network delay
    Info (332115):      3.633     -0.574           clock pessimism
    Info (332115):      3.633      0.000           clock uncertainty
    Info (332115):      3.819      0.186      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6|dreg[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.251
    Info (332115): Data Required Time :     3.819
    Info (332115): Slack              :     2.432 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.432
    Info (332115): -to_clock [get_clocks {tx_clk_25}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.432 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6|dreg[1]
    Info (332115): Launch Clock : tx_clk_25
    Info (332115): Latch Clock  : tx_clk_25
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.462      3.462  R        clock network delay
    Info (332115):      3.694      0.232     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      3.694      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      4.345      0.651 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      4.345      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      5.856      1.511 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|U_SYNC_6|dreg[1]|clrn
    Info (332115):      6.631      0.775 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6|dreg[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.619      4.619  R        clock network delay
    Info (332115):      4.013     -0.606           clock pessimism
    Info (332115):      4.013      0.000           clock uncertainty
    Info (332115):      4.199      0.186      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6|dreg[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.631
    Info (332115): Data Required Time :     4.199
    Info (332115): Slack              :     2.432 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.432
    Info (332115): -to_clock [get_clocks {tx_clk_2p5}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.432 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6|dreg[1]
    Info (332115): Launch Clock : tx_clk_2p5
    Info (332115): Latch Clock  : tx_clk_2p5
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.216      3.216  R        clock network delay
    Info (332115):      3.448      0.232     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      3.448      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      4.099      0.651 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      4.099      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      5.610      1.511 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|U_SYNC_6|dreg[1]|clrn
    Info (332115):      6.385      0.775 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6|dreg[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.286      4.286  R        clock network delay
    Info (332115):      3.767     -0.519           clock pessimism
    Info (332115):      3.767      0.000           clock uncertainty
    Info (332115):      3.953      0.186      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6|dreg[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.385
    Info (332115): Data Required Time :     3.953
    Info (332115): Slack              :     2.432 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.582
    Info (332113): Targets: [get_clocks {enet_rx_clk}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.582 
    Info (332113): ===================================================================
    Info (332113): Node             : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|eof_dly[0]
    Info (332113): Clock            : enet_rx_clk
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           enet_rx_clk
    Info (332113):      0.000      0.000 RR    IC  enet_rx_clk~input|i
    Info (332113):      0.979      0.979 RR  CELL  enet_rx_clk~input|o
    Info (332113):      1.166      0.187 RR    IC  enet_rx_clk~inputclkctrl|inclk[0]
    Info (332113):      1.166      0.000 RR  CELL  enet_rx_clk~inputclkctrl|outclk
    Info (332113):      3.112      1.946 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_RX|U_CRC|eof_dly[0]|clk
    Info (332113):      3.710      0.598 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|eof_dly[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.000      4.000           launch edge time
    Info (332113):      4.000      0.000           source latency
    Info (332113):      4.000      0.000           enet_rx_clk
    Info (332113):      4.000      0.000 FF    IC  enet_rx_clk~input|i
    Info (332113):      4.855      0.855 FF  CELL  enet_rx_clk~input|o
    Info (332113):      5.021      0.166 FF    IC  enet_rx_clk~inputclkctrl|inclk[0]
    Info (332113):      5.021      0.000 FF  CELL  enet_rx_clk~inputclkctrl|outclk
    Info (332113):      6.866      1.845 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_RX|U_CRC|eof_dly[0]|clk
    Info (332113):      7.385      0.519 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|eof_dly[0]
    Info (332113):      7.512      0.127           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.220
    Info (332113): Actual Width     :     3.802
    Info (332113): Slack            :     3.582
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.688
    Info (332113): Targets: [get_clocks {tx_clk_125}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.688 
    Info (332113): ===================================================================
    Info (332113): Node             : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|din_s1
    Info (332113): Clock            : tx_clk_125
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clkin_50
    Info (332113):      0.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      0.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):      3.201      2.222 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -3.952     -7.153 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -3.952      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     -1.685      2.267 RR    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     -1.685      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      0.289      1.974 RR    IC  tx_clk|dataa
    Info (332113):      0.689      0.400 RR  CELL  tx_clk|combout
    Info (332113):      1.608      0.919 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332113):      1.608      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332113):      3.531      1.923 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|U_SYNC_5|din_s1|clk
    Info (332113):      4.129      0.598 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|din_s1
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.000      4.000           launch edge time
    Info (332113):      4.000      0.000           source latency
    Info (332113):      4.000      0.000           clkin_50
    Info (332113):      4.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      4.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):      7.112      2.133 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -0.245     -7.357 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -0.245      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      1.899      2.144 FF    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      1.899      0.000 FF  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      3.800      1.901 FF    IC  tx_clk|dataa
    Info (332113):      4.111      0.311 FF  CELL  tx_clk|combout
    Info (332113):      4.998      0.887 FF    IC  tx_clk~clkctrl|inclk[0]
    Info (332113):      4.998      0.000 FF  CELL  tx_clk~clkctrl|outclk
    Info (332113):      6.824      1.826 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|U_SYNC_5|din_s1|clk
    Info (332113):      7.343      0.519 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|din_s1
    Info (332113):      8.037      0.694           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.220
    Info (332113): Actual Width     :     3.908
    Info (332113): Slack            :     3.688
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.790
    Info (332113): Targets: [get_clocks {enet_gtx_clk_125}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.790 
    Info (332113): ===================================================================
    Info (332113): Node             : enet_gtx_clk
    Info (332113): Clock            : enet_gtx_clk_125
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     4.210
    Info (332113): Actual Width     :     8.000
    Info (332113): Slack            :     3.790
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.959
    Info (332113): Targets: [get_clocks {tx_clk_inst|altpll_component|auto_generated|pll...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.959 
    Info (332113): ===================================================================
    Info (332113): Node             : tx_clk|combout
    Info (332113): Clock            : tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clkin_50
    Info (332113):      0.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      0.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):      3.201      2.222 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -3.952     -7.153 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -3.952      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     -1.685      2.267 RR    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     -1.685      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      0.289      1.974 RR    IC  tx_clk|dataa
    Info (332113):      0.689      0.400 RR  CELL  tx_clk|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.000      4.000           launch edge time
    Info (332113):      4.000      0.000           source latency
    Info (332113):      4.000      0.000           clkin_50
    Info (332113):      4.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      4.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):      7.112      2.133 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -0.245     -7.357 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -0.245      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      1.899      2.144 FF    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      1.899      0.000 FF  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      3.800      1.901 FF    IC  tx_clk|dataa
    Info (332113):      4.111      0.311 FF  CELL  tx_clk|combout
    Info (332113):      4.648      0.537           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     3.959
    Info (332113): Slack            :     3.959
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.510
    Info (332113): Targets: [get_clocks {clkin_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.510 
    Info (332113): ===================================================================
    Info (332113): Node             : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_mul_src1[0]
    Info (332113): Clock            : clkin_50
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clkin_50
    Info (332113):      0.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      0.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):      1.166      0.187 RR    IC  clkin_50~inputclkctrl|inclk[0]
    Info (332113):      1.166      0.000 RR  CELL  clkin_50~inputclkctrl|outclk
    Info (332113):      3.012      1.846 RR    IC  bup_3c120_fpga_sopc_inst|the_cpu|the_cpu_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2|clk
    Info (332113):      3.503      0.491 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_mul_src1[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           clkin_50
    Info (332113):     10.000      0.000 FF    IC  clkin_50~input|i
    Info (332113):     10.855      0.855 FF  CELL  clkin_50~input|o
    Info (332113):     11.021      0.166 FF    IC  clkin_50~inputclkctrl|inclk[0]
    Info (332113):     11.021      0.000 FF  CELL  clkin_50~inputclkctrl|outclk
    Info (332113):     12.747      1.726 FF    IC  bup_3c120_fpga_sopc_inst|the_cpu|the_cpu_mult_cell|the_altmult_add_part_1|auto_generated|ded_mult1|mac_mult2|clk
    Info (332113):     13.220      0.473 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_mul_src1[0]
    Info (332113):     13.364      0.144           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.351
    Info (332113): Actual Width     :     9.861
    Info (332113): Slack            :     9.510
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.657
    Info (332113): Targets: [get_clocks {tx_clk_25}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.657 
    Info (332113): ===================================================================
    Info (332113): Node             : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|din_s1
    Info (332113): Clock            : tx_clk_25
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clkin_50
    Info (332113):      0.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      0.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):      3.201      2.222 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -3.952     -7.153 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -3.952      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     -1.685      2.267 RR    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     -1.685      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      0.287      1.972 RR    IC  tx_clk~0|dataa
    Info (332113):      0.724      0.437 RF  CELL  tx_clk~0|combout
    Info (332113):      0.951      0.227 FF    IC  tx_clk|datad
    Info (332113):      1.101      0.150 FR  CELL  tx_clk|combout
    Info (332113):      2.020      0.919 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332113):      2.020      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332113):      3.943      1.923 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|U_SYNC_5|din_s1|clk
    Info (332113):      4.541      0.598 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|din_s1
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           clkin_50
    Info (332113):     20.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):     20.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):     23.112      2.133 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     15.755     -7.357 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     15.755      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     17.899      2.144 FF    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     17.899      0.000 FF  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):     19.797      1.898 FF    IC  tx_clk~0|dataa
    Info (332113):     20.132      0.335 FR  CELL  tx_clk~0|combout
    Info (332113):     20.327      0.195 RR    IC  tx_clk|datad
    Info (332113):     20.460      0.133 RF  CELL  tx_clk|combout
    Info (332113):     21.347      0.887 FF    IC  tx_clk~clkctrl|inclk[0]
    Info (332113):     21.347      0.000 FF  CELL  tx_clk~clkctrl|outclk
    Info (332113):     23.173      1.826 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|U_SYNC_5|din_s1|clk
    Info (332113):     23.692      0.519 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|din_s1
    Info (332113):     24.418      0.726           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.220
    Info (332113): Actual Width     :    19.877
    Info (332113): Slack            :    19.657
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.928
    Info (332113): Targets: [get_clocks {tx_clk_inst|altpll_component|auto_generated|pll...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.928 
    Info (332113): ===================================================================
    Info (332113): Node             : tx_clk|combout
    Info (332113): Clock            : tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clkin_50
    Info (332113):      0.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      0.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):      3.201      2.222 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -3.952     -7.153 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -3.952      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     -1.685      2.267 RR    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     -1.685      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      0.287      1.972 RR    IC  tx_clk~0|dataa
    Info (332113):      0.724      0.437 RF  CELL  tx_clk~0|combout
    Info (332113):      0.951      0.227 FF    IC  tx_clk|datad
    Info (332113):      1.101      0.150 FR  CELL  tx_clk|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           clkin_50
    Info (332113):     20.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):     20.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):     23.112      2.133 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     15.755     -7.357 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     15.755      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     17.899      2.144 FF    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     17.899      0.000 FF  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):     19.797      1.898 FF    IC  tx_clk~0|dataa
    Info (332113):     20.132      0.335 FR  CELL  tx_clk~0|combout
    Info (332113):     20.327      0.195 RR    IC  tx_clk|datad
    Info (332113):     20.460      0.133 RF  CELL  tx_clk|combout
    Info (332113):     21.029      0.569           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    19.928
    Info (332113): Slack            :    19.928
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 35.790
    Info (332113): Targets: [get_clocks {enet_gtx_clk_25}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 35.790 
    Info (332113): ===================================================================
    Info (332113): Node             : enet_gtx_clk
    Info (332113): Clock            : enet_gtx_clk_25
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     4.210
    Info (332113): Actual Width     :    40.000
    Info (332113): Slack            :    35.790
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.624
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 49.624 
    Info (332113): ===================================================================
    Info (332113): Node             : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tdo~reg0
    Info (332113): Clock            : altera_reserved_tck (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           altera_reserved_tck
    Info (332113):     50.000      0.000 FF    IC  altera_reserved_tck~input|i
    Info (332113):     50.874      0.874 FF  CELL  altera_reserved_tck~input|o
    Info (332113):     50.874      0.000 FF    IC  altera_internal_jtag|tck
    Info (332113):     50.874      0.000 FF  CELL  altera_internal_jtag|tckutap
    Info (332113):     52.442      1.568 FF    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):     52.442      0.000 FF  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):     53.977      1.535 FF    IC  bup_3c120_fpga_sopc_inst|the_jtag_uart|jtag_uart_alt_jtag_atlantic|tdo~reg0|clk
    Info (332113):     54.574      0.597 FR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tdo~reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    100.000    100.000           launch edge time
    Info (332113):    100.000      0.000           source latency
    Info (332113):    100.000      0.000           altera_reserved_tck
    Info (332113):    100.000      0.000 RR    IC  altera_reserved_tck~input|i
    Info (332113):    100.769      0.769 RR  CELL  altera_reserved_tck~input|o
    Info (332113):    100.769      0.000 RR    IC  altera_internal_jtag|tck
    Info (332113):    100.769      0.000 RR  CELL  altera_internal_jtag|tckutap
    Info (332113):    102.208      1.439 RR    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):    102.208      0.000 RR  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):    103.685      1.477 RR    IC  bup_3c120_fpga_sopc_inst|the_jtag_uart|jtag_uart_alt_jtag_atlantic|tdo~reg0|clk
    Info (332113):    104.251      0.566 RF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tdo~reg0
    Info (332113):    104.418      0.167           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.220
    Info (332113): Actual Width     :    49.844
    Info (332113): Slack            :    49.624
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 199.659
    Info (332113): Targets: [get_clocks {tx_clk_2p5}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 199.659 
    Info (332113): ===================================================================
    Info (332113): Node             : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|din_s1
    Info (332113): Clock            : tx_clk_2p5
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clkin_50
    Info (332113):      0.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      0.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):      3.201      2.222 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -3.952     -7.153 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -3.952      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):     -1.685      2.267 RR    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):     -1.685      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):      0.252      1.937 RR    IC  tx_clk~0|datad
    Info (332113):      0.391      0.139 RF  CELL  tx_clk~0|combout
    Info (332113):      0.618      0.227 FF    IC  tx_clk|datad
    Info (332113):      0.768      0.150 FR  CELL  tx_clk|combout
    Info (332113):      1.687      0.919 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332113):      1.687      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332113):      3.610      1.923 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|U_SYNC_5|din_s1|clk
    Info (332113):      4.208      0.598 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|din_s1
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    200.000    200.000           launch edge time
    Info (332113):    200.000      0.000           source latency
    Info (332113):    200.000      0.000           clkin_50
    Info (332113):    200.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):    200.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):    203.112      2.133 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):    195.755     -7.357 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):    195.755      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):    197.899      2.144 FF    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):    197.899      0.000 FF  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):    199.747      1.848 FF    IC  tx_clk~0|datad
    Info (332113):    199.891      0.144 FR  CELL  tx_clk~0|combout
    Info (332113):    200.086      0.195 RR    IC  tx_clk|datad
    Info (332113):    200.219      0.133 RF  CELL  tx_clk|combout
    Info (332113):    201.106      0.887 FF    IC  tx_clk~clkctrl|inclk[0]
    Info (332113):    201.106      0.000 FF  CELL  tx_clk~clkctrl|outclk
    Info (332113):    202.932      1.826 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|U_SYNC_5|din_s1|clk
    Info (332113):    203.451      0.519 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|din_s1
    Info (332113):    204.087      0.636           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.220
    Info (332113): Actual Width     :   199.879
    Info (332113): Slack            :   199.659
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 199.930
    Info (332113): Targets: [get_clocks {tx_clk_inst|altpll_component|auto_generated|pll...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 199.930 
    Info (332113): ===================================================================
    Info (332113): Node             : tx_clk|combout
    Info (332113): Clock            : tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clkin_50
    Info (332113):      0.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      0.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):      3.201      2.222 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -3.952     -7.153 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -3.952      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):     -1.685      2.267 RR    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):     -1.685      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):      0.252      1.937 RR    IC  tx_clk~0|datad
    Info (332113):      0.391      0.139 RF  CELL  tx_clk~0|combout
    Info (332113):      0.618      0.227 FF    IC  tx_clk|datad
    Info (332113):      0.768      0.150 FR  CELL  tx_clk|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    200.000    200.000           launch edge time
    Info (332113):    200.000      0.000           source latency
    Info (332113):    200.000      0.000           clkin_50
    Info (332113):    200.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):    200.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):    203.112      2.133 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):    195.755     -7.357 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):    195.755      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):    197.899      2.144 FF    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):    197.899      0.000 FF  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):    199.747      1.848 FF    IC  tx_clk~0|datad
    Info (332113):    199.891      0.144 FR  CELL  tx_clk~0|combout
    Info (332113):    200.086      0.195 RR    IC  tx_clk|datad
    Info (332113):    200.219      0.133 RF  CELL  tx_clk|combout
    Info (332113):    200.698      0.479           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :   199.930
    Info (332113): Slack            :   199.930
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 395.790
    Info (332113): Targets: [get_clocks {enet_gtx_clk_2p5}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 395.790 
    Info (332113): ===================================================================
    Info (332113): Node             : enet_gtx_clk
    Info (332113): Clock            : enet_gtx_clk_2p5
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     4.210
    Info (332113): Actual Width     :   400.000
    Info (332113): Slack            :   395.790
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (115031): Writing out detailed assembly data for power analysis
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {tx_clk_125}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {tx_clk_125}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {tx_clk_125}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {tx_clk_125}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {tx_clk_125}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {tx_clk_125}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {tx_clk_125}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {tx_clk_125}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {enet_gtx_clk_125}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {enet_gtx_clk_125}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {enet_gtx_clk_125}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {enet_gtx_clk_125}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {enet_gtx_clk_125}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {enet_gtx_clk_125}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {enet_gtx_clk_125}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {enet_gtx_clk_125}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {tx_clk_25}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {tx_clk_25}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {tx_clk_25}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {tx_clk_25}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {tx_clk_25}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {tx_clk_25}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {tx_clk_25}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {tx_clk_25}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {enet_gtx_clk_25}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {enet_gtx_clk_25}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {enet_gtx_clk_25}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {enet_gtx_clk_25}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {enet_gtx_clk_25}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {enet_gtx_clk_25}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {enet_gtx_clk_25}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {enet_gtx_clk_25}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {tx_clk_2p5}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {tx_clk_2p5}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {tx_clk_2p5}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {tx_clk_2p5}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {tx_clk_2p5}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {tx_clk_2p5}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {tx_clk_2p5}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {tx_clk_2p5}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {enet_gtx_clk_2p5}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {enet_gtx_clk_2p5}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {enet_gtx_clk_2p5}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {enet_gtx_clk_2p5}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {enet_gtx_clk_2p5}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {enet_gtx_clk_2p5}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {enet_gtx_clk_2p5}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {enet_gtx_clk_2p5}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {enet_rx_clk}] -rise_to [get_clocks {enet_rx_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {enet_rx_clk}] -fall_to [get_clocks {enet_rx_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {enet_rx_clk}] -rise_to [get_clocks {enet_rx_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {enet_rx_clk}] -fall_to [get_clocks {enet_rx_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {enet_rx_clk}] -rise_to [get_clocks {enet_rx_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {enet_rx_clk}] -fall_to [get_clocks {enet_rx_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {enet_rx_clk}] -rise_to [get_clocks {enet_rx_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {enet_rx_clk}] -fall_to [get_clocks {enet_rx_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clkin_50}] -rise_to [get_clocks {clkin_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clkin_50}] -fall_to [get_clocks {clkin_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clkin_50}] -rise_to [get_clocks {clkin_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clkin_50}] -fall_to [get_clocks {clkin_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clkin_50}] -rise_to [get_clocks {clkin_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clkin_50}] -fall_to [get_clocks {clkin_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clkin_50}] -rise_to [get_clocks {clkin_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clkin_50}] -fall_to [get_clocks {clkin_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info (115030): Assembler is generating device programming files
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 680 megabytes
    Info: Processing ended: Mon Oct 31 02:29:15 2011
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:09
Info (332146): Worst-case setup slack is 1.755
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.755         0.000 tx_clk_125 
    Info (332119):     2.392         0.000 n/a 
    Info (332119):     3.117         0.000 enet_rx_clk 
    Info (332119):     3.148         0.000 clkin_50 
    Info (332119):     3.775         0.000 tx_clk_25 
    Info (332119):     3.775         0.000 tx_clk_2p5 
    Info (332119):     8.815         0.000 enet_gtx_clk_125 
    Info (332119):    12.241         0.000 altera_reserved_tck 
    Info (332119):    40.815         0.000 enet_gtx_clk_25 
    Info (332119):   400.815         0.000 enet_gtx_clk_2p5 
Info (332146): Worst-case hold slack is 0.284
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.284         0.000 clkin_50 
    Info (332119):     0.354         0.000 altera_reserved_tck 
    Info (332119):     0.378         0.000 tx_clk_125 
    Info (332119):     0.378         0.000 tx_clk_25 
    Info (332119):     0.378         0.000 tx_clk_2p5 
    Info (332119):     0.411         0.000 enet_gtx_clk_125 
    Info (332119):     1.242         0.000 enet_rx_clk 
    Info (332119):     3.333         0.000 n/a 
    Info (332119):    16.384         0.000 enet_gtx_clk_25 
    Info (332119):   196.397         0.000 enet_gtx_clk_2p5 
Info (332146): Worst-case recovery slack is 3.611
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.611         0.000 enet_rx_clk 
    Info (332119):     4.015         0.000 tx_clk_125 
    Info (332119):     5.040         0.000 clkin_50 
    Info (332119):    36.015         0.000 tx_clk_25 
    Info (332119):    48.212         0.000 altera_reserved_tck 
    Info (332119):   396.015         0.000 tx_clk_2p5 
Info (332146): Worst-case removal slack is 0.963
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.963         0.000 altera_reserved_tck 
    Info (332119):     1.853         0.000 clkin_50 
    Info (332119):     2.163         0.000 tx_clk_125 
    Info (332119):     2.163         0.000 tx_clk_25 
    Info (332119):     2.163         0.000 tx_clk_2p5 
Info (332146): Worst-case minimum pulse width slack is 3.579
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.579         0.000 enet_rx_clk 
    Info (332119):     3.657         0.000 tx_clk_125 
    Info (332119):     3.790         0.000 enet_gtx_clk_125 
    Info (332119):     3.941         0.000 tx_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.546         0.000 clkin_50 
    Info (332119):    19.630         0.000 tx_clk_25 
    Info (332119):    19.914         0.000 tx_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    35.790         0.000 enet_gtx_clk_25 
    Info (332119):    49.566         0.000 altera_reserved_tck 
    Info (332119):   199.640         0.000 tx_clk_2p5 
    Info (332119):   199.927         0.000 tx_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   395.790         0.000 enet_gtx_clk_2p5 
Info (332114): Report Metastability: Found 117 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 117
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 15.380 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.755
    Info (332115): -to_clock [get_clocks {tx_clk_125}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.755 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1|dreg[1]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]
    Info (332115): Launch Clock : tx_clk_125
    Info (332115): Latch Clock  : tx_clk_125
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.543      3.543  R        clock network delay
    Info (332115):      3.756      0.213     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1|dreg[1]
    Info (332115):      3.756      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|U_SYNC_1|dreg[1]|q
    Info (332115):      4.523      0.767 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~0|datab
    Info (332115):      4.872      0.349 RF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~0|combout
    Info (332115):      5.078      0.206 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~2|datad
    Info (332115):      5.188      0.110 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~2|combout
    Info (332115):      5.454      0.266 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|always10~4|datab
    Info (332115):      5.831      0.377 FR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|always10~4|combout
    Info (332115):      6.249      0.418 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|U_RETR|Selector5~2|datad
    Info (332115):      6.393      0.144 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|U_RETR|Selector5~2|combout
    Info (332115):      6.582      0.189 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|U_RETR|Selector5~3|datad
    Info (332115):      6.726      0.144 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|U_RETR|Selector5~3|combout
    Info (332115):      6.964      0.238 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|U_RETR|always10~0|datab
    Info (332115):      7.345      0.381 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|U_RETR|always10~0|combout
    Info (332115):      7.720      0.375 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|tx_rden~4|datad
    Info (332115):      7.845      0.125 RF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|tx_rden~4|combout
    Info (332115):      8.101      0.256 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|always5~0_Duplicate|datac
    Info (332115):      8.352      0.251 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|always5~0_Duplicate|combout
    Info (332115):      9.070      0.718 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[3]|ena
    Info (332115):      9.696      0.626 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.000      8.000           latch edge time
    Info (332115):     10.947      2.947  R        clock network delay
    Info (332115):     11.462      0.515           clock pessimism
    Info (332115):     11.432     -0.030           clock uncertainty
    Info (332115):     11.451      0.019     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.696
    Info (332115): Data Required Time :    11.451
    Info (332115): Slack              :     1.755 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.392
    Info (332115): -to_clock n/a
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.392 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[15]
    Info (332115): To Node      : fsd[15]
    Info (332115): Launch Clock : clkin_50
    Info (332115): Latch Clock  : n/a
    Info (332115): Max Delay Exception      : 10.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.029      3.029  R        clock network delay
    Info (332115):      3.219      0.190     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[15]
    Info (332115):      3.403      0.184 FF  CELL  bup_3c120_fpga_sopc_inst|the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[15]|q
    Info (332115):      3.403      0.000 FF    IC  fsd[15]~output|i
    Info (332115):      7.608      4.205 FF  CELL  fsd[15]~output|o
    Info (332115):      7.608      0.000 FF  CELL  fsd[15]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     10.000      0.000  R        clock network delay
    Info (332115):     10.000      0.000  F  oExt  fsd[15]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.608
    Info (332115): Data Required Time :    10.000
    Info (332115): Slack              :     2.392 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.117
    Info (332115): -to_clock [get_clocks {enet_rx_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.117 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|mac_data_reg[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|addr_match5
    Info (332115): Launch Clock : enet_rx_clk
    Info (332115): Latch Clock  : enet_rx_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.043      3.043  R        clock network delay
    Info (332115):      3.256      0.213     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|mac_data_reg[0]
    Info (332115):      3.256      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|mac_data_reg[0]|q
    Info (332115):      4.574      1.318 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|Equal21~0|datac
    Info (332115):      4.839      0.265 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|Equal21~0|combout
    Info (332115):      5.055      0.216 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|Equal21~4|datab
    Info (332115):      5.368      0.313 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|Equal21~4|combout
    Info (332115):      6.268      0.900 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|always3~2|dataa
    Info (332115):      6.648      0.380 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|always3~2|combout
    Info (332115):      7.629      0.981 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|always3~3|datad
    Info (332115):      7.773      0.144 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|always3~3|combout
    Info (332115):      7.773      0.000 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|addr_match5|d
    Info (332115):      7.853      0.080 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|addr_match5
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.000      8.000           latch edge time
    Info (332115):     10.944      2.944  R        clock network delay
    Info (332115):     10.971      0.027           clock pessimism
    Info (332115):     10.951     -0.020           clock uncertainty
    Info (332115):     10.970      0.019     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|addr_match5
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.853
    Info (332115): Data Required Time :    10.970
    Info (332115): Slack              :     3.117 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.148
    Info (332115): -to_clock [get_clocks {clkin_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.148 
    Info (332115): ===================================================================
    Info (332115): From Node    : enet_mdio
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[0]
    Info (332115): Launch Clock : n/a
    Info (332115): Latch Clock  : clkin_50
    Info (332115): Max Delay Exception      : 6.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  F  iExt  enet_mdio
    Info (332115):      0.000      0.000 FF    IC  enet_mdio~input|i
    Info (332115):      0.864      0.864 FF  CELL  enet_mdio~input|o
    Info (332115):      5.469      4.605 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MDIO|U_MDIO|reg_data_rd[0]~feeder|datac
    Info (332115):      5.721      0.252 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MDIO|U_MDIO|reg_data_rd[0]~feeder|combout
    Info (332115):      5.721      0.000 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MDIO|U_MDIO|reg_data_rd[0]|d
    Info (332115):      5.811      0.090 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      6.000      6.000           latch edge time
    Info (332115):      8.940      2.940  R        clock network delay
    Info (332115):      8.959      0.019     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.811
    Info (332115): Data Required Time :     8.959
    Info (332115): Slack              :     3.148 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.775
    Info (332115): -to_clock [get_clocks {tx_clk_25}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.775 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden~_Duplicate_1
    Info (332115): Launch Clock : tx_clk_25
    Info (332115): Latch Clock  : tx_clk_25
    Info (332115): Max Delay Exception      : 7.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.907      3.907  R        clock network delay
    Info (332115):      4.120      0.213     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[0]
    Info (332115):      4.120      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|eop_sft[0]|q
    Info (332115):      4.484      0.364 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|tx_eop_int~0|datad
    Info (332115):      4.594      0.110 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|tx_eop_int~0|combout
    Info (332115):      4.837      0.243 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~2|datab
    Info (332115):      5.166      0.329 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~2|combout
    Info (332115):      5.789      0.623 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|always10~2|datac
    Info (332115):      6.027      0.238 FR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|always10~2|combout
    Info (332115):      6.678      0.651 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|tx_rden~_Duplicate|asdata
    Info (332115):      7.048      0.370 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden~_Duplicate_1
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      7.000      7.000           latch edge time
    Info (332115):     10.281      3.281  R        clock network delay
    Info (332115):     10.834      0.553           clock pessimism
    Info (332115):     10.804     -0.030           clock uncertainty
    Info (332115):     10.823      0.019     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden~_Duplicate_1
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.048
    Info (332115): Data Required Time :    10.823
    Info (332115): Slack              :     3.775 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.775
    Info (332115): -to_clock [get_clocks {tx_clk_2p5}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.775 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden~_Duplicate_1
    Info (332115): Launch Clock : tx_clk_2p5
    Info (332115): Latch Clock  : tx_clk_2p5
    Info (332115): Max Delay Exception      : 7.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.605      3.605  R        clock network delay
    Info (332115):      3.818      0.213     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[0]
    Info (332115):      3.818      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|eop_sft[0]|q
    Info (332115):      4.182      0.364 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|tx_eop_int~0|datad
    Info (332115):      4.292      0.110 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|tx_eop_int~0|combout
    Info (332115):      4.535      0.243 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~2|datab
    Info (332115):      4.864      0.329 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~2|combout
    Info (332115):      5.487      0.623 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|always10~2|datac
    Info (332115):      5.725      0.238 FR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|always10~2|combout
    Info (332115):      6.376      0.651 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|tx_rden~_Duplicate|asdata
    Info (332115):      6.746      0.370 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden~_Duplicate_1
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      7.000      7.000           latch edge time
    Info (332115):     10.053      3.053  R        clock network delay
    Info (332115):     10.532      0.479           clock pessimism
    Info (332115):     10.502     -0.030           clock uncertainty
    Info (332115):     10.521      0.019     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden~_Duplicate_1
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.746
    Info (332115): Data Required Time :    10.521
    Info (332115): Slack              :     3.775 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.815
    Info (332115): -to_clock [get_clocks {enet_gtx_clk_125}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 8.815 
    Info (332115): ===================================================================
    Info (332115): From Node    : tx_clk|combout
    Info (332115): To Node      : enet_txd[1]
    Info (332115): Launch Clock : tx_clk_125
    Info (332115): Latch Clock  : enet_gtx_clk_125
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.803      0.803  R        clock network delay
    Info (332115):      1.649      0.846 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332115):      1.649      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332115):      2.954      1.305 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|muxsel
    Info (332115):      3.845      0.891 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|dataout
    Info (332115):      3.845      0.000 RR    IC  enet_txd[1]~output|i
    Info (332115):      7.018      3.173 RR  CELL  enet_txd[1]~output|o
    Info (332115):      7.018      0.000 RR  CELL  enet_txd[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.000      8.000           latch edge time
    Info (332115):     14.637      6.637  R        clock network delay
    Info (332115):     15.118      0.481           clock pessimism
    Info (332115):     15.008     -0.110           clock uncertainty
    Info (332115):     15.833      0.825  R  oExt  enet_txd[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.018
    Info (332115): Data Required Time :    15.833
    Info (332115): Slack              :     8.815 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.241
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 12.241 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_reserved_tms
    Info (332115): To Node      : sld_hub:auto_hub|node_ena[1]~reg0
    Info (332115): Launch Clock : n/a
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  F  iExt  altera_reserved_tms
    Info (332115):      0.000      0.000 FF    IC  altera_reserved_tms~input|i
    Info (332115):      0.854      0.854 FF  CELL  altera_reserved_tms~input|o
    Info (332115):      0.854      0.000 FF    IC  altera_internal_jtag|tms
    Info (332115):      6.464      5.610 FF  CELL  altera_internal_jtag|tmsutap
    Info (332115):      8.683      2.219 FF    IC  auto_hub|node_ena_proc~1|dataa
    Info (332115):      8.997      0.314 FF  CELL  auto_hub|node_ena_proc~1|combout
    Info (332115):      9.647      0.650 FF    IC  auto_hub|node_ena~2|datab
    Info (332115):     10.024      0.377 FR  CELL  auto_hub|node_ena~2|combout
    Info (332115):     10.211      0.187 RR    IC  auto_hub|node_ena~3|datad
    Info (332115):     10.355      0.144 RR  CELL  auto_hub|node_ena~3|combout
    Info (332115):     11.004      0.649 RR    IC  auto_hub|node_ena[1]~reg0|ena
    Info (332115):     11.657      0.653 RR  CELL  sld_hub:auto_hub|node_ena[1]~reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.879      3.879  R        clock network delay
    Info (332115):     23.898      0.019     uTsu  sld_hub:auto_hub|node_ena[1]~reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :    11.657
    Info (332115): Data Required Time :    23.898
    Info (332115): Slack              :    12.241 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 40.815
    Info (332115): -to_clock [get_clocks {enet_gtx_clk_25}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 40.815 
    Info (332115): ===================================================================
    Info (332115): From Node    : tx_clk|combout
    Info (332115): To Node      : enet_txd[1]
    Info (332115): Launch Clock : tx_clk_25
    Info (332115): Latch Clock  : enet_gtx_clk_25
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.167      1.167  R        clock network delay
    Info (332115):      2.013      0.846 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332115):      2.013      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332115):      3.318      1.305 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|muxsel
    Info (332115):      4.209      0.891 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|dataout
    Info (332115):      4.209      0.000 RR    IC  enet_txd[1]~output|i
    Info (332115):      7.382      3.173 RR  CELL  enet_txd[1]~output|o
    Info (332115):      7.382      0.000 RR  CELL  enet_txd[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     46.983      6.983  R        clock network delay
    Info (332115):     47.482      0.499           clock pessimism
    Info (332115):     47.372     -0.110           clock uncertainty
    Info (332115):     48.197      0.825  R  oExt  enet_txd[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.382
    Info (332115): Data Required Time :    48.197
    Info (332115): Slack              :    40.815 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 400.815
    Info (332115): -to_clock [get_clocks {enet_gtx_clk_2p5}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 400.815 
    Info (332115): ===================================================================
    Info (332115): From Node    : tx_clk|combout
    Info (332115): To Node      : enet_txd[1]
    Info (332115): Launch Clock : tx_clk_2p5
    Info (332115): Latch Clock  : enet_gtx_clk_2p5
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.865      0.865  R        clock network delay
    Info (332115):      1.711      0.846 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332115):      1.711      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332115):      3.016      1.305 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|muxsel
    Info (332115):      3.907      0.891 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|dataout
    Info (332115):      3.907      0.000 RR    IC  enet_txd[1]~output|i
    Info (332115):      7.080      3.173 RR  CELL  enet_txd[1]~output|o
    Info (332115):      7.080      0.000 RR  CELL  enet_txd[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    400.000    400.000           latch edge time
    Info (332115):    406.755      6.755  R        clock network delay
    Info (332115):    407.180      0.425           clock pessimism
    Info (332115):    407.070     -0.110           clock uncertainty
    Info (332115):    407.895      0.825  R  oExt  enet_txd[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.080
    Info (332115): Data Required Time :   407.895
    Info (332115): Slack              :   400.815 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.284
    Info (332115): -to_clock [get_clocks {clkin_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.284 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|received_data_counter[15]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : clkin_50
    Info (332115): Latch Clock  : clkin_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.858      2.858  R        clock network delay
    Info (332115):      3.071      0.213     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|received_data_counter[15]
    Info (332115):      3.071      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_sgdma_tx|the_sgdma_tx_m_read|received_data_counter[15]|q
    Info (332115):      3.670      0.599 FF    IC  bup_3c120_fpga_sopc_inst|the_sgdma_tx|the_sgdma_tx_status_token_fifo|sgdma_tx_status_token_fifo_status_token_fifo|auto_generated|dpfifo|FIFOram|ram_block1a0|portadatain[15]
    Info (332115):      3.749      0.079 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.291      3.291  R        clock network delay
    Info (332115):      3.264     -0.027           clock pessimism
    Info (332115):      3.264      0.000           clock uncertainty
    Info (332115):      3.465      0.201      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.749
    Info (332115): Data Required Time :     3.465
    Info (332115): Slack              :     0.284 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.354
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.354 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
    Info (332115): To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.881      3.881  R        clock network delay
    Info (332115):      4.094      0.213     uTco  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
    Info (332115):      4.094      0.000 FF  CELL  auto_hub|shadow_jsm|state[4]|q
    Info (332115):      4.094      0.000 FF    IC  auto_hub|shadow_jsm|state~4|datac
    Info (332115):      4.413      0.319 FF  CELL  auto_hub|shadow_jsm|state~4|combout
    Info (332115):      4.413      0.000 FF    IC  auto_hub|shadow_jsm|state[4]|d
    Info (332115):      4.478      0.065 FF  CELL  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.029      4.029  R        clock network delay
    Info (332115):      3.953     -0.076           clock pessimism
    Info (332115):      3.953      0.000           clock uncertainty
    Info (332115):      4.124      0.171      uTh  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.478
    Info (332115): Data Required Time :     4.124
    Info (332115): Slack              :     0.354 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378
    Info (332115): -to_clock [get_clocks {tx_clk_125}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.378 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1|din_s1
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1|dreg[0]
    Info (332115): Launch Clock : tx_clk_125
    Info (332115): Latch Clock  : tx_clk_125
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.350      3.350  R        clock network delay
    Info (332115):      3.563      0.213     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1|din_s1
    Info (332115):      3.563      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|U_SYNC_1|din_s1|q
    Info (332115):      3.787      0.224 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|U_SYNC_1|dreg[0]~feeder|datad
    Info (332115):      3.926      0.139 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|U_SYNC_1|dreg[0]~feeder|combout
    Info (332115):      3.926      0.000 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|U_SYNC_1|dreg[0]|d
    Info (332115):      3.988      0.062 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1|dreg[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.975      3.975  R        clock network delay
    Info (332115):      3.439     -0.536           clock pessimism
    Info (332115):      3.439      0.000           clock uncertainty
    Info (332115):      3.610      0.171      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1|dreg[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.988
    Info (332115): Data Required Time :     3.610
    Info (332115): Slack              :     0.378 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378
    Info (332115): -to_clock [get_clocks {tx_clk_25}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.378 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1|din_s1
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1|dreg[0]
    Info (332115): Launch Clock : tx_clk_25
    Info (332115): Latch Clock  : tx_clk_25
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.696      3.696  R        clock network delay
    Info (332115):      3.909      0.213     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1|din_s1
    Info (332115):      3.909      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|U_SYNC_1|din_s1|q
    Info (332115):      4.133      0.224 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|U_SYNC_1|dreg[0]~feeder|datad
    Info (332115):      4.272      0.139 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|U_SYNC_1|dreg[0]~feeder|combout
    Info (332115):      4.272      0.000 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|U_SYNC_1|dreg[0]|d
    Info (332115):      4.334      0.062 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1|dreg[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.339      4.339  R        clock network delay
    Info (332115):      3.785     -0.554           clock pessimism
    Info (332115):      3.785      0.000           clock uncertainty
    Info (332115):      3.956      0.171      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1|dreg[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.334
    Info (332115): Data Required Time :     3.956
    Info (332115): Slack              :     0.378 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378
    Info (332115): -to_clock [get_clocks {tx_clk_2p5}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.378 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1|din_s1
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1|dreg[0]
    Info (332115): Launch Clock : tx_clk_2p5
    Info (332115): Latch Clock  : tx_clk_2p5
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.468      3.468  R        clock network delay
    Info (332115):      3.681      0.213     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1|din_s1
    Info (332115):      3.681      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|U_SYNC_1|din_s1|q
    Info (332115):      3.905      0.224 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|U_SYNC_1|dreg[0]~feeder|datad
    Info (332115):      4.044      0.139 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|U_SYNC_1|dreg[0]~feeder|combout
    Info (332115):      4.044      0.000 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|U_SYNC_1|dreg[0]|d
    Info (332115):      4.106      0.062 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1|dreg[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.037      4.037  R        clock network delay
    Info (332115):      3.557     -0.480           clock pessimism
    Info (332115):      3.557      0.000           clock uncertainty
    Info (332115):      3.728      0.171      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1|dreg[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.106
    Info (332115): Data Required Time :     3.728
    Info (332115): Slack              :     0.378 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.411
    Info (332115): -to_clock [get_clocks {enet_gtx_clk_125}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.411 
    Info (332115): ===================================================================
    Info (332115): From Node    : tx_clk|combout
    Info (332115): To Node      : enet_tx_en
    Info (332115): Launch Clock : tx_clk_125 (INVERTED)
    Info (332115): Latch Clock  : enet_gtx_clk_125
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      4.000      4.000           launch edge time
    Info (332115):      4.263      0.263  F        clock network delay
    Info (332115):      5.076      0.813 FF    IC  tx_clk~clkctrl|inclk[0]
    Info (332115):      5.076      0.000 FF  CELL  tx_clk~clkctrl|outclk
    Info (332115):      6.337      1.261 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out1|altddio_out_component|auto_generated|ddio_outa[0]|muxsel
    Info (332115):      7.129      0.792 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out1|altddio_out_component|auto_generated|ddio_outa[0]|dataout
    Info (332115):      7.129      0.000 FF    IC  enet_tx_en~output|i
    Info (332115):     10.102      2.973 FF  CELL  enet_tx_en~output|o
    Info (332115):     10.102      0.000 FF  CELL  enet_tx_en
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      7.287      7.287  R        clock network delay
    Info (332115):      6.806     -0.481           clock pessimism
    Info (332115):      6.916      0.110           clock uncertainty
    Info (332115):      9.691      2.775  F  oExt  enet_tx_en
    Info (332115): 
    Info (332115): Data Arrival Time  :    10.102
    Info (332115): Data Required Time :     9.691
    Info (332115): Slack              :     0.411 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.242
    Info (332115): -to_clock [get_clocks {enet_rx_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.242 
    Info (332115): ===================================================================
    Info (332115): From Node    : enet_rx_dv
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated|input_cell_h[0]
    Info (332115): Launch Clock : enet_rx_clk (INVERTED)
    Info (332115): Latch Clock  : enet_rx_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      4.000      4.000           launch edge time
    Info (332115):      4.000      0.000  F        clock network delay
    Info (332115):      1.125     -2.875  R  iExt  enet_rx_dv
    Info (332115):      1.125      0.000 RR    IC  enet_rx_dv~input|i
    Info (332115):      1.904      0.779 RR  CELL  enet_rx_dv~input|o
    Info (332115):      4.166      2.262 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_in1|altddio_in_component|auto_generated|input_cell_h[0]~feeder|datac
    Info (332115):      4.418      0.252 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_in1|altddio_in_component|auto_generated|input_cell_h[0]~feeder|combout
    Info (332115):      4.418      0.000 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_in1|altddio_in_component|auto_generated|input_cell_h[0]|d
    Info (332115):      4.480      0.062 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated|input_cell_h[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.047      3.047  R        clock network delay
    Info (332115):      3.067      0.020           clock uncertainty
    Info (332115):      3.238      0.171      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated|input_cell_h[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.480
    Info (332115): Data Required Time :     3.238
    Info (332115): Slack              :     1.242 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 3.333
    Info (332115): -to_clock n/a
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 3.333 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|mdio_oen
    Info (332115): To Node      : enet_mdio
    Info (332115): Launch Clock : clkin_50
    Info (332115): Latch Clock  : n/a
    Info (332115): Min Delay Exception      : 2.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.922      2.922  R        clock network delay
    Info (332115):      3.135      0.213     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|mdio_oen
    Info (332115):      3.135      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MDIO|mdio_oen|q
    Info (332115):      3.520      0.385 RR    IC  enet_mdio~output|oe
    Info (332115):      5.333      1.813 RR  CELL  enet_mdio~output|o
    Info (332115):      5.333      0.000 RR  CELL  enet_mdio
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      2.000      2.000           latch edge time
    Info (332115):      2.000      0.000  R        clock network delay
    Info (332115):      2.000      0.000  R  oExt  enet_mdio
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.333
    Info (332115): Data Required Time :     2.000
    Info (332115): Slack              :     3.333 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 16.384
    Info (332115): -to_clock [get_clocks {enet_gtx_clk_25}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 16.384 
    Info (332115): ===================================================================
    Info (332115): From Node    : tx_clk|combout
    Info (332115): To Node      : enet_tx_en
    Info (332115): Launch Clock : tx_clk_25 (INVERTED)
    Info (332115): Latch Clock  : enet_gtx_clk_25
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     20.582      0.582  F        clock network delay
    Info (332115):     21.395      0.813 FF    IC  tx_clk~clkctrl|inclk[0]
    Info (332115):     21.395      0.000 FF  CELL  tx_clk~clkctrl|outclk
    Info (332115):     22.656      1.261 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out1|altddio_out_component|auto_generated|ddio_outa[0]|muxsel
    Info (332115):     23.448      0.792 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out1|altddio_out_component|auto_generated|ddio_outa[0]|dataout
    Info (332115):     23.448      0.000 FF    IC  enet_tx_en~output|i
    Info (332115):     26.421      2.973 FF  CELL  enet_tx_en~output|o
    Info (332115):     26.421      0.000 FF  CELL  enet_tx_en
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      7.651      7.651  R        clock network delay
    Info (332115):      7.152     -0.499           clock pessimism
    Info (332115):      7.262      0.110           clock uncertainty
    Info (332115):     10.037      2.775  F  oExt  enet_tx_en
    Info (332115): 
    Info (332115): Data Arrival Time  :    26.421
    Info (332115): Data Required Time :    10.037
    Info (332115): Slack              :    16.384 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 196.397
    Info (332115): -to_clock [get_clocks {enet_gtx_clk_2p5}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 196.397 
    Info (332115): ===================================================================
    Info (332115): From Node    : tx_clk|combout
    Info (332115): To Node      : enet_tx_en
    Info (332115): Launch Clock : tx_clk_2p5 (INVERTED)
    Info (332115): Latch Clock  : enet_gtx_clk_2p5
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    200.000    200.000           launch edge time
    Info (332115):    200.370      0.370  F        clock network delay
    Info (332115):    201.183      0.813 FF    IC  tx_clk~clkctrl|inclk[0]
    Info (332115):    201.183      0.000 FF  CELL  tx_clk~clkctrl|outclk
    Info (332115):    202.444      1.261 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out1|altddio_out_component|auto_generated|ddio_outa[0]|muxsel
    Info (332115):    203.236      0.792 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out1|altddio_out_component|auto_generated|ddio_outa[0]|dataout
    Info (332115):    203.236      0.000 FF    IC  enet_tx_en~output|i
    Info (332115):    206.209      2.973 FF  CELL  enet_tx_en~output|o
    Info (332115):    206.209      0.000 FF  CELL  enet_tx_en
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      7.349      7.349  R        clock network delay
    Info (332115):      6.927     -0.422           clock pessimism
    Info (332115):      7.037      0.110           clock uncertainty
    Info (332115):      9.812      2.775  F  oExt  enet_tx_en
    Info (332115): 
    Info (332115): Data Arrival Time  :   206.209
    Info (332115): Data Required Time :     9.812
    Info (332115): Slack              :   196.397 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.611
    Info (332115): -to_clock [get_clocks {enet_rx_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 3.611 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]
    Info (332115): Launch Clock : enet_rx_clk
    Info (332115): Latch Clock  : enet_rx_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.050      3.050  R        clock network delay
    Info (332115):      3.263      0.213     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      3.263      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_0|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      5.217      1.954 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_0|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      5.217      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_0|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      6.901      1.684 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|b_out[0]|clrn
    Info (332115):      7.683      0.782 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.000      8.000           latch edge time
    Info (332115):     11.268      3.268  R        clock network delay
    Info (332115):     11.295      0.027           clock pessimism
    Info (332115):     11.275     -0.020           clock uncertainty
    Info (332115):     11.294      0.019     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.683
    Info (332115): Data Required Time :    11.294
    Info (332115): Slack              :     3.611 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.015
    Info (332115): -to_clock [get_clocks {tx_clk_125}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 4.015 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): Launch Clock : tx_clk_125
    Info (332115): Latch Clock  : tx_clk_125
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.566      3.566  R        clock network delay
    Info (332115):      3.779      0.213     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      3.779      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      4.398      0.619 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      4.398      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      6.037      1.639 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|areset
    Info (332115):      6.869      0.832 RF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.000      8.000           latch edge time
    Info (332115):     10.853      2.853  R        clock network delay
    Info (332115):     11.368      0.515           clock pessimism
    Info (332115):     11.338     -0.030           clock uncertainty
    Info (332115):     10.884     -0.454     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.869
    Info (332115): Data Required Time :    10.884
    Info (332115): Slack              :     4.015 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.040
    Info (332115): -to_clock [get_clocks {clkin_50}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.040 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|Mn_rot_step2[3]
    Info (332115): Launch Clock : clkin_50
    Info (332115): Latch Clock  : clkin_50 (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.989      2.989  R        clock network delay
    Info (332115):      3.202      0.213     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out
    Info (332115):      3.202      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out|q
    Info (332115):      5.612      2.410 RR    IC  bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out~clkctrl|inclk[0]
    Info (332115):      5.612      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out~clkctrl|outclk
    Info (332115):      6.974      1.362 RR    IC  bup_3c120_fpga_sopc_inst|the_cpu|Mn_rot_step2[3]|clrn
    Info (332115):      7.756      0.782 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|Mn_rot_step2[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     12.770      2.770  F        clock network delay
    Info (332115):     12.797      0.027           clock pessimism
    Info (332115):     12.777     -0.020           clock uncertainty
    Info (332115):     12.796      0.019     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|Mn_rot_step2[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.756
    Info (332115): Data Required Time :    12.796
    Info (332115): Slack              :     5.040 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 36.015
    Info (332115): -to_clock [get_clocks {tx_clk_25}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 36.015 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): Launch Clock : tx_clk_25
    Info (332115): Latch Clock  : tx_clk_25
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.930      3.930  R        clock network delay
    Info (332115):      4.143      0.213     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      4.143      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      4.762      0.619 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      4.762      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      6.401      1.639 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|areset
    Info (332115):      7.233      0.832 RF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     43.199      3.199  R        clock network delay
    Info (332115):     43.732      0.533           clock pessimism
    Info (332115):     43.702     -0.030           clock uncertainty
    Info (332115):     43.248     -0.454     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.233
    Info (332115): Data Required Time :    43.248
    Info (332115): Slack              :    36.015 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.212
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.212 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|clr_reg
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.013      4.013  R        clock network delay
    Info (332115):      4.226      0.213     uTco  sld_hub:auto_hub|clr_reg
    Info (332115):      4.226      0.000 RR  CELL  auto_hub|clr_reg|q
    Info (332115):      5.266      1.040 RR    IC  bup_3c120_fpga_sopc_inst|the_jtag_uart|jtag_uart_alt_jtag_atlantic|jupdate|clrn
    Info (332115):      5.956      0.690 RF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     54.093      4.093  F        clock network delay
    Info (332115):     54.169      0.076           clock pessimism
    Info (332115):     54.149     -0.020           clock uncertainty
    Info (332115):     54.168      0.019     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.956
    Info (332115): Data Required Time :    54.168
    Info (332115): Slack              :    48.212 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 396.015
    Info (332115): -to_clock [get_clocks {tx_clk_2p5}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 396.015 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): Launch Clock : tx_clk_2p5
    Info (332115): Latch Clock  : tx_clk_2p5
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.628      3.628  R        clock network delay
    Info (332115):      3.841      0.213     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      3.841      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      4.460      0.619 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      4.460      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      6.099      1.639 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|areset
    Info (332115):      6.931      0.832 RF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    400.000    400.000           latch edge time
    Info (332115):    402.971      2.971  R        clock network delay
    Info (332115):    403.430      0.459           clock pessimism
    Info (332115):    403.400     -0.030           clock uncertainty
    Info (332115):    402.946     -0.454     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.931
    Info (332115): Data Required Time :   402.946
    Info (332115): Slack              :   396.015 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.963
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.963 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115): To Node      : sld_hub:auto_hub|virtual_ir_scan_reg
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.880      3.880  R        clock network delay
    Info (332115):      4.093      0.213     uTco  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115):      4.093      0.000 RR  CELL  auto_hub|shadow_jsm|state[0]|q
    Info (332115):      4.382      0.289 RR    IC  auto_hub|virtual_ir_scan_reg|clrn
    Info (332115):      5.086      0.704 RR  CELL  sld_hub:auto_hub|virtual_ir_scan_reg
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.028      4.028  R        clock network delay
    Info (332115):      3.952     -0.076           clock pessimism
    Info (332115):      3.952      0.000           clock uncertainty
    Info (332115):      4.123      0.171      uTh  sld_hub:auto_hub|virtual_ir_scan_reg
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.086
    Info (332115): Data Required Time :     4.123
    Info (332115): Slack              :     0.963 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.853
    Info (332115): -to_clock [get_clocks {clkin_50}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.853 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out
    Info (332115): Launch Clock : clkin_50
    Info (332115): Latch Clock  : clkin_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.904      2.904  R        clock network delay
    Info (332115):      3.117      0.213     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest
    Info (332115):      3.117      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_cpu|the_cpu_nios2_oci|the_cpu_nios2_oci_debug|resetrequest|q
    Info (332115):      3.856      0.739 FF    IC  bup_3c120_fpga_sopc_inst|reset_n_sources~0|datad
    Info (332115):      3.961      0.105 FF  CELL  bup_3c120_fpga_sopc_inst|reset_n_sources~0|combout
    Info (332115):      4.323      0.362 FF    IC  bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out|clrn
    Info (332115):      4.986      0.663 FR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.989      2.989  R        clock network delay
    Info (332115):      2.962     -0.027           clock pessimism
    Info (332115):      2.962      0.000           clock uncertainty
    Info (332115):      3.133      0.171      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.986
    Info (332115): Data Required Time :     3.133
    Info (332115): Slack              :     1.853 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.163
    Info (332115): -to_clock [get_clocks {tx_clk_125}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.163 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]
    Info (332115): Launch Clock : tx_clk_125
    Info (332115): Latch Clock  : tx_clk_125
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.957      2.957  R        clock network delay
    Info (332115):      3.170      0.213     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      3.170      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      3.764      0.594 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      3.764      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      5.095      1.331 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|dout_reg_sft[28]|clrn
    Info (332115):      5.799      0.704 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.980      3.980  R        clock network delay
    Info (332115):      3.465     -0.515           clock pessimism
    Info (332115):      3.465      0.000           clock uncertainty
    Info (332115):      3.636      0.171      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.799
    Info (332115): Data Required Time :     3.636
    Info (332115): Slack              :     2.163 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.163
    Info (332115): -to_clock [get_clocks {tx_clk_25}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.163 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]
    Info (332115): Launch Clock : tx_clk_25
    Info (332115): Latch Clock  : tx_clk_25
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.303      3.303  R        clock network delay
    Info (332115):      3.516      0.213     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      3.516      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      4.110      0.594 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      4.110      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      5.441      1.331 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|dout_reg_sft[28]|clrn
    Info (332115):      6.145      0.704 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.344      4.344  R        clock network delay
    Info (332115):      3.811     -0.533           clock pessimism
    Info (332115):      3.811      0.000           clock uncertainty
    Info (332115):      3.982      0.171      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.145
    Info (332115): Data Required Time :     3.982
    Info (332115): Slack              :     2.163 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.163
    Info (332115): -to_clock [get_clocks {tx_clk_2p5}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.163 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]
    Info (332115): Launch Clock : tx_clk_2p5
    Info (332115): Latch Clock  : tx_clk_2p5
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.075      3.075  R        clock network delay
    Info (332115):      3.288      0.213     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      3.288      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      3.882      0.594 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      3.882      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      5.213      1.331 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|dout_reg_sft[28]|clrn
    Info (332115):      5.917      0.704 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.042      4.042  R        clock network delay
    Info (332115):      3.583     -0.459           clock pessimism
    Info (332115):      3.583      0.000           clock uncertainty
    Info (332115):      3.754      0.171      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.917
    Info (332115): Data Required Time :     3.754
    Info (332115): Slack              :     2.163 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.579
    Info (332113): Targets: [get_clocks {enet_rx_clk}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.579 
    Info (332113): ===================================================================
    Info (332113): Node             : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2|din_s1
    Info (332113): Clock            : enet_rx_clk
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           enet_rx_clk
    Info (332113):      0.000      0.000 RR    IC  enet_rx_clk~input|i
    Info (332113):      0.979      0.979 RR  CELL  enet_rx_clk~input|o
    Info (332113):      1.141      0.162 RR    IC  enet_rx_clk~inputclkctrl|inclk[0]
    Info (332113):      1.141      0.000 RR  CELL  enet_rx_clk~inputclkctrl|outclk
    Info (332113):      2.845      1.704 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_CONTROL|U_CTRL|U_SYNC_2|din_s1|clk
    Info (332113):      3.391      0.546 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2|din_s1
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.000      4.000           launch edge time
    Info (332113):      4.000      0.000           source latency
    Info (332113):      4.000      0.000           enet_rx_clk
    Info (332113):      4.000      0.000 FF    IC  enet_rx_clk~input|i
    Info (332113):      4.855      0.855 FF  CELL  enet_rx_clk~input|o
    Info (332113):      5.005      0.150 FF    IC  enet_rx_clk~inputclkctrl|inclk[0]
    Info (332113):      5.005      0.000 FF  CELL  enet_rx_clk~inputclkctrl|outclk
    Info (332113):      6.609      1.604 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_CONTROL|U_CTRL|U_SYNC_2|din_s1|clk
    Info (332113):      7.078      0.469 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2|din_s1
    Info (332113):      7.188      0.110           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.218
    Info (332113): Actual Width     :     3.797
    Info (332113): Slack            :     3.579
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.657
    Info (332113): Targets: [get_clocks {tx_clk_125}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.657 
    Info (332113): ===================================================================
    Info (332113): Node             : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|din_s1
    Info (332113): Clock            : tx_clk_125
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clkin_50
    Info (332113):      0.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      0.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):      2.946      1.967 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -3.307     -6.253 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -3.307      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     -1.319      1.988 RR    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     -1.319      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      0.436      1.755 RR    IC  tx_clk|dataa
    Info (332113):      0.803      0.367 RR  CELL  tx_clk|combout
    Info (332113):      1.649      0.846 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332113):      1.649      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332113):      3.355      1.706 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|U_SYNC_5|din_s1|clk
    Info (332113):      3.901      0.546 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|din_s1
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.000      4.000           launch edge time
    Info (332113):      4.000      0.000           source latency
    Info (332113):      4.000      0.000           clkin_50
    Info (332113):      4.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      4.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):      6.867      1.888 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      0.435     -6.432 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      0.435      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      2.316      1.881 FF    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      2.316      0.000 FF  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      3.988      1.672 FF    IC  tx_clk|dataa
    Info (332113):      4.263      0.275 FF  CELL  tx_clk|combout
    Info (332113):      5.076      0.813 FF    IC  tx_clk~clkctrl|inclk[0]
    Info (332113):      5.076      0.000 FF  CELL  tx_clk~clkctrl|outclk
    Info (332113):      6.685      1.609 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|U_SYNC_5|din_s1|clk
    Info (332113):      7.154      0.469 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|din_s1
    Info (332113):      7.776      0.622           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.218
    Info (332113): Actual Width     :     3.875
    Info (332113): Slack            :     3.657
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.790
    Info (332113): Targets: [get_clocks {enet_gtx_clk_125}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.790 
    Info (332113): ===================================================================
    Info (332113): Node             : enet_gtx_clk
    Info (332113): Clock            : enet_gtx_clk_125
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     4.210
    Info (332113): Actual Width     :     8.000
    Info (332113): Slack            :     3.790
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.941
    Info (332113): Targets: [get_clocks {tx_clk_inst|altpll_component|auto_generated|pll...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.941 
    Info (332113): ===================================================================
    Info (332113): Node             : tx_clk|combout
    Info (332113): Clock            : tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clkin_50
    Info (332113):      0.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      0.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):      2.946      1.967 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -3.307     -6.253 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -3.307      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     -1.319      1.988 RR    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     -1.319      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      0.436      1.755 RR    IC  tx_clk|dataa
    Info (332113):      0.803      0.367 RR  CELL  tx_clk|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.000      4.000           launch edge time
    Info (332113):      4.000      0.000           source latency
    Info (332113):      4.000      0.000           clkin_50
    Info (332113):      4.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      4.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):      6.867      1.888 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      0.435     -6.432 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      0.435      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      2.316      1.881 FF    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      2.316      0.000 FF  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      3.988      1.672 FF    IC  tx_clk|dataa
    Info (332113):      4.263      0.275 FF  CELL  tx_clk|combout
    Info (332113):      4.744      0.481           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     3.941
    Info (332113): Slack            :     3.941
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.546
    Info (332113): Targets: [get_clocks {clkin_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.546 
    Info (332113): ===================================================================
    Info (332113): Node             : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3
    Info (332113): Clock            : clkin_50
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clkin_50
    Info (332113):      0.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      0.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):      1.141      0.162 RR    IC  clkin_50~inputclkctrl|inclk[0]
    Info (332113):      1.141      0.000 RR  CELL  clkin_50~inputclkctrl|outclk
    Info (332113):      2.770      1.629 RR    IC  bup_3c120_fpga_sopc_inst|the_cpu|the_cpu_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3|clk
    Info (332113):      3.206      0.436 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           clkin_50
    Info (332113):     10.000      0.000 FF    IC  clkin_50~input|i
    Info (332113):     10.855      0.855 FF  CELL  clkin_50~input|o
    Info (332113):     11.005      0.150 FF    IC  clkin_50~inputclkctrl|inclk[0]
    Info (332113):     11.005      0.000 FF  CELL  clkin_50~inputclkctrl|outclk
    Info (332113):     12.524      1.519 FF    IC  bup_3c120_fpga_sopc_inst|the_cpu|the_cpu_mult_cell|the_altmult_add_part_2|auto_generated|ded_mult1|mac_out3|clk
    Info (332113):     12.951      0.427 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3
    Info (332113):     13.082      0.131           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.330
    Info (332113): Actual Width     :     9.876
    Info (332113): Slack            :     9.546
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.630
    Info (332113): Targets: [get_clocks {tx_clk_25}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.630 
    Info (332113): ===================================================================
    Info (332113): Node             : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|din_s1
    Info (332113): Clock            : tx_clk_25
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clkin_50
    Info (332113):      0.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      0.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):      2.946      1.967 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -3.307     -6.253 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -3.307      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     -1.319      1.988 RR    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     -1.319      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      0.434      1.753 RR    IC  tx_clk~0|dataa
    Info (332113):      0.828      0.394 RF  CELL  tx_clk~0|combout
    Info (332113):      1.033      0.205 FF    IC  tx_clk|datad
    Info (332113):      1.167      0.134 FR  CELL  tx_clk|combout
    Info (332113):      2.013      0.846 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332113):      2.013      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332113):      3.719      1.706 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|U_SYNC_5|din_s1|clk
    Info (332113):      4.265      0.546 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|din_s1
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           clkin_50
    Info (332113):     20.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):     20.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):     22.867      1.888 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     16.435     -6.432 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     16.435      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     18.316      1.881 FF    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     18.316      0.000 FF  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):     19.985      1.669 FF    IC  tx_clk~0|dataa
    Info (332113):     20.282      0.297 FR  CELL  tx_clk~0|combout
    Info (332113):     20.462      0.180 RR    IC  tx_clk|datad
    Info (332113):     20.582      0.120 RF  CELL  tx_clk|combout
    Info (332113):     21.395      0.813 FF    IC  tx_clk~clkctrl|inclk[0]
    Info (332113):     21.395      0.000 FF  CELL  tx_clk~clkctrl|outclk
    Info (332113):     23.004      1.609 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|U_SYNC_5|din_s1|clk
    Info (332113):     23.473      0.469 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|din_s1
    Info (332113):     24.113      0.640           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.218
    Info (332113): Actual Width     :    19.848
    Info (332113): Slack            :    19.630
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.914
    Info (332113): Targets: [get_clocks {tx_clk_inst|altpll_component|auto_generated|pll...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.914 
    Info (332113): ===================================================================
    Info (332113): Node             : tx_clk|combout
    Info (332113): Clock            : tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clkin_50
    Info (332113):      0.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      0.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):      2.946      1.967 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -3.307     -6.253 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -3.307      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     -1.319      1.988 RR    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     -1.319      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      0.434      1.753 RR    IC  tx_clk~0|dataa
    Info (332113):      0.828      0.394 RF  CELL  tx_clk~0|combout
    Info (332113):      1.033      0.205 FF    IC  tx_clk|datad
    Info (332113):      1.167      0.134 FR  CELL  tx_clk|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           clkin_50
    Info (332113):     20.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):     20.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):     22.867      1.888 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     16.435     -6.432 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     16.435      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     18.316      1.881 FF    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     18.316      0.000 FF  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):     19.985      1.669 FF    IC  tx_clk~0|dataa
    Info (332113):     20.282      0.297 FR  CELL  tx_clk~0|combout
    Info (332113):     20.462      0.180 RR    IC  tx_clk|datad
    Info (332113):     20.582      0.120 RF  CELL  tx_clk|combout
    Info (332113):     21.081      0.499           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    19.914
    Info (332113): Slack            :    19.914
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 35.790
    Info (332113): Targets: [get_clocks {enet_gtx_clk_25}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 35.790 
    Info (332113): ===================================================================
    Info (332113): Node             : enet_gtx_clk
    Info (332113): Clock            : enet_gtx_clk_25
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     4.210
    Info (332113): Actual Width     :    40.000
    Info (332113): Slack            :    35.790
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.566
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 49.566 
    Info (332113): ===================================================================
    Info (332113): Node             : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
    Info (332113): Clock            : altera_reserved_tck (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           altera_reserved_tck
    Info (332113):     50.000      0.000 FF    IC  altera_reserved_tck~input|i
    Info (332113):     50.874      0.874 FF  CELL  altera_reserved_tck~input|o
    Info (332113):     50.874      0.000 FF    IC  altera_internal_jtag|tck
    Info (332113):     50.874      0.000 FF  CELL  altera_internal_jtag|tckutap
    Info (332113):     52.368      1.494 FF    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):     52.368      0.000 FF  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):     53.711      1.343 FF    IC  bup_3c120_fpga_sopc_inst|the_jtag_uart|jtag_uart_alt_jtag_atlantic|jupdate|clk
    Info (332113):     54.246      0.535 FR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    100.000    100.000           launch edge time
    Info (332113):    100.000      0.000           source latency
    Info (332113):    100.000      0.000           altera_reserved_tck
    Info (332113):    100.000      0.000 RR    IC  altera_reserved_tck~input|i
    Info (332113):    100.769      0.769 RR  CELL  altera_reserved_tck~input|o
    Info (332113):    100.769      0.000 RR    IC  altera_internal_jtag|tck
    Info (332113):    100.769      0.000 RR  CELL  altera_internal_jtag|tckutap
    Info (332113):    102.065      1.296 RR    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):    102.065      0.000 RR  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):    103.359      1.294 RR    IC  bup_3c120_fpga_sopc_inst|the_jtag_uart|jtag_uart_alt_jtag_atlantic|jupdate|clk
    Info (332113):    103.882      0.523 RF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
    Info (332113):    104.030      0.148           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.218
    Info (332113): Actual Width     :    49.784
    Info (332113): Slack            :    49.566
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 199.640
    Info (332113): Targets: [get_clocks {tx_clk_2p5}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 199.640 
    Info (332113): ===================================================================
    Info (332113): Node             : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|din_s1
    Info (332113): Clock            : tx_clk_2p5
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clkin_50
    Info (332113):      0.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      0.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):      2.946      1.967 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -3.307     -6.253 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -3.307      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):     -1.319      1.988 RR    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):     -1.319      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):      0.401      1.720 RR    IC  tx_clk~0|datad
    Info (332113):      0.526      0.125 RF  CELL  tx_clk~0|combout
    Info (332113):      0.731      0.205 FF    IC  tx_clk|datad
    Info (332113):      0.865      0.134 FR  CELL  tx_clk|combout
    Info (332113):      1.711      0.846 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332113):      1.711      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332113):      3.417      1.706 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|U_SYNC_5|din_s1|clk
    Info (332113):      3.963      0.546 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|din_s1
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    200.000    200.000           launch edge time
    Info (332113):    200.000      0.000           source latency
    Info (332113):    200.000      0.000           clkin_50
    Info (332113):    200.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):    200.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):    202.867      1.888 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):    196.435     -6.432 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):    196.435      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):    198.316      1.881 FF    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):    198.316      0.000 FF  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):    199.941      1.625 FF    IC  tx_clk~0|datad
    Info (332113):    200.070      0.129 FR  CELL  tx_clk~0|combout
    Info (332113):    200.250      0.180 RR    IC  tx_clk|datad
    Info (332113):    200.370      0.120 RF  CELL  tx_clk|combout
    Info (332113):    201.183      0.813 FF    IC  tx_clk~clkctrl|inclk[0]
    Info (332113):    201.183      0.000 FF  CELL  tx_clk~clkctrl|outclk
    Info (332113):    202.792      1.609 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|U_SYNC_5|din_s1|clk
    Info (332113):    203.261      0.469 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|din_s1
    Info (332113):    203.821      0.560           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.218
    Info (332113): Actual Width     :   199.858
    Info (332113): Slack            :   199.640
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 199.927
    Info (332113): Targets: [get_clocks {tx_clk_inst|altpll_component|auto_generated|pll...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 199.927 
    Info (332113): ===================================================================
    Info (332113): Node             : tx_clk|combout
    Info (332113): Clock            : tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clkin_50
    Info (332113):      0.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      0.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):      2.946      1.967 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -3.307     -6.253 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -3.307      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):     -1.319      1.988 RR    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):     -1.319      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):      0.401      1.720 RR    IC  tx_clk~0|datad
    Info (332113):      0.526      0.125 RF  CELL  tx_clk~0|combout
    Info (332113):      0.731      0.205 FF    IC  tx_clk|datad
    Info (332113):      0.865      0.134 FR  CELL  tx_clk|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    200.000    200.000           launch edge time
    Info (332113):    200.000      0.000           source latency
    Info (332113):    200.000      0.000           clkin_50
    Info (332113):    200.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):    200.979      0.979 RR  CELL  clkin_50~input|o
    Info (332113):    202.867      1.888 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):    196.435     -6.432 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):    196.435      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):    198.316      1.881 FF    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):    198.316      0.000 FF  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):    199.941      1.625 FF    IC  tx_clk~0|datad
    Info (332113):    200.070      0.129 FR  CELL  tx_clk~0|combout
    Info (332113):    200.250      0.180 RR    IC  tx_clk|datad
    Info (332113):    200.370      0.120 RF  CELL  tx_clk|combout
    Info (332113):    200.792      0.422           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :   199.927
    Info (332113): Slack            :   199.927
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 395.790
    Info (332113): Targets: [get_clocks {enet_gtx_clk_2p5}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 395.790 
    Info (332113): ===================================================================
    Info (332113): Node             : enet_gtx_clk
    Info (332113): Clock            : enet_gtx_clk_2p5
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     4.210
    Info (332113): Actual Width     :   400.000
    Info (332113): Slack            :   395.790
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {tx_clk_125}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {tx_clk_125}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {tx_clk_125}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {tx_clk_125}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {tx_clk_125}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {tx_clk_125}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {tx_clk_125}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {tx_clk_125}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {enet_gtx_clk_125}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {enet_gtx_clk_125}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {enet_gtx_clk_125}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {enet_gtx_clk_125}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {enet_gtx_clk_125}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {enet_gtx_clk_125}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {enet_gtx_clk_125}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {enet_gtx_clk_125}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {tx_clk_25}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {tx_clk_25}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {tx_clk_25}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {tx_clk_25}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {tx_clk_25}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {tx_clk_25}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {tx_clk_25}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {tx_clk_25}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {enet_gtx_clk_25}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {enet_gtx_clk_25}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {enet_gtx_clk_25}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {enet_gtx_clk_25}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {enet_gtx_clk_25}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {enet_gtx_clk_25}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {enet_gtx_clk_25}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {enet_gtx_clk_25}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {tx_clk_2p5}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {tx_clk_2p5}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {tx_clk_2p5}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {tx_clk_2p5}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {tx_clk_2p5}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {tx_clk_2p5}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {tx_clk_2p5}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {tx_clk_2p5}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {enet_gtx_clk_2p5}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {enet_gtx_clk_2p5}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {enet_gtx_clk_2p5}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {enet_gtx_clk_2p5}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {enet_gtx_clk_2p5}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {enet_gtx_clk_2p5}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {enet_gtx_clk_2p5}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {enet_gtx_clk_2p5}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {enet_rx_clk}] -rise_to [get_clocks {enet_rx_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {enet_rx_clk}] -fall_to [get_clocks {enet_rx_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {enet_rx_clk}] -rise_to [get_clocks {enet_rx_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {enet_rx_clk}] -fall_to [get_clocks {enet_rx_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {enet_rx_clk}] -rise_to [get_clocks {enet_rx_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {enet_rx_clk}] -fall_to [get_clocks {enet_rx_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {enet_rx_clk}] -rise_to [get_clocks {enet_rx_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {enet_rx_clk}] -fall_to [get_clocks {enet_rx_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clkin_50}] -rise_to [get_clocks {clkin_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clkin_50}] -fall_to [get_clocks {clkin_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clkin_50}] -rise_to [get_clocks {clkin_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clkin_50}] -fall_to [get_clocks {clkin_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clkin_50}] -rise_to [get_clocks {clkin_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clkin_50}] -fall_to [get_clocks {clkin_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clkin_50}] -rise_to [get_clocks {clkin_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clkin_50}] -fall_to [get_clocks {clkin_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info (332146): Worst-case setup slack is 3.993
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.993         0.000 clkin_50 
    Info (332119):     4.702         0.000 tx_clk_125 
    Info (332119):     5.226         0.000 enet_rx_clk 
    Info (332119):     5.289         0.000 tx_clk_25 
    Info (332119):     5.289         0.000 tx_clk_2p5 
    Info (332119):     5.310         0.000 n/a 
    Info (332119):     8.862         0.000 enet_gtx_clk_125 
    Info (332119):    16.292         0.000 altera_reserved_tck 
    Info (332119):    40.862         0.000 enet_gtx_clk_25 
    Info (332119):   400.862         0.000 enet_gtx_clk_2p5 
Info (332146): Worst-case hold slack is 0.093
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.093         0.000 clkin_50 
    Info (332119):     0.165         0.000 tx_clk_125 
    Info (332119):     0.165         0.000 tx_clk_25 
    Info (332119):     0.165         0.000 tx_clk_2p5 
    Info (332119):     0.180         0.000 altera_reserved_tck 
    Info (332119):     0.522         0.000 enet_gtx_clk_125 
    Info (332119):     1.021         0.000 enet_rx_clk 
    Info (332119):     1.315         0.000 n/a 
    Info (332119):    16.543         0.000 enet_gtx_clk_25 
    Info (332119):   196.557         0.000 enet_gtx_clk_2p5 
Info (332146): Worst-case recovery slack is 5.304
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.304         0.000 enet_rx_clk 
    Info (332119):     5.684         0.000 tx_clk_125 
    Info (332119):     7.148         0.000 clkin_50 
    Info (332119):    37.684         0.000 tx_clk_25 
    Info (332119):    49.168         0.000 altera_reserved_tck 
    Info (332119):   397.684         0.000 tx_clk_2p5 
Info (332146): Worst-case removal slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 altera_reserved_tck 
    Info (332119):     0.958         0.000 clkin_50 
    Info (332119):     1.301         0.000 tx_clk_125 
    Info (332119):     1.301         0.000 tx_clk_25 
    Info (332119):     1.301         0.000 tx_clk_2p5 
Info (332146): Worst-case minimum pulse width slack is 3.685
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.685         0.000 tx_clk_125 
    Info (332119):     3.737         0.000 enet_rx_clk 
    Info (332119):     3.964         0.000 tx_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.000         0.000 enet_gtx_clk_125 
    Info (332119):     9.697         0.000 clkin_50 
    Info (332119):    19.706         0.000 tx_clk_25 
    Info (332119):    19.963         0.000 tx_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    36.000         0.000 enet_gtx_clk_25 
    Info (332119):    49.476         0.000 altera_reserved_tck 
    Info (332119):   199.720         0.000 tx_clk_2p5 
    Info (332119):   199.977         0.000 tx_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   396.000         0.000 enet_gtx_clk_2p5 
Info (332114): Report Metastability: Found 117 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 117
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 19.411 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.993
    Info (332115): -to_clock [get_clocks {clkin_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.993 
    Info (332115): ===================================================================
    Info (332115): From Node    : enet_mdio
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[0]
    Info (332115): Launch Clock : n/a
    Info (332115): Latch Clock  : clkin_50
    Info (332115): Max Delay Exception      : 6.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  F  iExt  enet_mdio
    Info (332115):      0.000      0.000 FF    IC  enet_mdio~input|i
    Info (332115):      0.714      0.714 FF  CELL  enet_mdio~input|o
    Info (332115):      3.626      2.912 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MDIO|U_MDIO|reg_data_rd[0]~feeder|datac
    Info (332115):      3.759      0.133 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MDIO|U_MDIO|reg_data_rd[0]~feeder|combout
    Info (332115):      3.759      0.000 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MDIO|U_MDIO|reg_data_rd[0]|d
    Info (332115):      3.809      0.050 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      6.000      6.000           latch edge time
    Info (332115):      7.795      1.795  R        clock network delay
    Info (332115):      7.802      0.007     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.809
    Info (332115): Data Required Time :     7.802
    Info (332115): Slack              :     3.993 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.702
    Info (332115): -to_clock [get_clocks {tx_clk_125}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.702 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1|dreg[1]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]
    Info (332115): Launch Clock : tx_clk_125
    Info (332115): Latch Clock  : tx_clk_125
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.005      2.005  R        clock network delay
    Info (332115):      2.110      0.105     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1|dreg[1]
    Info (332115):      2.110      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|U_SYNC_1|dreg[1]|q
    Info (332115):      2.539      0.429 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~0|datab
    Info (332115):      2.730      0.191 FR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~0|combout
    Info (332115):      2.820      0.090 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~2|datad
    Info (332115):      2.888      0.068 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~2|combout
    Info (332115):      3.003      0.115 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|always10~4|datab
    Info (332115):      3.208      0.205 RF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|always10~4|combout
    Info (332115):      3.429      0.221 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|U_RETR|Selector5~2|datad
    Info (332115):      3.492      0.063 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|U_RETR|Selector5~2|combout
    Info (332115):      3.601      0.109 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|U_RETR|Selector5~3|datad
    Info (332115):      3.664      0.063 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|U_RETR|Selector5~3|combout
    Info (332115):      3.807      0.143 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|U_RETR|always10~0|datab
    Info (332115):      3.999      0.192 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|U_RETR|always10~0|combout
    Info (332115):      4.204      0.205 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|tx_rden~4|datad
    Info (332115):      4.276      0.072 FR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|tx_rden~4|combout
    Info (332115):      4.391      0.115 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|always5~0_Duplicate|datac
    Info (332115):      4.521      0.130 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|always5~0_Duplicate|combout
    Info (332115):      4.899      0.378 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[3]|ena
    Info (332115):      5.232      0.333 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.000      8.000           latch edge time
    Info (332115):      9.660      1.660  R        clock network delay
    Info (332115):      9.957      0.297           clock pessimism
    Info (332115):      9.927     -0.030           clock uncertainty
    Info (332115):      9.934      0.007     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.232
    Info (332115): Data Required Time :     9.934
    Info (332115): Slack              :     4.702 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.226
    Info (332115): -to_clock [get_clocks {enet_rx_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.226 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|mac_data_reg[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|addr_match5
    Info (332115): Launch Clock : enet_rx_clk
    Info (332115): Latch Clock  : enet_rx_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.857      1.857  R        clock network delay
    Info (332115):      1.962      0.105     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|mac_data_reg[0]
    Info (332115):      1.962      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|mac_data_reg[0]|q
    Info (332115):      2.735      0.773 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|Equal21~0|datac
    Info (332115):      2.868      0.133 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|Equal21~0|combout
    Info (332115):      2.998      0.130 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|Equal21~4|datab
    Info (332115):      3.172      0.174 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|Equal21~4|combout
    Info (332115):      3.688      0.516 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|always3~2|dataa
    Info (332115):      3.892      0.204 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|always3~2|combout
    Info (332115):      4.464      0.572 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|always3~3|datad
    Info (332115):      4.527      0.063 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|always3~3|combout
    Info (332115):      4.527      0.000 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_MAGIC|addr_match5|d
    Info (332115):      4.577      0.050 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|addr_match5
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.000      8.000           latch edge time
    Info (332115):      9.797      1.797  R        clock network delay
    Info (332115):      9.816      0.019           clock pessimism
    Info (332115):      9.796     -0.020           clock uncertainty
    Info (332115):      9.803      0.007     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|addr_match5
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.577
    Info (332115): Data Required Time :     9.803
    Info (332115): Slack              :     5.226 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.289
    Info (332115): -to_clock [get_clocks {tx_clk_25}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.289 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden~_Duplicate_1
    Info (332115): Launch Clock : tx_clk_25
    Info (332115): Latch Clock  : tx_clk_25
    Info (332115): Max Delay Exception      : 7.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.201      2.201  R        clock network delay
    Info (332115):      2.306      0.105     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[0]
    Info (332115):      2.306      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|eop_sft[0]|q
    Info (332115):      2.502      0.196 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|tx_eop_int~0|datad
    Info (332115):      2.565      0.063 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|tx_eop_int~0|combout
    Info (332115):      2.696      0.131 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~2|datab
    Info (332115):      2.873      0.177 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~2|combout
    Info (332115):      3.244      0.371 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|always10~2|datac
    Info (332115):      3.364      0.120 FR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|always10~2|combout
    Info (332115):      3.670      0.306 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|tx_rden~_Duplicate|asdata
    Info (332115):      3.847      0.177 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden~_Duplicate_1
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      7.000      7.000           latch edge time
    Info (332115):      8.827      1.827  R        clock network delay
    Info (332115):      9.159      0.332           clock pessimism
    Info (332115):      9.129     -0.030           clock uncertainty
    Info (332115):      9.136      0.007     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden~_Duplicate_1
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.847
    Info (332115): Data Required Time :     9.136
    Info (332115): Slack              :     5.289 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.289
    Info (332115): -to_clock [get_clocks {tx_clk_2p5}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.289 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden~_Duplicate_1
    Info (332115): Launch Clock : tx_clk_2p5
    Info (332115): Latch Clock  : tx_clk_2p5
    Info (332115): Max Delay Exception      : 7.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.046      2.046  R        clock network delay
    Info (332115):      2.151      0.105     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[0]
    Info (332115):      2.151      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|eop_sft[0]|q
    Info (332115):      2.347      0.196 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|tx_eop_int~0|datad
    Info (332115):      2.410      0.063 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|tx_eop_int~0|combout
    Info (332115):      2.541      0.131 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~2|datab
    Info (332115):      2.718      0.177 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|eop_0~2|combout
    Info (332115):      3.089      0.371 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|always10~2|datac
    Info (332115):      3.209      0.120 FR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|always10~2|combout
    Info (332115):      3.515      0.306 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_GETH|U_TX|tx_rden~_Duplicate|asdata
    Info (332115):      3.692      0.177 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden~_Duplicate_1
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      7.000      7.000           latch edge time
    Info (332115):      8.719      1.719  R        clock network delay
    Info (332115):      9.004      0.285           clock pessimism
    Info (332115):      8.974     -0.030           clock uncertainty
    Info (332115):      8.981      0.007     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden~_Duplicate_1
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.692
    Info (332115): Data Required Time :     8.981
    Info (332115): Slack              :     5.289 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.310
    Info (332115): -to_clock n/a
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.310 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13
    Info (332115): To Node      : fsd[13]
    Info (332115): Launch Clock : clkin_50
    Info (332115): Latch Clock  : n/a
    Info (332115): Max Delay Exception      : 10.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.824      1.824  R        clock network delay
    Info (332115):      1.922      0.098     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13
    Info (332115):      2.167      0.245 FF  CELL  bup_3c120_fpga_sopc_inst|the_flash_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13|q
    Info (332115):      2.167      0.000 FF    IC  fsd[13]~output|oe
    Info (332115):      4.690      2.523 FR  CELL  fsd[13]~output|o
    Info (332115):      4.690      0.000 RR  CELL  fsd[13]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     10.000      0.000  R        clock network delay
    Info (332115):     10.000      0.000  R  oExt  fsd[13]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.690
    Info (332115): Data Required Time :    10.000
    Info (332115): Slack              :     5.310 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.862
    Info (332115): -to_clock [get_clocks {enet_gtx_clk_125}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 8.862 
    Info (332115): ===================================================================
    Info (332115): From Node    : tx_clk|combout
    Info (332115): To Node      : enet_txd[1]
    Info (332115): Launch Clock : tx_clk_125
    Info (332115): Latch Clock  : enet_gtx_clk_125
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.398      0.398  R        clock network delay
    Info (332115):      0.843      0.445 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332115):      0.843      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332115):      1.686      0.843 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|muxsel
    Info (332115):      2.173      0.487 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|dataout
    Info (332115):      2.173      0.000 RR    IC  enet_txd[1]~output|i
    Info (332115):      4.056      1.883 RR  CELL  enet_txd[1]~output|o
    Info (332115):      4.056      0.000 RR  CELL  enet_txd[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.000      8.000           latch edge time
    Info (332115):     11.924      3.924  R        clock network delay
    Info (332115):     12.203      0.279           clock pessimism
    Info (332115):     12.093     -0.110           clock uncertainty
    Info (332115):     12.918      0.825  R  oExt  enet_txd[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.056
    Info (332115): Data Required Time :    12.918
    Info (332115): Slack              :     8.862 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.292
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 16.292 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_reserved_tdi
    Info (332115): To Node      : sld_hub:auto_hub|irsr_reg[6]
    Info (332115): Launch Clock : n/a
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  F  iExt  altera_reserved_tdi
    Info (332115):      0.000      0.000 FF    IC  altera_reserved_tdi~input|i
    Info (332115):      0.734      0.734 FF  CELL  altera_reserved_tdi~input|o
    Info (332115):      0.734      0.000 FF    IC  altera_internal_jtag|tdi
    Info (332115):      1.643      0.909 FF  CELL  altera_internal_jtag|tdiutap
    Info (332115):      4.022      2.379 FF    IC  auto_hub|irsr_reg[6]~12|dataa
    Info (332115):      4.226      0.204 FF  CELL  auto_hub|irsr_reg[6]~12|combout
    Info (332115):      5.708      1.482 FF    IC  auto_hub|irsr_reg[6]~13|datab
    Info (332115):      5.915      0.207 FF  CELL  auto_hub|irsr_reg[6]~13|combout
    Info (332115):      5.915      0.000 FF    IC  auto_hub|irsr_reg[6]|d
    Info (332115):      5.965      0.050 FF  CELL  sld_hub:auto_hub|irsr_reg[6]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.250      2.250  R        clock network delay
    Info (332115):     22.257      0.007     uTsu  sld_hub:auto_hub|irsr_reg[6]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.965
    Info (332115): Data Required Time :    22.257
    Info (332115): Slack              :    16.292 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 40.862
    Info (332115): -to_clock [get_clocks {enet_gtx_clk_25}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 40.862 
    Info (332115): ===================================================================
    Info (332115): From Node    : tx_clk|combout
    Info (332115): To Node      : enet_txd[1]
    Info (332115): Launch Clock : tx_clk_25
    Info (332115): Latch Clock  : enet_gtx_clk_25
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.593      0.593  R        clock network delay
    Info (332115):      1.038      0.445 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332115):      1.038      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332115):      1.881      0.843 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|muxsel
    Info (332115):      2.368      0.487 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|dataout
    Info (332115):      2.368      0.000 RR    IC  enet_txd[1]~output|i
    Info (332115):      4.251      1.883 RR  CELL  enet_txd[1]~output|o
    Info (332115):      4.251      0.000 RR  CELL  enet_txd[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     44.099      4.099  R        clock network delay
    Info (332115):     44.398      0.299           clock pessimism
    Info (332115):     44.288     -0.110           clock uncertainty
    Info (332115):     45.113      0.825  R  oExt  enet_txd[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.251
    Info (332115): Data Required Time :    45.113
    Info (332115): Slack              :    40.862 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 400.862
    Info (332115): -to_clock [get_clocks {enet_gtx_clk_2p5}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 400.862 
    Info (332115): ===================================================================
    Info (332115): From Node    : tx_clk|combout
    Info (332115): To Node      : enet_txd[1]
    Info (332115): Launch Clock : tx_clk_2p5
    Info (332115): Latch Clock  : enet_gtx_clk_2p5
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.438      0.438  R        clock network delay
    Info (332115):      0.883      0.445 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332115):      0.883      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332115):      1.726      0.843 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|muxsel
    Info (332115):      2.213      0.487 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|dataout
    Info (332115):      2.213      0.000 RR    IC  enet_txd[1]~output|i
    Info (332115):      4.096      1.883 RR  CELL  enet_txd[1]~output|o
    Info (332115):      4.096      0.000 RR  CELL  enet_txd[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    400.000    400.000           latch edge time
    Info (332115):    403.991      3.991  R        clock network delay
    Info (332115):    404.243      0.252           clock pessimism
    Info (332115):    404.133     -0.110           clock uncertainty
    Info (332115):    404.958      0.825  R  oExt  enet_txd[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.096
    Info (332115): Data Required Time :   404.958
    Info (332115): Slack              :   400.862 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.093
    Info (332115): -to_clock [get_clocks {clkin_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.093 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|received_data_counter[15]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : clkin_50
    Info (332115): Latch Clock  : clkin_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.719      1.719  R        clock network delay
    Info (332115):      1.824      0.105     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|received_data_counter[15]
    Info (332115):      1.824      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_sgdma_tx|the_sgdma_tx_m_read|received_data_counter[15]|q
    Info (332115):      2.120      0.296 RR    IC  bup_3c120_fpga_sopc_inst|the_sgdma_tx|the_sgdma_tx_status_token_fifo|sgdma_tx_status_token_fifo_status_token_fifo|auto_generated|dpfifo|FIFOram|ram_block1a0|portadatain[15]
    Info (332115):      2.156      0.036 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.978      1.978  R        clock network delay
    Info (332115):      1.959     -0.019           clock pessimism
    Info (332115):      1.959      0.000           clock uncertainty
    Info (332115):      2.063      0.104      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.156
    Info (332115): Data Required Time :     2.063
    Info (332115): Slack              :     0.093 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.165
    Info (332115): -to_clock [get_clocks {tx_clk_125}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.165 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[2]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): Launch Clock : tx_clk_125
    Info (332115): Latch Clock  : tx_clk_125
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.636      1.636  R        clock network delay
    Info (332115):      1.741      0.105     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[2]
    Info (332115):      1.741      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_LBFF|U_LBFF|U_WRT|b_out[2]|q
    Info (332115):      2.088      0.347 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_LBFF|U_LBFF|U_RAM|altsyncram_component|auto_generated|ram_block1a0|portaaddr[2]
    Info (332115):      2.125      0.037 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.168      2.168  R        clock network delay
    Info (332115):      1.856     -0.312           clock pessimism
    Info (332115):      1.856      0.000           clock uncertainty
    Info (332115):      1.960      0.104      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.125
    Info (332115): Data Required Time :     1.960
    Info (332115): Slack              :     0.165 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.165
    Info (332115): -to_clock [get_clocks {tx_clk_25}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.165 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[2]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): Launch Clock : tx_clk_25
    Info (332115): Latch Clock  : tx_clk_25
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.811      1.811  R        clock network delay
    Info (332115):      1.916      0.105     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[2]
    Info (332115):      1.916      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_LBFF|U_LBFF|U_WRT|b_out[2]|q
    Info (332115):      2.263      0.347 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_LBFF|U_LBFF|U_RAM|altsyncram_component|auto_generated|ram_block1a0|portaaddr[2]
    Info (332115):      2.300      0.037 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.363      2.363  R        clock network delay
    Info (332115):      2.031     -0.332           clock pessimism
    Info (332115):      2.031      0.000           clock uncertainty
    Info (332115):      2.135      0.104      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.300
    Info (332115): Data Required Time :     2.135
    Info (332115): Slack              :     0.165 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.165
    Info (332115): -to_clock [get_clocks {tx_clk_2p5}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.165 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[2]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): Launch Clock : tx_clk_2p5
    Info (332115): Latch Clock  : tx_clk_2p5
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.703      1.703  R        clock network delay
    Info (332115):      1.808      0.105     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[2]
    Info (332115):      1.808      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_LBFF|U_LBFF|U_WRT|b_out[2]|q
    Info (332115):      2.155      0.347 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_LBFF|U_LBFF|U_RAM|altsyncram_component|auto_generated|ram_block1a0|portaaddr[2]
    Info (332115):      2.192      0.037 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.208      2.208  R        clock network delay
    Info (332115):      1.923     -0.285           clock pessimism
    Info (332115):      1.923      0.000           clock uncertainty
    Info (332115):      2.027      0.104      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.192
    Info (332115): Data Required Time :     2.027
    Info (332115): Slack              :     0.165 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.180 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     52.551      2.551  F        clock network delay
    Info (332115):     52.656      0.105     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115):     52.656      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_jtag_uart|jtag_uart_alt_jtag_atlantic|jupdate|q
    Info (332115):     52.656      0.000 RR    IC  bup_3c120_fpga_sopc_inst|the_jtag_uart|jtag_uart_alt_jtag_atlantic|jupdate~1|datac
    Info (332115):     52.827      0.171 RR  CELL  bup_3c120_fpga_sopc_inst|the_jtag_uart|jtag_uart_alt_jtag_atlantic|jupdate~1|combout
    Info (332115):     52.827      0.000 RR    IC  bup_3c120_fpga_sopc_inst|the_jtag_uart|jtag_uart_alt_jtag_atlantic|jupdate|d
    Info (332115):     52.858      0.031 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.639      2.639  F        clock network delay
    Info (332115):     52.594     -0.045           clock pessimism
    Info (332115):     52.594      0.000           clock uncertainty
    Info (332115):     52.678      0.084      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :    52.858
    Info (332115): Data Required Time :    52.678
    Info (332115): Slack              :     0.180 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.522
    Info (332115): -to_clock [get_clocks {enet_gtx_clk_125}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.522 
    Info (332115): ===================================================================
    Info (332115): From Node    : tx_clk|combout
    Info (332115): To Node      : enet_tx_en
    Info (332115): Launch Clock : tx_clk_125
    Info (332115): Latch Clock  : enet_gtx_clk_125 (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.000      8.000           launch edge time
    Info (332115):      8.119      0.119  R        clock network delay
    Info (332115):      8.546      0.427 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332115):      8.546      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332115):      9.359      0.813 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out1|altddio_out_component|auto_generated|ddio_outa[0]|muxsel
    Info (332115):      9.804      0.445 RF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out1|altddio_out_component|auto_generated|ddio_outa[0]|dataout
    Info (332115):      9.804      0.000 FF    IC  enet_tx_en~output|i
    Info (332115):     11.565      1.761 FF  CELL  enet_tx_en~output|o
    Info (332115):     11.565      0.000 FF  CELL  enet_tx_en
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      4.000      4.000           latch edge time
    Info (332115):      8.437      4.437  F        clock network delay
    Info (332115):      8.158     -0.279           clock pessimism
    Info (332115):      8.268      0.110           clock uncertainty
    Info (332115):     11.043      2.775  F  oExt  enet_tx_en
    Info (332115): 
    Info (332115): Data Arrival Time  :    11.565
    Info (332115): Data Required Time :    11.043
    Info (332115): Slack              :     0.522 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.021
    Info (332115): -to_clock [get_clocks {enet_rx_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.021 
    Info (332115): ===================================================================
    Info (332115): From Node    : enet_rx_dv
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated|input_cell_l[0]
    Info (332115): Launch Clock : enet_rx_clk
    Info (332115): Latch Clock  : enet_rx_clk (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.000      8.000           launch edge time
    Info (332115):      8.000      0.000  R        clock network delay
    Info (332115):      5.125     -2.875  R  iExt  enet_rx_dv
    Info (332115):      5.125      0.000 RR    IC  enet_rx_dv~input|i
    Info (332115):      5.482      0.357 RR  CELL  enet_rx_dv~input|o
    Info (332115):      6.864      1.382 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_in1|altddio_in_component|auto_generated|input_cell_l[0]~feeder|datac
    Info (332115):      6.989      0.125 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_in1|altddio_in_component|auto_generated|input_cell_l[0]~feeder|combout
    Info (332115):      6.989      0.000 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_in1|altddio_in_component|auto_generated|input_cell_l[0]|d
    Info (332115):      7.020      0.031 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated|input_cell_l[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      4.000      4.000           latch edge time
    Info (332115):      5.895      1.895  F        clock network delay
    Info (332115):      5.915      0.020           clock uncertainty
    Info (332115):      5.999      0.084      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated|input_cell_l[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.020
    Info (332115): Data Required Time :     5.999
    Info (332115): Slack              :     1.021 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.315
    Info (332115): -to_clock n/a
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.315 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|mdio_oen
    Info (332115): To Node      : enet_mdio
    Info (332115): Launch Clock : clkin_50
    Info (332115): Latch Clock  : n/a
    Info (332115): Min Delay Exception      : 2.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.777      1.777  R        clock network delay
    Info (332115):      1.882      0.105     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|mdio_oen
    Info (332115):      1.882      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MDIO|mdio_oen|q
    Info (332115):      2.062      0.180 RR    IC  enet_mdio~output|oe
    Info (332115):      3.315      1.253 RR  CELL  enet_mdio~output|o
    Info (332115):      3.315      0.000 RR  CELL  enet_mdio
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      2.000      2.000           latch edge time
    Info (332115):      2.000      0.000  R        clock network delay
    Info (332115):      2.000      0.000  R  oExt  enet_mdio
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.315
    Info (332115): Data Required Time :     2.000
    Info (332115): Slack              :     1.315 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 16.543
    Info (332115): -to_clock [get_clocks {enet_gtx_clk_25}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 16.543 
    Info (332115): ===================================================================
    Info (332115): From Node    : tx_clk|combout
    Info (332115): To Node      : enet_tx_en
    Info (332115): Launch Clock : tx_clk_25
    Info (332115): Latch Clock  : enet_gtx_clk_25 (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           launch edge time
    Info (332115):     40.294      0.294  R        clock network delay
    Info (332115):     40.721      0.427 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332115):     40.721      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332115):     41.534      0.813 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out1|altddio_out_component|auto_generated|ddio_outa[0]|muxsel
    Info (332115):     41.979      0.445 RF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out1|altddio_out_component|auto_generated|ddio_outa[0]|dataout
    Info (332115):     41.979      0.000 FF    IC  enet_tx_en~output|i
    Info (332115):     43.740      1.761 FF  CELL  enet_tx_en~output|o
    Info (332115):     43.740      0.000 FF  CELL  enet_tx_en
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     24.611      4.611  F        clock network delay
    Info (332115):     24.312     -0.299           clock pessimism
    Info (332115):     24.422      0.110           clock uncertainty
    Info (332115):     27.197      2.775  F  oExt  enet_tx_en
    Info (332115): 
    Info (332115): Data Arrival Time  :    43.740
    Info (332115): Data Required Time :    27.197
    Info (332115): Slack              :    16.543 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 196.557
    Info (332115): -to_clock [get_clocks {enet_gtx_clk_2p5}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 196.557 
    Info (332115): ===================================================================
    Info (332115): From Node    : tx_clk|combout
    Info (332115): To Node      : enet_tx_en
    Info (332115): Launch Clock : tx_clk_2p5
    Info (332115): Latch Clock  : enet_gtx_clk_2p5 (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    400.000    400.000           launch edge time
    Info (332115):    400.186      0.186  R        clock network delay
    Info (332115):    400.613      0.427 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332115):    400.613      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332115):    401.426      0.813 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out1|altddio_out_component|auto_generated|ddio_outa[0]|muxsel
    Info (332115):    401.871      0.445 RF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out1|altddio_out_component|auto_generated|ddio_outa[0]|dataout
    Info (332115):    401.871      0.000 FF    IC  enet_tx_en~output|i
    Info (332115):    403.632      1.761 FF  CELL  enet_tx_en~output|o
    Info (332115):    403.632      0.000 FF  CELL  enet_tx_en
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    200.000    200.000           latch edge time
    Info (332115):    204.442      4.442  F        clock network delay
    Info (332115):    204.190     -0.252           clock pessimism
    Info (332115):    204.300      0.110           clock uncertainty
    Info (332115):    207.075      2.775  F  oExt  enet_tx_en
    Info (332115): 
    Info (332115): Data Arrival Time  :   403.632
    Info (332115): Data Required Time :   207.075
    Info (332115): Slack              :   196.557 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.304
    Info (332115): -to_clock [get_clocks {enet_rx_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.304 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]
    Info (332115): Launch Clock : enet_rx_clk
    Info (332115): Latch Clock  : enet_rx_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.864      1.864  R        clock network delay
    Info (332115):      1.969      0.105     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      1.969      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_0|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      3.167      1.198 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_0|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      3.167      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_0|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      4.212      1.045 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|b_out[0]|clrn
    Info (332115):      4.640      0.428 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.000      8.000           latch edge time
    Info (332115):      9.938      1.938  R        clock network delay
    Info (332115):      9.957      0.019           clock pessimism
    Info (332115):      9.937     -0.020           clock uncertainty
    Info (332115):      9.944      0.007     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.640
    Info (332115): Data Required Time :     9.944
    Info (332115): Slack              :     5.304 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.684
    Info (332115): -to_clock [get_clocks {tx_clk_125}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.684 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): Launch Clock : tx_clk_125
    Info (332115): Latch Clock  : tx_clk_125
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.020      2.020  R        clock network delay
    Info (332115):      2.125      0.105     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      2.125      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      2.473      0.348 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      2.473      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      3.537      1.064 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|areset
    Info (332115):      3.950      0.413 FR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.000      8.000           latch edge time
    Info (332115):      9.598      1.598  R        clock network delay
    Info (332115):      9.895      0.297           clock pessimism
    Info (332115):      9.865     -0.030           clock uncertainty
    Info (332115):      9.634     -0.231     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.950
    Info (332115): Data Required Time :     9.634
    Info (332115): Slack              :     5.684 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.148
    Info (332115): -to_clock [get_clocks {clkin_50}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 7.148 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|Mn_rot_step2[25]
    Info (332115): Launch Clock : clkin_50
    Info (332115): Latch Clock  : clkin_50 (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.806      1.806  R        clock network delay
    Info (332115):      1.911      0.105     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out
    Info (332115):      1.911      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out|q
    Info (332115):      3.351      1.440 FF    IC  bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out~clkctrl|inclk[0]
    Info (332115):      3.351      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out~clkctrl|outclk
    Info (332115):      4.248      0.897 FF    IC  bup_3c120_fpga_sopc_inst|the_cpu|Mn_rot_step2[25]|clrn
    Info (332115):      4.676      0.428 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|Mn_rot_step2[25]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     11.819      1.819  F        clock network delay
    Info (332115):     11.837      0.018           clock pessimism
    Info (332115):     11.817     -0.020           clock uncertainty
    Info (332115):     11.824      0.007     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|Mn_rot_step2[25]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.676
    Info (332115): Data Required Time :    11.824
    Info (332115): Slack              :     7.148 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 37.684
    Info (332115): -to_clock [get_clocks {tx_clk_25}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 37.684 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): Launch Clock : tx_clk_25
    Info (332115): Latch Clock  : tx_clk_25
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.215      2.215  R        clock network delay
    Info (332115):      2.320      0.105     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      2.320      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      2.668      0.348 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      2.668      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      3.732      1.064 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|areset
    Info (332115):      4.145      0.413 FR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     41.773      1.773  R        clock network delay
    Info (332115):     42.090      0.317           clock pessimism
    Info (332115):     42.060     -0.030           clock uncertainty
    Info (332115):     41.829     -0.231     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.145
    Info (332115): Data Required Time :    41.829
    Info (332115): Slack              :    37.684 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.168
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 49.168 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|clr_reg
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.327      2.327  R        clock network delay
    Info (332115):      2.432      0.105     uTco  sld_hub:auto_hub|clr_reg
    Info (332115):      2.432      0.000 FF  CELL  auto_hub|clr_reg|q
    Info (332115):      3.024      0.592 FF    IC  bup_3c120_fpga_sopc_inst|the_jtag_uart|jtag_uart_alt_jtag_atlantic|jupdate|clrn
    Info (332115):      3.415      0.391 FR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.551      2.551  F        clock network delay
    Info (332115):     52.596      0.045           clock pessimism
    Info (332115):     52.576     -0.020           clock uncertainty
    Info (332115):     52.583      0.007     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.415
    Info (332115): Data Required Time :    52.583
    Info (332115): Slack              :    49.168 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 397.684
    Info (332115): -to_clock [get_clocks {tx_clk_2p5}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 397.684 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): Launch Clock : tx_clk_2p5
    Info (332115): Latch Clock  : tx_clk_2p5
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.060      2.060  R        clock network delay
    Info (332115):      2.165      0.105     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      2.165      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      2.513      0.348 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      2.513      0.000 FF  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      3.577      1.064 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_RGMII|the_rgmii_out4|altddio_out_component|auto_generated|ddio_outa[1]|areset
    Info (332115):      3.990      0.413 FR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    400.000    400.000           latch edge time
    Info (332115):    401.665      1.665  R        clock network delay
    Info (332115):    401.935      0.270           clock pessimism
    Info (332115):    401.905     -0.030           clock uncertainty
    Info (332115):    401.674     -0.231     uTsu  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated|ddio_outa[1]~DFFHI
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.990
    Info (332115): Data Required Time :   401.674
    Info (332115): Slack              :   397.684 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.500
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.500 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115): To Node      : sld_hub:auto_hub|virtual_ir_scan_reg
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.252      2.252  R        clock network delay
    Info (332115):      2.357      0.105     uTco  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115):      2.357      0.000 RR  CELL  auto_hub|shadow_jsm|state[0]|q
    Info (332115):      2.503      0.146 RR    IC  auto_hub|virtual_ir_scan_reg|clrn
    Info (332115):      2.877      0.374 RR  CELL  sld_hub:auto_hub|virtual_ir_scan_reg
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.342      2.342  R        clock network delay
    Info (332115):      2.293     -0.049           clock pessimism
    Info (332115):      2.293      0.000           clock uncertainty
    Info (332115):      2.377      0.084      uTh  sld_hub:auto_hub|virtual_ir_scan_reg
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.877
    Info (332115): Data Required Time :     2.377
    Info (332115): Slack              :     0.500 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.958
    Info (332115): -to_clock [get_clocks {clkin_50}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.958 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out
    Info (332115): Launch Clock : clkin_50
    Info (332115): Latch Clock  : clkin_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.760      1.760  R        clock network delay
    Info (332115):      1.865      0.105     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest
    Info (332115):      1.865      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_cpu|the_cpu_nios2_oci|the_cpu_nios2_oci_debug|resetrequest|q
    Info (332115):      2.226      0.361 RR    IC  bup_3c120_fpga_sopc_inst|reset_n_sources~0|datad
    Info (332115):      2.291      0.065 RR  CELL  bup_3c120_fpga_sopc_inst|reset_n_sources~0|combout
    Info (332115):      2.463      0.172 RR    IC  bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out|clrn
    Info (332115):      2.829      0.366 RF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.806      1.806  R        clock network delay
    Info (332115):      1.787     -0.019           clock pessimism
    Info (332115):      1.787      0.000           clock uncertainty
    Info (332115):      1.871      0.084      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.829
    Info (332115): Data Required Time :     1.871
    Info (332115): Slack              :     0.958 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.301
    Info (332115): -to_clock [get_clocks {tx_clk_125}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.301 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]
    Info (332115): Launch Clock : tx_clk_125
    Info (332115): Latch Clock  : tx_clk_125
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.666      1.666  R        clock network delay
    Info (332115):      1.771      0.105     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      1.771      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      2.078      0.307 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      2.078      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      2.942      0.864 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|dout_reg_sft[28]|clrn
    Info (332115):      3.316      0.374 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.228      2.228  R        clock network delay
    Info (332115):      1.931     -0.297           clock pessimism
    Info (332115):      1.931      0.000           clock uncertainty
    Info (332115):      2.015      0.084      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.316
    Info (332115): Data Required Time :     2.015
    Info (332115): Slack              :     1.301 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.301
    Info (332115): -to_clock [get_clocks {tx_clk_25}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.301 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]
    Info (332115): Launch Clock : tx_clk_25
    Info (332115): Latch Clock  : tx_clk_25
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.841      1.841  R        clock network delay
    Info (332115):      1.946      0.105     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      1.946      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      2.253      0.307 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      2.253      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      3.117      0.864 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|dout_reg_sft[28]|clrn
    Info (332115):      3.491      0.374 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.423      2.423  R        clock network delay
    Info (332115):      2.106     -0.317           clock pessimism
    Info (332115):      2.106      0.000           clock uncertainty
    Info (332115):      2.190      0.084      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.491
    Info (332115): Data Required Time :     2.190
    Info (332115): Slack              :     1.301 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.301
    Info (332115): -to_clock [get_clocks {tx_clk_2p5}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.301 
    Info (332115): ===================================================================
    Info (332115): From Node    : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115): To Node      : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]
    Info (332115): Launch Clock : tx_clk_2p5
    Info (332115): Latch Clock  : tx_clk_2p5
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.733      1.733  R        clock network delay
    Info (332115):      1.838      0.105     uTco  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]
    Info (332115):      1.838      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]|q
    Info (332115):      2.145      0.307 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|inclk[0]
    Info (332115):      2.145      0.000 RR  CELL  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl|outclk
    Info (332115):      3.009      0.864 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|dout_reg_sft[28]|clrn
    Info (332115):      3.383      0.374 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.268      2.268  R        clock network delay
    Info (332115):      1.998     -0.270           clock pessimism
    Info (332115):      1.998      0.000           clock uncertainty
    Info (332115):      2.082      0.084      uTh  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.383
    Info (332115): Data Required Time :     2.082
    Info (332115): Slack              :     1.301 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.685
    Info (332113): Targets: [get_clocks {tx_clk_125}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.685 
    Info (332113): ===================================================================
    Info (332113): Node             : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_95g1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332113): Clock            : tx_clk_125
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.000      4.000           launch edge time
    Info (332113):      4.000      0.000           source latency
    Info (332113):      4.000      0.000           clkin_50
    Info (332113):      4.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      4.599      0.599 RR  CELL  clkin_50~input|o
    Info (332113):      5.779      1.180 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      1.926     -3.853 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      1.926      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      3.120      1.194 FF    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      3.120      0.000 FF  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      4.241      1.121 FF    IC  tx_clk|dataa
    Info (332113):      4.434      0.193 FF  CELL  tx_clk|combout
    Info (332113):      4.905      0.471 FF    IC  tx_clk~clkctrl|inclk[0]
    Info (332113):      4.905      0.000 FF  CELL  tx_clk~clkctrl|outclk
    Info (332113):      5.795      0.890 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_RAM|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):      6.243      0.448 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_95g1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      8.000      8.000           launch edge time
    Info (332113):      8.000      0.000           source latency
    Info (332113):      8.000      0.000           clkin_50
    Info (332113):      8.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      8.599      0.599 RR  CELL  clkin_50~input|o
    Info (332113):      9.732      1.133 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      5.773     -3.959 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      5.773      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      6.933      1.160 RR    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      6.933      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      7.966      1.033 RR    IC  tx_clk|dataa
    Info (332113):      8.119      0.153 RR  CELL  tx_clk|combout
    Info (332113):      8.546      0.427 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332113):      8.546      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332113):      9.389      0.843 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_RAM|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):      9.805      0.416 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_95g1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332113):     10.158      0.353           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :     3.915
    Info (332113): Slack            :     3.685
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.737
    Info (332113): Targets: [get_clocks {enet_rx_clk}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.737 
    Info (332113): ===================================================================
    Info (332113): Node             : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : enet_rx_clk
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.000      4.000           launch edge time
    Info (332113):      4.000      0.000           source latency
    Info (332113):      4.000      0.000           enet_rx_clk
    Info (332113):      4.000      0.000 FF    IC  enet_rx_clk~input|i
    Info (332113):      4.621      0.621 FF  CELL  enet_rx_clk~input|o
    Info (332113):      4.706      0.085 FF    IC  enet_rx_clk~inputclkctrl|inclk[0]
    Info (332113):      4.706      0.000 FF  CELL  enet_rx_clk~inputclkctrl|outclk
    Info (332113):      5.536      0.830 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RAM|altsyncram_component|auto_generated|ram_block1a0|clk0
    Info (332113):      6.024      0.488 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      8.000      8.000           launch edge time
    Info (332113):      8.000      0.000           source latency
    Info (332113):      8.000      0.000           enet_rx_clk
    Info (332113):      8.000      0.000 RR    IC  enet_rx_clk~input|i
    Info (332113):      8.599      0.599 RR  CELL  enet_rx_clk~input|o
    Info (332113):      8.694      0.095 RR    IC  enet_rx_clk~inputclkctrl|inclk[0]
    Info (332113):      8.694      0.000 RR  CELL  enet_rx_clk~inputclkctrl|outclk
    Info (332113):      9.481      0.787 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RAM|altsyncram_component|auto_generated|ram_block1a0|clk0
    Info (332113):      9.929      0.448 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113):      9.991      0.062           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :     3.967
    Info (332113): Slack            :     3.737
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.964
    Info (332113): Targets: [get_clocks {tx_clk_inst|altpll_component|auto_generated|pll...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.964 
    Info (332113): ===================================================================
    Info (332113): Node             : tx_clk|combout
    Info (332113): Clock            : tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.000      4.000           launch edge time
    Info (332113):      4.000      0.000           source latency
    Info (332113):      4.000      0.000           clkin_50
    Info (332113):      4.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      4.599      0.599 RR  CELL  clkin_50~input|o
    Info (332113):      5.779      1.180 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      1.926     -3.853 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      1.926      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      3.120      1.194 FF    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      3.120      0.000 FF  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      4.241      1.121 FF    IC  tx_clk|dataa
    Info (332113):      4.434      0.193 FF  CELL  tx_clk|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      8.000      8.000           launch edge time
    Info (332113):      8.000      0.000           source latency
    Info (332113):      8.000      0.000           clkin_50
    Info (332113):      8.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      8.599      0.599 RR  CELL  clkin_50~input|o
    Info (332113):      9.732      1.133 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      5.773     -3.959 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      5.773      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      6.933      1.160 RR    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      6.933      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      7.966      1.033 RR    IC  tx_clk|dataa
    Info (332113):      8.119      0.153 RR  CELL  tx_clk|combout
    Info (332113):      8.398      0.279           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     3.964
    Info (332113): Slack            :     3.964
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.000
    Info (332113): Targets: [get_clocks {enet_gtx_clk_125}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.000 
    Info (332113): ===================================================================
    Info (332113): Node             : enet_gtx_clk
    Info (332113): Clock            : enet_gtx_clk_125
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     4.000
    Info (332113): Actual Width     :     8.000
    Info (332113): Slack            :     4.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.697
    Info (332113): Targets: [get_clocks {clkin_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.697 
    Info (332113): ===================================================================
    Info (332113): Node             : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[25]
    Info (332113): Clock            : clkin_50
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           clkin_50
    Info (332113):      0.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):      0.599      0.599 RR  CELL  clkin_50~input|o
    Info (332113):      1.374      0.775 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_CONTROL|U_REG|command_config[25]|clk
    Info (332113):      1.669      0.295 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[25]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           clkin_50
    Info (332113):     10.000      0.000 FF    IC  clkin_50~input|i
    Info (332113):     10.621      0.621 FF  CELL  clkin_50~input|o
    Info (332113):     11.265      0.644 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_CONTROL|U_REG|command_config[25]|clk
    Info (332113):     11.532      0.267 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[25]
    Info (332113):     11.582      0.050           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     9.913
    Info (332113): Slack            :     9.697
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.706
    Info (332113): Targets: [get_clocks {tx_clk_25}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.706 
    Info (332113): ===================================================================
    Info (332113): Node             : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_95g1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332113): Clock            : tx_clk_25
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           clkin_50
    Info (332113):     20.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):     20.599      0.599 RR  CELL  clkin_50~input|o
    Info (332113):     21.779      1.180 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     17.926     -3.853 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     17.926      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     19.120      1.194 FF    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     19.120      0.000 FF  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):     20.239      1.119 FF    IC  tx_clk~0|dataa
    Info (332113):     20.452      0.213 FR  CELL  tx_clk~0|combout
    Info (332113):     20.542      0.090 RR    IC  tx_clk|datad
    Info (332113):     20.608      0.066 RF  CELL  tx_clk|combout
    Info (332113):     21.079      0.471 FF    IC  tx_clk~clkctrl|inclk[0]
    Info (332113):     21.079      0.000 FF  CELL  tx_clk~clkctrl|outclk
    Info (332113):     21.969      0.890 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_RAM|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):     22.417      0.448 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_95g1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           clkin_50
    Info (332113):     40.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):     40.599      0.599 RR  CELL  clkin_50~input|o
    Info (332113):     41.732      1.133 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     37.773     -3.959 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     37.773      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     38.933      1.160 RR    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     38.933      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):     39.964      1.031 RR    IC  tx_clk~0|dataa
    Info (332113):     40.123      0.159 RF  CELL  tx_clk~0|combout
    Info (332113):     40.225      0.102 FF    IC  tx_clk|datad
    Info (332113):     40.294      0.069 FR  CELL  tx_clk|combout
    Info (332113):     40.721      0.427 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332113):     40.721      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332113):     41.564      0.843 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_RAM|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):     41.980      0.416 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_95g1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332113):     42.353      0.373           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :    19.936
    Info (332113): Slack            :    19.706
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.963
    Info (332113): Targets: [get_clocks {tx_clk_inst|altpll_component|auto_generated|pll...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.963 
    Info (332113): ===================================================================
    Info (332113): Node             : tx_clk~0|combout
    Info (332113): Clock            : tx_clk_inst|altpll_component|auto_generated|pll1|clk[1] (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           clkin_50
    Info (332113):     20.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):     20.599      0.599 RR  CELL  clkin_50~input|o
    Info (332113):     21.779      1.180 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     17.926     -3.853 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     17.926      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     19.120      1.194 FF    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     19.120      0.000 FF  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):     20.239      1.119 FF    IC  tx_clk~0|dataa
    Info (332113):     20.452      0.213 FR  CELL  tx_clk~0|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           clkin_50
    Info (332113):     40.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):     40.599      0.599 RR  CELL  clkin_50~input|o
    Info (332113):     41.732      1.133 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     37.773     -3.959 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     37.773      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     38.933      1.160 RR    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     38.933      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):     39.964      1.031 RR    IC  tx_clk~0|dataa
    Info (332113):     40.123      0.159 RF  CELL  tx_clk~0|combout
    Info (332113):     40.415      0.292           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    19.963
    Info (332113): Slack            :    19.963
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 36.000
    Info (332113): Targets: [get_clocks {enet_gtx_clk_25}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 36.000 
    Info (332113): ===================================================================
    Info (332113): Node             : enet_gtx_clk
    Info (332113): Clock            : enet_gtx_clk_25
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     4.000
    Info (332113): Actual Width     :    40.000
    Info (332113): Slack            :    36.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.476
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 49.476 
    Info (332113): ===================================================================
    Info (332113): Node             : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
    Info (332113): Clock            : altera_reserved_tck (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           altera_reserved_tck
    Info (332113):     50.000      0.000 FF    IC  altera_reserved_tck~input|i
    Info (332113):     50.724      0.724 FF  CELL  altera_reserved_tck~input|o
    Info (332113):     50.724      0.000 FF    IC  altera_internal_jtag|tck
    Info (332113):     50.724      0.000 FF  CELL  altera_internal_jtag|tckutap
    Info (332113):     51.452      0.728 FF    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):     51.452      0.000 FF  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):     52.330      0.878 FF    IC  bup_3c120_fpga_sopc_inst|the_jtag_uart|jtag_uart_alt_jtag_atlantic|jupdate|clk
    Info (332113):     52.639      0.309 FR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    100.000    100.000           launch edge time
    Info (332113):    100.000      0.000           source latency
    Info (332113):    100.000      0.000           altera_reserved_tck
    Info (332113):    100.000      0.000 RR    IC  altera_reserved_tck~input|i
    Info (332113):    100.347      0.347 RR  CELL  altera_reserved_tck~input|o
    Info (332113):    100.347      0.000 RR    IC  altera_internal_jtag|tck
    Info (332113):    100.347      0.000 RR  CELL  altera_internal_jtag|tckutap
    Info (332113):    101.136      0.789 RR    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):    101.136      0.000 RR  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):    101.964      0.828 RR    IC  bup_3c120_fpga_sopc_inst|the_jtag_uart|jtag_uart_alt_jtag_atlantic|jupdate|clk
    Info (332113):    102.243      0.279 RF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
    Info (332113):    102.331      0.088           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :    49.692
    Info (332113): Slack            :    49.476
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 199.720
    Info (332113): Targets: [get_clocks {tx_clk_2p5}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 199.720 
    Info (332113): ===================================================================
    Info (332113): Node             : bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_95g1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332113): Clock            : tx_clk_2p5
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    200.000    200.000           launch edge time
    Info (332113):    200.000      0.000           source latency
    Info (332113):    200.000      0.000           clkin_50
    Info (332113):    200.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):    200.599      0.599 RR  CELL  clkin_50~input|o
    Info (332113):    201.779      1.180 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):    197.926     -3.853 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):    197.926      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):    199.120      1.194 FF    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):    199.120      0.000 FF  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):    200.211      1.091 FF    IC  tx_clk~0|datad
    Info (332113):    200.283      0.072 FR  CELL  tx_clk~0|combout
    Info (332113):    200.373      0.090 RR    IC  tx_clk|datad
    Info (332113):    200.439      0.066 RF  CELL  tx_clk|combout
    Info (332113):    200.910      0.471 FF    IC  tx_clk~clkctrl|inclk[0]
    Info (332113):    200.910      0.000 FF  CELL  tx_clk~clkctrl|outclk
    Info (332113):    201.800      0.890 FF    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_RAM|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):    202.248      0.448 FF  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_95g1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    400.000    400.000           launch edge time
    Info (332113):    400.000      0.000           source latency
    Info (332113):    400.000      0.000           clkin_50
    Info (332113):    400.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):    400.599      0.599 RR  CELL  clkin_50~input|o
    Info (332113):    401.732      1.133 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):    397.773     -3.959 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):    397.773      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):    398.933      1.160 RR    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):    398.933      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):    399.951      1.018 RR    IC  tx_clk~0|datad
    Info (332113):    400.015      0.064 RF  CELL  tx_clk~0|combout
    Info (332113):    400.117      0.102 FF    IC  tx_clk|datad
    Info (332113):    400.186      0.069 FR  CELL  tx_clk|combout
    Info (332113):    400.613      0.427 RR    IC  tx_clk~clkctrl|inclk[0]
    Info (332113):    400.613      0.000 RR  CELL  tx_clk~clkctrl|outclk
    Info (332113):    401.456      0.843 RR    IC  bup_3c120_fpga_sopc_inst|the_tse_mac|altera_tse_mac_inst|top_gen_host_inst|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_RAM|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):    401.872      0.416 RR  CELL  bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_95g1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332113):    402.198      0.326           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :   199.950
    Info (332113): Slack            :   199.720
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 199.977
    Info (332113): Targets: [get_clocks {tx_clk_inst|altpll_component|auto_generated|pll...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 199.977 
    Info (332113): ===================================================================
    Info (332113): Node             : tx_clk~0|combout
    Info (332113): Clock            : tx_clk_inst|altpll_component|auto_generated|pll1|clk[2] (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    200.000    200.000           launch edge time
    Info (332113):    200.000      0.000           source latency
    Info (332113):    200.000      0.000           clkin_50
    Info (332113):    200.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):    200.599      0.599 RR  CELL  clkin_50~input|o
    Info (332113):    201.779      1.180 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):    197.926     -3.853 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):    197.926      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):    199.120      1.194 FF    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):    199.120      0.000 FF  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):    200.211      1.091 FF    IC  tx_clk~0|datad
    Info (332113):    200.283      0.072 FR  CELL  tx_clk~0|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    400.000    400.000           launch edge time
    Info (332113):    400.000      0.000           source latency
    Info (332113):    400.000      0.000           clkin_50
    Info (332113):    400.000      0.000 RR    IC  clkin_50~input|i
    Info (332113):    400.599      0.599 RR  CELL  clkin_50~input|o
    Info (332113):    401.732      1.133 RR    IC  tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):    397.773     -3.959 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):    397.773      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):    398.933      1.160 RR    IC  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):    398.933      0.000 RR  CELL  tx_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):    399.951      1.018 RR    IC  tx_clk~0|datad
    Info (332113):    400.015      0.064 RF  CELL  tx_clk~0|combout
    Info (332113):    400.260      0.245           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :   199.977
    Info (332113): Slack            :   199.977
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 396.000
    Info (332113): Targets: [get_clocks {enet_gtx_clk_2p5}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 396.000 
    Info (332113): ===================================================================
    Info (332113): Node             : enet_gtx_clk
    Info (332113): Clock            : enet_gtx_clk_2p5
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     4.000
    Info (332113): Actual Width     :   400.000
    Info (332113): Slack            :   396.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 695 megabytes
    Info: Processing ended: Mon Oct 31 02:29:31 2011
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:38
Info: *******************************************************************
Info: Running Quartus II 64-Bit Design Assistant
    Info: Version 11.1 Build 171 10/19/2011 SJ Full Version
    Info: Processing started: Mon Oct 31 02:29:34 2011
Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off bup_3c120_fpga -c bup_3c120_fpga
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity altera_tse_reset_synchronizer
        Info (332166):  set_false_path -to [get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*|aclr]; set_false_path -to [get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*|clrn] 
        Info (332166):  set_false_path -to [get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*|aclr]; set_false_path -to [get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*|clrn] 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332173): Ignored filter: *altera_tse_reset_synchronizer_chain*|aclr could not be matched with a pin
Warning (332048): Ignored set_false_path: Argument <to> is an empty collection
Warning (332048): Ignored set_false_path: Argument <to> is an empty collection
Info (332104): Reading SDC File: 'bup_3c120_fpga.sdc'
Info (332110): Deriving PLL Clocks
    Info (332110): create_generated_clock -source {tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]} {tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]} {tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {tx_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 20 -duty_cycle 50.00 -name {tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]} {tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info (332104): Reading SDC File: 'cpu.sdc'
Info (332104): Reading SDC File: 'tse_mac_constraints.sdc'
Warning (332174): Ignored filter at tse_mac_constraints.sdc(155): clk could not be matched with a port
Warning (332049): Ignored create_clock at tse_mac_constraints.sdc(155): Argument <targets> is an empty collection
    Info (332050): create_clock -period "$DEFAULT_SYSTEM_CLOCK_SPEED" -name altera_tse_${CLK}_$TO_THE_VARIATION_NAME [ get_ports  $CLK]
Warning (332174): Ignored filter at tse_mac_constraints.sdc(158): ff_tx_clk could not be matched with a port
Warning (332049): Ignored create_clock at tse_mac_constraints.sdc(158): Argument <targets> is an empty collection
    Info (332050): create_clock -period "$FIFO_CLOCK_FREQUENCY" -name altera_tse_${FF_TX_CLK}_$TO_THE_VARIATION_NAME [ get_ports $FF_TX_CLK]
Warning (332174): Ignored filter at tse_mac_constraints.sdc(159): ff_rx_clk could not be matched with a port
Warning (332049): Ignored create_clock at tse_mac_constraints.sdc(159): Argument <targets> is an empty collection
    Info (332050): create_clock -period "$FIFO_CLOCK_FREQUENCY" -name altera_tse_${FF_RX_CLK}_$TO_THE_VARIATION_NAME [ get_ports $FF_RX_CLK]
Warning (332174): Ignored filter at tse_mac_constraints.sdc(162): tx_clk could not be matched with a port
Warning (332049): Ignored create_clock at tse_mac_constraints.sdc(162): Argument <targets> is an empty collection
    Info (332050): create_clock -period "$TSE_CLOCK_FREQUENCY" -name altera_tse_${TX_CLK}_$TO_THE_VARIATION_NAME [ get_ports $TX_CLK]
Warning (332174): Ignored filter at tse_mac_constraints.sdc(163): rx_clk could not be matched with a port
Warning (332049): Ignored create_clock at tse_mac_constraints.sdc(163): Argument <targets> is an empty collection
    Info (332050): create_clock -period "$TSE_CLOCK_FREQUENCY" -name altera_tse_${RX_CLK}_$TO_THE_VARIATION_NAME [ get_ports $RX_CLK]
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {tx_clk_125}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {tx_clk_125}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {tx_clk_125}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {tx_clk_125}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {tx_clk_125}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {tx_clk_125}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {tx_clk_125}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {tx_clk_125}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {enet_gtx_clk_125}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {enet_gtx_clk_125}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {enet_gtx_clk_125}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {enet_gtx_clk_125}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {enet_gtx_clk_125}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {enet_gtx_clk_125}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -rise_to [get_clocks {enet_gtx_clk_125}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_125}] -fall_to [get_clocks {enet_gtx_clk_125}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {tx_clk_25}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {tx_clk_25}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {tx_clk_25}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {tx_clk_25}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {tx_clk_25}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {tx_clk_25}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {tx_clk_25}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {tx_clk_25}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {enet_gtx_clk_25}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {enet_gtx_clk_25}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {enet_gtx_clk_25}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {enet_gtx_clk_25}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {enet_gtx_clk_25}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {enet_gtx_clk_25}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -rise_to [get_clocks {enet_gtx_clk_25}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_25}] -fall_to [get_clocks {enet_gtx_clk_25}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {tx_clk_2p5}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {tx_clk_2p5}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {tx_clk_2p5}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {tx_clk_2p5}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {tx_clk_2p5}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {tx_clk_2p5}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {tx_clk_2p5}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {tx_clk_2p5}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {enet_gtx_clk_2p5}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {enet_gtx_clk_2p5}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {enet_gtx_clk_2p5}] -setup 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {enet_gtx_clk_2p5}] -setup 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {enet_gtx_clk_2p5}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {enet_gtx_clk_2p5}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -rise_to [get_clocks {enet_gtx_clk_2p5}] -hold 0.110
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {tx_clk_2p5}] -fall_to [get_clocks {enet_gtx_clk_2p5}] -hold 0.110
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {enet_rx_clk}] -rise_to [get_clocks {enet_rx_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {enet_rx_clk}] -fall_to [get_clocks {enet_rx_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {enet_rx_clk}] -rise_to [get_clocks {enet_rx_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {enet_rx_clk}] -fall_to [get_clocks {enet_rx_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {enet_rx_clk}] -rise_to [get_clocks {enet_rx_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {enet_rx_clk}] -fall_to [get_clocks {enet_rx_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {enet_rx_clk}] -rise_to [get_clocks {enet_rx_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {enet_rx_clk}] -fall_to [get_clocks {enet_rx_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clkin_50}] -rise_to [get_clocks {clkin_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clkin_50}] -fall_to [get_clocks {clkin_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clkin_50}] -rise_to [get_clocks {clkin_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clkin_50}] -fall_to [get_clocks {clkin_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clkin_50}] -rise_to [get_clocks {clkin_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clkin_50}] -fall_to [get_clocks {clkin_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clkin_50}] -rise_to [get_clocks {clkin_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clkin_50}] -fall_to [get_clocks {clkin_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Critical Warning (308019): (Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 1 node(s) related to this rule.
    Critical Warning (308012): Node  "tx_clk"
Critical Warning (308024): (High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 1 node(s) related to this rule.
    Critical Warning (308012): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|resetn_ff_rx_clk~0"
Critical Warning (308018): (High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 4 node(s) related to this rule.
    Critical Warning (308012): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|tx_ethernet_mode_reg1"
    Critical Warning (308012): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|half_duplex_ena_reg1"
    Critical Warning (308012): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1|din_s1"
    Critical Warning (308012): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_4|din_s1"
Warning (308022): (Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule.
    Warning (308010): Node  "clkin_50"
Warning (308023): (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule.
    Warning (308010): Node  "cpu_reset_n"
Warning (308027): (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 1 node(s) related to this rule.
    Warning (308010): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out"
Warning (308071): (Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 5 asynchronous clock domain interface structure(s) related to this rule.
    Warning (308010): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config (Bus)"
    Warning (308010): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr (Bus)"
    Warning (308010): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_af_level_reg (Bus)"
    Warning (308010): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out (Bus)"
    Warning (308010): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out (Bus)"
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 207 node(s) with highest fan-out.
    Info (308011): Node  "tx_clk~clkctrl"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[0]~clkctrl"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_st_data[3]"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_alu_result[5]"
    Info (308011): Node  "clkin_50~inputclkctrl"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out~clkctrl"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|W_stall"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_alu_result[4]"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_alu_result[2]"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_alu_result[3]"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_alu_result[9]"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_alu_result[6]"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_alu_result[7]"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_alu_result[8]"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|d_write"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|E_ctrl_logic"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac_control_port_arbitrator:the_tse_mac_control_port|cpu_data_master_requests_tse_mac_control_port~0"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_alu_result[10]"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx_csr_arbitrator:the_sgdma_rx_csr|cpu_data_master_requests_sgdma_rx_csr~0"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|E_src2_hazard_M"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|av_ld_or_div_done"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_mul_stall"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|E_alu_result~0"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|E_compare_op[1]"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|E_compare_op[0]"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|d_read"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|clk_ena"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_ctrl_mul_lsw"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|E_iw[4]"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|D_src2_hazard_M"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "clkin_50~inputclkctrl"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out~clkctrl"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|reset_n~clkctrl"
    Info (308011): Node  "tx_clk~clkctrl"
    Info (308011): Node  "enet_rx_clk~inputclkctrl"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]~clkctrl"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]~clkctrl"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|reset_n~clkctrl"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[0]~clkctrl"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|W_stall"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_alu_result[4]"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_alu_result[2]"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|sgdma_tx_descriptor_read_read_data_valid_descriptor_memory_s1_shift_register"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[0]~clkctrl"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_alu_result[3]"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|sgdma_rx_descriptor_read_read_data_valid_descriptor_memory_s1_shift_register"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_alu_result[5]"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[0]~clkctrl"
    Info (308011): Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|mem_rd_addr[1]~2"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|mem_rd_addr[0]~1"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|E_ctrl_src2_choose_imm"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|E_iw[4]"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|always10~0"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_1|dreg[1]"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|always10~0"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_read"
    Info (308011): Node  "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_ctrl_shift_rot"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 257 information messages and 14 warning messages
Info: Quartus II 64-Bit Design Assistant was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 736 megabytes
    Info: Processing ended: Mon Oct 31 02:29:57 2011
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:14
Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info (293000): Quartus II Full Compilation was successful. 0 errors, 289 warnings
Info (23030): Evaluation of Tcl script /tools/acdskit/11.1/171/linux64/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus II 64-Bit Shell was successful. 0 errors, 290 warnings
    Info: Peak virtual memory: 219 megabytes
    Info: Processing ended: Mon Oct 31 02:29:58 2011
    Info: Elapsed time: 00:11:45
    Info: Total CPU time (on all processors): 00:12:29
