// Seed: 3425383228
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  supply0 id_5 = ~(id_5);
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input wire id_2,
    output logic id_3,
    output wand id_4,
    input tri id_5,
    input uwire id_6
    , id_16,
    input supply1 id_7,
    input wand id_8,
    input supply1 id_9,
    input supply0 id_10,
    output supply1 id_11,
    input tri id_12,
    output wor id_13,
    input tri1 id_14
    , id_17
);
  reg id_18;
  module_0(
      id_16, id_17, id_16, id_17
  );
  tri id_19 = id_18 * id_12 - !(id_6 | 1);
  always @(1)
    if (1'b0) begin
      id_3 <= id_18;
    end else id_3 <= 1;
endmodule
