// Seed: 587223300
module module_0 (
    input wand id_0,
    input wire id_1,
    output wor id_2,
    output uwire id_3
    , id_12,
    input wire module_0,
    input supply0 id_5,
    output supply1 id_6,
    output tri id_7,
    input uwire id_8,
    output wire id_9,
    output tri1 id_10
);
  logic id_13;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    output logic id_6
);
  always @(*) begin : LABEL_0
    id_6 = id_3;
  end
  assign id_0 = id_4;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_0,
      id_0,
      id_5,
      id_3,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0
  );
endmodule
