Assembler report for terasic_de1soc
Sun Feb 22 01:51:28 2026
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: terasic_de1soc.sof
  6. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Sun Feb 22 01:51:28 2026 ;
; Revision Name         ; terasic_de1soc                        ;
; Top-level Entity Name ; terasic_de1soc                        ;
; Family                ; Cyclone V                             ;
; Device                ; 5CSEMA5F31C6                          ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+-----------------------------------------------------------------------+
; Assembler Generated Files                                             ;
+-----------------------------------------------------------------------+
; File Name                                                             ;
+-----------------------------------------------------------------------+
; /home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.sof ;
+-----------------------------------------------------------------------+


+----------------------------------------------+
; Assembler Device Options: terasic_de1soc.sof ;
+----------------+-----------------------------+
; Option         ; Setting                     ;
+----------------+-----------------------------+
; JTAG usercode  ; 0x049410C5                  ;
; Checksum       ; 0x049410C5                  ;
+----------------+-----------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Feb 22 01:51:11 2026
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off terasic_de1soc -c terasic_de1soc
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 1006 megabytes
    Info: Processing ended: Sun Feb 22 01:51:29 2026
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:18


