{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555346193308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555346193324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 10:36:33 2019 " "Processing started: Mon Apr 15 10:36:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555346193324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555346193324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRLatch -c SRLatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRLatch -c SRLatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555346193324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555346193699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555346193699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch_with_gates.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_latch_with_gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_latch_with_gates " "Found entity 1: sr_latch_with_gates" {  } { { "sr_latch_with_gates.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/sr_latch_with_gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555346205946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555346205946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch_with_dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_latch_with_dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_latch_with_dataflow " "Found entity 1: sr_latch_with_dataflow" {  } { { "sr_latch_with_dataflow.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/sr_latch_with_dataflow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555346205946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555346205946 ""}
{ "Warning" "WSGN_SEARCH_FILE" "srlatch.v 1 1 " "Using design file srlatch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SRLatch " "Found entity 1: SRLatch" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555346205977 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1555346205977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S1 srlatch.v(24) " "Verilog HDL Implicit Net warning at srlatch.v(24): created implicit net for \"S1\"" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555346205977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 srlatch.v(25) " "Verilog HDL Implicit Net warning at srlatch.v(25): created implicit net for \"R1\"" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555346205977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2 srlatch.v(26) " "Verilog HDL Implicit Net warning at srlatch.v(26): created implicit net for \"S2\"" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555346205977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2 srlatch.v(27) " "Verilog HDL Implicit Net warning at srlatch.v(27): created implicit net for \"R2\"" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555346205977 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "srlatch.v(28) " "Verilog HDL Instantiation warning at srlatch.v(28): instance has no name" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1555346205977 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "srlatch.v(29) " "Verilog HDL Instantiation warning at srlatch.v(29): instance has no name" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1555346205977 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SRLatch " "Elaborating entity \"SRLatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555346205977 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..4\] srlatch.v(9) " "Output port \"LEDR\[9..4\]\" at srlatch.v(9) has no driver" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555346205993 "|SRLatch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_latch_with_gates sr_latch_with_gates:comb_7 " "Elaborating entity \"sr_latch_with_gates\" for hierarchy \"sr_latch_with_gates:comb_7\"" {  } { { "srlatch.v" "comb_7" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555346206039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_latch_with_dataflow sr_latch_with_dataflow:comb_8 " "Elaborating entity \"sr_latch_with_dataflow\" for hierarchy \"sr_latch_with_dataflow:comb_8\"" {  } { { "srlatch.v" "comb_8" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555346206055 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555346206706 "|SRLatch|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555346206706 "|SRLatch|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555346206706 "|SRLatch|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555346206706 "|SRLatch|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555346206706 "|SRLatch|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555346206706 "|SRLatch|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555346206706 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555346206768 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555346207266 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555346207266 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555346207473 "|SRLatch|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555346207473 "|SRLatch|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555346207473 "|SRLatch|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555346207473 "|SRLatch|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555346207473 "|SRLatch|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555346207473 "|SRLatch|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1555346207473 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555346207478 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555346207478 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555346207478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555346207478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555346207506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 10:36:47 2019 " "Processing ended: Mon Apr 15 10:36:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555346207506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555346207506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555346207506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555346207506 ""}
