

================================================================
== Vivado HLS Report for 'quantize_activation'
================================================================
* Date:           Fri Nov 29 11:40:52 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_4th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.533 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3116|     3116| 31.160 us | 31.160 us |  3116|  3116|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- QUANTIZE_ACTIVATION_LOOP_2  |     1149|     1149|         3|          -|          -|   383|    no    |
        |- QUANTIZE_ACTIVATION_LOOP_3  |     1920|     1920|         5|          -|          -|   384|    no    |
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 54
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 50 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [384 x i40]* %input_0_V, i64 0, i64 0" [./layer.h:127]   --->   Operation 55 'getelementptr' 'input_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%p_Val2_s = load i40* %input_0_V_addr, align 8" [./layer.h:127]   --->   Operation 56 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 384> <RAM>

State 2 <SV = 1> <Delay = 7.69>
ST_2 : Operation 57 [1/2] (3.25ns)   --->   "%p_Val2_s = load i40* %input_0_V_addr, align 8" [./layer.h:127]   --->   Operation 57 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 384> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_s, i32 39)" [./layer.h:59->./layer.h:127]   --->   Operation 58 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.87ns)   --->   "%sub_ln703 = sub i40 0, %p_Val2_s" [./layer.h:59->./layer.h:127]   --->   Operation 59 'sub' 'sub_ln703' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.56ns)   --->   "%p_Val2_10 = select i1 %tmp_73, i40 %sub_ln703, i40 %p_Val2_s" [./layer.h:59->./layer.h:127]   --->   Operation 60 'select' 'p_Val2_10' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str1840)" [./layer.h:124]   --->   Operation 61 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:128]   --->   Operation 62 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%max_val_V_0_0 = phi i40 [ %p_Val2_10, %QUANTIZE_ACTIVATION_LOOP_1_begin ], [ %p_Val2_13, %._crit_edge.0 ]"   --->   Operation 63 'phi' 'max_val_V_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%j_0_0 = phi i9 [ 1, %QUANTIZE_ACTIVATION_LOOP_1_begin ], [ %add_ln128, %._crit_edge.0 ]" [./layer.h:128]   --->   Operation 64 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.66ns)   --->   "%icmp_ln128 = icmp eq i9 %j_0_0, -128" [./layer.h:128]   --->   Operation 65 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 383, i64 383, i64 383)"   --->   Operation 66 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0, label %._crit_edge.0" [./layer.h:128]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i9 %j_0_0 to i64" [./layer.h:129]   --->   Operation 68 'zext' 'zext_ln129' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%input_0_V_addr_5 = getelementptr [384 x i40]* %input_0_V, i64 0, i64 %zext_ln129" [./layer.h:129]   --->   Operation 69 'getelementptr' 'input_0_V_addr_5' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (3.25ns)   --->   "%p_Val2_11 = load i40* %input_0_V_addr_5, align 8" [./layer.h:129]   --->   Operation 70 'load' 'p_Val2_11' <Predicate = (!icmp_ln128)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 384> <RAM>
ST_4 : Operation 71 [1/1] (1.82ns)   --->   "%add_ln128 = add i9 %j_0_0, 1" [./layer.h:128]   --->   Operation 71 'add' 'add_ln128' <Predicate = (!icmp_ln128)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [44/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 72 'udiv' 'udiv_ln1148' <Predicate = (icmp_ln128)> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.69>
ST_5 : Operation 73 [1/2] (3.25ns)   --->   "%p_Val2_11 = load i40* %input_0_V_addr_5, align 8" [./layer.h:129]   --->   Operation 73 'load' 'p_Val2_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 384> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_11, i32 39)" [./layer.h:59->./layer.h:129]   --->   Operation 74 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.87ns)   --->   "%sub_ln703_34 = sub i40 0, %p_Val2_11" [./layer.h:59->./layer.h:129]   --->   Operation 75 'sub' 'sub_ln703_34' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (1.56ns)   --->   "%p_Val2_12 = select i1 %tmp_74, i40 %sub_ln703_34, i40 %p_Val2_11" [./layer.h:59->./layer.h:129]   --->   Operation 76 'select' 'p_Val2_12' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.09>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str1841) nounwind" [./layer.h:129]   --->   Operation 77 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.53ns)   --->   "%icmp_ln1494 = icmp sgt i40 %p_Val2_12, %max_val_V_0_0" [./layer.h:129]   --->   Operation 78 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (1.56ns)   --->   "%p_Val2_13 = select i1 %icmp_ln1494, i40 %p_Val2_12, i40 %max_val_V_0_0" [./layer.h:129]   --->   Operation 79 'select' 'p_Val2_13' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:128]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.37>
ST_7 : Operation 81 [43/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 81 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 4.37>
ST_8 : Operation 82 [42/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 82 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 4.37>
ST_9 : Operation 83 [41/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 83 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 4.37>
ST_10 : Operation 84 [40/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 84 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 4.37>
ST_11 : Operation 85 [39/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 85 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 4.37>
ST_12 : Operation 86 [38/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 86 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 4.37>
ST_13 : Operation 87 [37/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 87 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 4.37>
ST_14 : Operation 88 [36/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 88 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 4.37>
ST_15 : Operation 89 [35/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 89 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 4.37>
ST_16 : Operation 90 [34/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 90 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 4.37>
ST_17 : Operation 91 [33/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 91 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 4.37>
ST_18 : Operation 92 [32/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 92 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 4.37>
ST_19 : Operation 93 [31/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 93 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 4.37>
ST_20 : Operation 94 [30/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 94 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 4.37>
ST_21 : Operation 95 [29/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 95 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 4.37>
ST_22 : Operation 96 [28/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 96 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 4.37>
ST_23 : Operation 97 [27/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 97 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 4.37>
ST_24 : Operation 98 [26/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 98 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 4.37>
ST_25 : Operation 99 [25/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 99 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 4.37>
ST_26 : Operation 100 [24/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 100 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 4.37>
ST_27 : Operation 101 [23/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 101 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 4.37>
ST_28 : Operation 102 [22/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 102 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 4.37>
ST_29 : Operation 103 [21/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 103 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 4.37>
ST_30 : Operation 104 [20/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 104 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 4.37>
ST_31 : Operation 105 [19/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 105 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 4.37>
ST_32 : Operation 106 [18/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 106 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 30> <Delay = 4.37>
ST_33 : Operation 107 [17/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 107 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 31> <Delay = 4.37>
ST_34 : Operation 108 [16/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 108 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 32> <Delay = 4.37>
ST_35 : Operation 109 [15/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 109 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 33> <Delay = 4.37>
ST_36 : Operation 110 [14/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 110 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 34> <Delay = 4.37>
ST_37 : Operation 111 [13/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 111 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 35> <Delay = 4.37>
ST_38 : Operation 112 [12/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 112 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 36> <Delay = 4.37>
ST_39 : Operation 113 [11/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 113 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 37> <Delay = 4.37>
ST_40 : Operation 114 [10/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 114 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 4.37>
ST_41 : Operation 115 [9/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 115 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 39> <Delay = 4.37>
ST_42 : Operation 116 [8/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 116 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 40> <Delay = 4.37>
ST_43 : Operation 117 [7/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 117 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 41> <Delay = 4.37>
ST_44 : Operation 118 [6/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 118 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 42> <Delay = 4.37>
ST_45 : Operation 119 [5/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 119 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 43> <Delay = 4.37>
ST_46 : Operation 120 [4/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 120 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 44> <Delay = 4.37>
ST_47 : Operation 121 [3/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 121 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 45> <Delay = 4.37>
ST_48 : Operation 122 [2/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 122 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 46> <Delay = 4.37>
ST_49 : Operation 123 [1/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0" [./layer.h:131]   --->   Operation 123 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i40 %udiv_ln1148 to i56" [./layer.h:135]   --->   Operation 124 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 125 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:135]   --->   Operation 125 'br' <Predicate = true> <Delay = 1.76>

State 50 <SV = 47> <Delay = 3.25>
ST_50 : Operation 126 [1/1] (0.00ns)   --->   "%j1_0_0 = phi i9 [ 0, %_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0 ], [ %add_ln135, %_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv ]" [./layer.h:135]   --->   Operation 126 'phi' 'j1_0_0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 127 [1/1] (1.66ns)   --->   "%icmp_ln135 = icmp eq i9 %j1_0_0, -128" [./layer.h:135]   --->   Operation 127 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 128 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 384, i64 384, i64 384)"   --->   Operation 128 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 129 [1/1] (1.82ns)   --->   "%add_ln135 = add i9 %j1_0_0, 1" [./layer.h:135]   --->   Operation 129 'add' 'add_ln135' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln135, label %QUANTIZE_ACTIVATION_LOOP_1_end, label %_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv" [./layer.h:135]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i9 %j1_0_0 to i64" [./layer.h:136]   --->   Operation 131 'zext' 'zext_ln136' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_50 : Operation 132 [1/1] (0.00ns)   --->   "%input_0_V_addr_6 = getelementptr [384 x i40]* %input_0_V, i64 0, i64 %zext_ln136" [./layer.h:136]   --->   Operation 132 'getelementptr' 'input_0_V_addr_6' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_50 : Operation 133 [2/2] (3.25ns)   --->   "%input_0_V_load = load i40* %input_0_V_addr_6, align 8" [./layer.h:136]   --->   Operation 133 'load' 'input_0_V_load' <Predicate = (!icmp_ln135)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 384> <RAM>
ST_50 : Operation 134 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str1840, i32 %tmp)" [./layer.h:140]   --->   Operation 134 'specregionend' 'empty' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_50 : Operation 135 [1/1] (0.00ns)   --->   "ret i40 %udiv_ln1148" [./layer.h:141]   --->   Operation 135 'ret' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 51 <SV = 48> <Delay = 3.25>
ST_51 : Operation 136 [1/2] (3.25ns)   --->   "%input_0_V_load = load i40* %input_0_V_addr_6, align 8" [./layer.h:136]   --->   Operation 136 'load' 'input_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 384> <RAM>

State 52 <SV = 49> <Delay = 8.51>
ST_52 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %input_0_V_load to i56" [./layer.h:136]   --->   Operation 137 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 138 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i56 %zext_ln135, %sext_ln1118" [./layer.h:136]   --->   Operation 138 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 139 [1/1] (0.00ns)   --->   "%p_Val2_9 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %mul_ln1118, i32 16, i32 55)" [./layer.h:136]   --->   Operation 139 'partselect' 'p_Val2_9' <Predicate = true> <Delay = 0.00>

State 53 <SV = 50> <Delay = 8.53>
ST_53 : Operation 140 [1/1] (2.53ns)   --->   "%icmp_ln1494_26 = icmp sgt i40 %p_Val2_9, 0" [./layer.h:108->./layer.h:136]   --->   Operation 140 'icmp' 'icmp_ln1494_26' <Predicate = true> <Delay = 2.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln108)   --->   "%select_ln108 = select i1 %icmp_ln1494_26, i40 32768, i40 -32768" [./layer.h:108->./layer.h:136]   --->   Operation 141 'select' 'select_ln108' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 142 [1/1] (2.87ns) (out node of the LUT)   --->   "%add_ln108 = add i40 %p_Val2_9, %select_ln108" [./layer.h:108->./layer.h:136]   --->   Operation 142 'add' 'add_ln108' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 143 [1/1] (0.00ns)   --->   "%p_Result_s = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %add_ln108, i32 16, i32 39)" [./layer.h:136]   --->   Operation 143 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %add_ln108, i32 39)" [./layer.h:136]   --->   Operation 144 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i40 %add_ln108 to i16" [./layer.h:136]   --->   Operation 145 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 146 [1/1] (2.42ns)   --->   "%icmp_ln851 = icmp eq i16 %trunc_ln851, 0" [./layer.h:136]   --->   Operation 146 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 147 [1/1] (2.31ns)   --->   "%add_ln700 = add i24 1, %p_Result_s" [./layer.h:136]   --->   Operation 147 'add' 'add_ln700' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i24 %p_Result_s, i24 %add_ln700" [./layer.h:136]   --->   Operation 148 'select' 'select_ln851' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 149 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %tmp_75, i24 %select_ln851, i24 %p_Result_s" [./layer.h:136]   --->   Operation 149 'select' 'select_ln850' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_76 = call i17 @_ssdm_op_PartSelect.i17.i24.i32.i32(i24 %select_ln850, i32 7, i32 23)" [./layer.h:137]   --->   Operation 150 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>

State 54 <SV = 51> <Delay = 6.95>
ST_54 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str1842) nounwind" [./layer.h:135]   --->   Operation 151 'specloopname' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 152 [1/1] (2.45ns)   --->   "%icmp_ln887 = icmp slt i24 %select_ln850, -128" [./layer.h:137]   --->   Operation 152 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 153 [1/1] (2.43ns)   --->   "%icmp_ln895 = icmp sgt i17 %tmp_76, 0" [./layer.h:137]   --->   Operation 153 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%trunc_ln137 = trunc i24 %select_ln850 to i8" [./layer.h:137]   --->   Operation 154 'trunc' 'trunc_ln137' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%select_ln887 = select i1 %icmp_ln887, i8 -128, i8 127" [./layer.h:137]   --->   Operation 155 'select' 'select_ln887' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%or_ln887 = or i1 %icmp_ln887, %icmp_ln895" [./layer.h:137]   --->   Operation 156 'or' 'or_ln887' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 157 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln887_1 = select i1 %or_ln887, i8 %select_ln887, i8 %trunc_ln137" [./layer.h:137]   --->   Operation 157 'select' 'select_ln887_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 158 [1/1] (0.00ns)   --->   "%output_states_0_V_a = getelementptr [384 x i8]* %output_states_0_V, i64 0, i64 %zext_ln136" [./layer.h:138]   --->   Operation 158 'getelementptr' 'output_states_0_V_a' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 159 [1/1] (3.25ns)   --->   "store i8 %select_ln887_1, i8* %output_states_0_V_a, align 1" [./layer.h:138]   --->   Operation 159 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 384> <RAM>
ST_54 : Operation 160 [1/1] (0.00ns)   --->   "br label %0" [./layer.h:135]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_0_V_addr', ./layer.h:127) [4]  (0 ns)
	'load' operation ('__Val2__', ./layer.h:127) on array 'input_0_V' [5]  (3.25 ns)

 <State 2>: 7.69ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./layer.h:127) on array 'input_0_V' [5]  (3.25 ns)
	'sub' operation ('sub_ln703', ./layer.h:59->./layer.h:127) [7]  (2.88 ns)
	'select' operation ('__Val2__', ./layer.h:59->./layer.h:127) [8]  (1.56 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('__Val2__', ./layer.h:59->./layer.h:127) ('__Val2__', ./layer.h:129) [11]  (1.77 ns)

 <State 4>: 4.37ns
The critical path consists of the following:
	'phi' operation ('__Val2__') with incoming values : ('__Val2__', ./layer.h:59->./layer.h:127) ('__Val2__', ./layer.h:129) [11]  (0 ns)
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 5>: 7.69ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./layer.h:129) on array 'input_0_V' [20]  (3.25 ns)
	'sub' operation ('sub_ln703_34', ./layer.h:59->./layer.h:129) [22]  (2.88 ns)
	'select' operation ('__Val2__', ./layer.h:59->./layer.h:129) [23]  (1.56 ns)

 <State 6>: 4.09ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494', ./layer.h:129) [24]  (2.53 ns)
	'select' operation ('__Val2__', ./layer.h:129) [25]  (1.56 ns)

 <State 7>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 8>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 9>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 10>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 11>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 12>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 13>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 14>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 15>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 16>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 17>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 18>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 19>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 20>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 21>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 22>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 23>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 24>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 25>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 26>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 27>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 28>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 29>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 30>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 31>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 32>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 33>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 34>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 35>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 36>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 37>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 38>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 39>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 40>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 41>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 42>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 43>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 44>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 45>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 46>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 47>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 48>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 49>: 4.37ns
The critical path consists of the following:
	'udiv' operation ('output_scales[0].V', ./layer.h:131) [29]  (4.37 ns)

 <State 50>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j1_0_0', ./layer.h:135) with incoming values : ('add_ln135', ./layer.h:135) [33]  (0 ns)
	'getelementptr' operation ('input_0_V_addr_6', ./layer.h:136) [41]  (0 ns)
	'load' operation ('input_0_V_load', ./layer.h:136) on array 'input_0_V' [42]  (3.25 ns)

 <State 51>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_0_V_load', ./layer.h:136) on array 'input_0_V' [42]  (3.25 ns)

 <State 52>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', ./layer.h:136) [44]  (8.51 ns)

 <State 53>: 8.53ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494_26', ./layer.h:108->./layer.h:136) [46]  (2.53 ns)
	'select' operation ('select_ln108', ./layer.h:108->./layer.h:136) [47]  (0 ns)
	'add' operation ('add_ln108', ./layer.h:108->./layer.h:136) [48]  (2.88 ns)
	'icmp' operation ('icmp_ln851', ./layer.h:136) [52]  (2.43 ns)
	'select' operation ('select_ln851', ./layer.h:136) [54]  (0 ns)
	'select' operation ('select_ln850', ./layer.h:136) [55]  (0.694 ns)

 <State 54>: 6.95ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln887', ./layer.h:137) [56]  (2.45 ns)
	'select' operation ('select_ln887', ./layer.h:137) [60]  (0 ns)
	'select' operation ('select_ln887_1', ./layer.h:137) [62]  (1.25 ns)
	'store' operation ('store_ln138', ./layer.h:138) of variable 'select_ln887_1', ./layer.h:137 on array 'output_states_0_V' [64]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
