<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/X86InstrInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">X86InstrInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="X86InstrInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- X86InstrInfo.cpp - X86 Instruction Information --------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the X86 implementation of the TargetInstrInfo class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86InstrInfo_8h.html">X86InstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86_8h.html">X86.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86InstrBuilder_8h.html">X86InstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86InstrFoldTables_8h.html">X86InstrFoldTables.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86MachineFunctionInfo_8h.html">X86MachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86Subtarget_8h.html">X86Subtarget.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86TargetMachine_8h.html">X86TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Sequence_8h.html">llvm/ADT/Sequence.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LivePhysRegs_8h.html">llvm/CodeGen/LivePhysRegs.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveVariables_8h.html">llvm/CodeGen/LiveVariables.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineConstantPool_8h.html">llvm/CodeGen/MachineConstantPool.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineDominators_8h.html">llvm/CodeGen/MachineDominators.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineModuleInfo_8h.html">llvm/CodeGen/MachineModuleInfo.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StackMaps_8h.html">llvm/CodeGen/StackMaps.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DerivedTypes_8h.html">llvm/IR/DerivedTypes.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DebugInfoMetadata_8h.html">llvm/IR/DebugInfoMetadata.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCAsmInfo_8h.html">llvm/MC/MCAsmInfo.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCExpr_8h.html">llvm/MC/MCExpr.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetOptions_8h.html">llvm/Target/TargetOptions.h</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   45</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;x86-instr-info&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">   47</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_CTOR_DTOR</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;X86GenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <a class="code" href="X86InstrInfo_8cpp.html#a4170f830cdef2554d08ad92494a828fc">NoFusing</a>(<span class="stringliteral">&quot;disable-spill-fusing&quot;</span>,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;             <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable fusing of spill code into instructions&quot;</span>),</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;             <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<a class="code" href="X86InstrInfo_8cpp.html#a995e0ebed62ed6470b31309afd68373b">PrintFailedFusing</a>(<span class="stringliteral">&quot;print-failed-fuse-candidates&quot;</span>,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Print instructions that the allocator wants to&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                           <span class="stringliteral">&quot; fuse, but the X86 backend currently can&#39;t&quot;</span>),</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<a class="code" href="X86InstrInfo_8cpp.html#ae0fbc33aeabead735b7c93aec41638f7">ReMatPICStubLoad</a>(<span class="stringliteral">&quot;remat-pic-stub-load&quot;</span>,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                 <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Re-materialize load from stub in PIC mode&quot;</span>),</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                 <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<a class="code" href="X86InstrInfo_8cpp.html#a4915babd6475978bae6f349ffaa8a07c">PartialRegUpdateClearance</a>(<span class="stringliteral">&quot;partial-reg-update-clearance&quot;</span>,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                          <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Clearance between two register writes &quot;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                   <span class="stringliteral">&quot;for inserting XOR to avoid partial &quot;</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                   <span class="stringliteral">&quot;register update&quot;</span>),</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                          <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(64), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<a class="code" href="X86InstrInfo_8cpp.html#a7272e3ce44cf49074565f2babb10f810">UndefRegClearance</a>(<span class="stringliteral">&quot;undef-reg-clearance&quot;</span>,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;How many idle instructions we would like before &quot;</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                           <span class="stringliteral">&quot;certain undef register reads&quot;</span>),</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(128), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// Pin the vtable to this file.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keywordtype">void</span> X86InstrInfo::anchor() {}</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a5a4eef9d22e5039b95e52892c6656f95">   79</a></span>&#160;<a class="code" href="classllvm_1_1X86InstrInfo.html#a5a4eef9d22e5039b95e52892c6656f95">X86InstrInfo::X86InstrInfo</a>(<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;STI)</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    : <a class="code" href="classX86GenInstrInfo.html">X86GenInstrInfo</a>((STI.isTarget64BitLP64() ? X86::ADJCALLSTACKDOWN64</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                               : X86::ADJCALLSTACKDOWN32),</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                      (STI.isTarget64BitLP64() ? X86::ADJCALLSTACKUP64</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                               : X86::ADJCALLSTACKUP32),</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                      X86::<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aec1078d911aabd272954b9125eaee6df">CATCHRET</a>,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                      (STI.<a class="code" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>() ? X86::RETQ : X86::RETL)),</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;      Subtarget(STI), RI(STI.getTargetTriple()) {</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;}</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a1b17bc26eb067bce2cf4f0ba80088a25">   90</a></span>&#160;<a class="code" href="classllvm_1_1X86InstrInfo.html#a1b17bc26eb067bce2cf4f0ba80088a25">X86InstrInfo::isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                    <span class="keywordtype">unsigned</span> &amp;SrcReg, <span class="keywordtype">unsigned</span> &amp;DstReg,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                    <span class="keywordtype">unsigned</span> &amp;SubIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">case</span> X86::MOVSX16rr8:</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordflow">case</span> X86::MOVZX16rr8:</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordflow">case</span> X86::MOVSX32rr8:</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordflow">case</span> X86::MOVZX32rr8:</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordflow">case</span> X86::MOVSX64rr8:</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordflow">if</span> (!Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a585e2c88cc5436a4b5230fa451eb0fd6">is64Bit</a>())</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      <span class="comment">// It&#39;s not always legal to reference the low 8-bit of the larger</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      <span class="comment">// register in 32-bit mode.</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordflow">case</span> X86::MOVSX32rr16:</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordflow">case</span> X86::MOVZX32rr16:</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordflow">case</span> X86::MOVSX64rr16:</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordflow">case</span> X86::MOVSX64rr32: {</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>())</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;      <span class="comment">// Be conservative.</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unreachable!&quot;</span>);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordflow">case</span> X86::MOVSX16rr8:</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keywordflow">case</span> X86::MOVZX16rr8:</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordflow">case</span> X86::MOVSX32rr8:</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordflow">case</span> X86::MOVZX32rr8:</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">case</span> X86::MOVSX64rr8:</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      SubIdx = X86::sub_8bit;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">case</span> X86::MOVSX32rr16:</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">case</span> X86::MOVZX32rr16:</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">case</span> X86::MOVSX64rr16:</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;      SubIdx = X86::sub_16bit;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keywordflow">case</span> X86::MOVSX64rr32:</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      SubIdx = X86::sub_32bit;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    }</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  }</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  }</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;}</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#ab6432ebba31ce9e456ad54b2b277d678">  138</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ab6432ebba31ce9e456ad54b2b277d678">X86InstrInfo::getSPAdjust</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *TFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#adbcdb952830bd8c5eeb802ab06dd5bb1">getFrameLowering</a>();</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordflow">if</span> (isFrameInstr(MI)) {</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keywordtype">unsigned</span> StackAlign = TFI-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a07ed686a79bd6b4e4702981c4f85ec19">getStackAlignment</a>();</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordtype">int</span> SPAdj = <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(getFrameSize(MI), StackAlign);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    SPAdj -= <a class="code" href="classllvm_1_1X86InstrInfo.html#ae41024903c1885994dd8cf8a878b0fef">getFrameAdjustment</a>(MI);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordflow">if</span> (!isFrameSetup(MI))</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      SPAdj = -SPAdj;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordflow">return</span> SPAdj;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  }</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="comment">// To know whether a call adjusts the stack, we need information</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="comment">// that is bound to the following ADJCALLSTACKUP pseudo.</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// Look for the next ADJCALLSTACKUP that follows the call.</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>()) {</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = ++<a class="code" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a>(MI);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOpcode() == getCallFrameDestroyOpcode() ||</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;          <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isCall())</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    }</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="comment">// If we could not find a frame destroy opcode, then it has already</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="comment">// been simplified, so we don&#39;t care.</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOpcode() != getCallFrameDestroyOpcode())</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordflow">return</span> -(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(1).getImm());</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  }</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="comment">// Currently handle only PUSHes we can reasonably expect to see</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="comment">// in call sequences</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordflow">case</span> X86::PUSH32i8:</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordflow">case</span> X86::PUSH32r:</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordflow">case</span> X86::PUSH32rmm:</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordflow">case</span> X86::PUSH32rmr:</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordflow">case</span> X86::PUSHi32:</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordflow">return</span> 4;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">case</span> X86::PUSH64i8:</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordflow">case</span> X86::PUSH64r:</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordflow">case</span> X86::PUSH64rmm:</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keywordflow">case</span> X86::PUSH64rmr:</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keywordflow">case</span> X86::PUSH64i32:</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordflow">return</span> 8;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  }</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;}</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/// Return true and the FrameIndex if the specified</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">/// operand and follow operands form a reference to the stack frame.</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> X86InstrInfo::isFrameOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                  <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Op + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>() &amp;&amp;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Op + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa353f20f0404222671129b3d31f7ffc7b">X86::AddrScaleAmt</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Op + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Op + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Op + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa353f20f0404222671129b3d31f7ffc7b">X86::AddrScaleAmt</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 1 &amp;&amp;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Op + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == 0 &amp;&amp;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Op + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0) {</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    FrameIndex = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Op + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>).<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  }</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;}</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a460d27cb2a6ed53fffedf1884b138001">  208</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#a460d27cb2a6ed53fffedf1884b138001">isFrameLoadOpcode</a>(<span class="keywordtype">int</span> Opcode, <span class="keywordtype">unsigned</span> &amp;MemBytes) {</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keywordflow">case</span> X86::MOV8rm:</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordflow">case</span> X86::KMOVBkm:</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    MemBytes = 1;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keywordflow">case</span> X86::MOV16rm:</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keywordflow">case</span> X86::KMOVWkm:</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    MemBytes = 2;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordflow">case</span> X86::MOV32rm:</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keywordflow">case</span> X86::MOVSSrm:</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordflow">case</span> X86::MOVSSrm_alt:</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSrm:</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSrm_alt:</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSZrm:</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSZrm_alt:</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordflow">case</span> X86::KMOVDkm:</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    MemBytes = 4;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordflow">case</span> X86::MOV64rm:</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keywordflow">case</span> X86::LD_Fp64m:</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="keywordflow">case</span> X86::MOVSDrm:</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordflow">case</span> X86::MOVSDrm_alt:</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDrm:</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDrm_alt:</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDZrm:</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDZrm_alt:</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keywordflow">case</span> X86::MMX_MOVD64rm:</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keywordflow">case</span> X86::MMX_MOVQ64rm:</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keywordflow">case</span> X86::KMOVQkm:</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    MemBytes = 8;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordflow">case</span> X86::MOVAPSrm:</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordflow">case</span> X86::MOVUPSrm:</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">case</span> X86::MOVAPDrm:</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keywordflow">case</span> X86::MOVUPDrm:</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordflow">case</span> X86::MOVDQArm:</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">case</span> X86::MOVDQUrm:</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSrm:</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSrm:</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDrm:</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDrm:</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQArm:</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQUrm:</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ128rm:</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ128rm:</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ128rm_NOVLX:</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ128rm_NOVLX:</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDZ128rm:</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZ128rm:</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Z128rm:</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Z128rm:</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA32Z128rm:</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Z128rm:</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA64Z128rm:</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Z128rm:</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    MemBytes = 16;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSYrm:</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSYrm:</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDYrm:</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDYrm:</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQAYrm:</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQUYrm:</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ256rm:</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ256rm:</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ256rm_NOVLX:</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ256rm_NOVLX:</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDZ256rm:</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZ256rm:</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Z256rm:</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Z256rm:</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA32Z256rm:</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Z256rm:</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA64Z256rm:</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Z256rm:</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    MemBytes = 32;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZrm:</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZrm:</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDZrm:</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZrm:</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Zrm:</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Zrm:</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA32Zrm:</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Zrm:</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA64Zrm:</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Zrm:</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    MemBytes = 64;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  }</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;}</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#aa18acf2d969ea2ba0f74e9a8d4295b73">  304</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#aa18acf2d969ea2ba0f74e9a8d4295b73">isFrameStoreOpcode</a>(<span class="keywordtype">int</span> Opcode, <span class="keywordtype">unsigned</span> &amp;MemBytes) {</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="keywordflow">case</span> X86::MOV8mr:</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="keywordflow">case</span> X86::KMOVBmk:</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    MemBytes = 1;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="keywordflow">case</span> X86::MOV16mr:</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="keywordflow">case</span> X86::KMOVWmk:</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    MemBytes = 2;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keywordflow">case</span> X86::MOV32mr:</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keywordflow">case</span> X86::MOVSSmr:</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSmr:</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSZmr:</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <span class="keywordflow">case</span> X86::KMOVDmk:</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    MemBytes = 4;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="keywordflow">case</span> X86::MOV64mr:</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="keywordflow">case</span> X86::ST_FpP64m:</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keywordflow">case</span> X86::MOVSDmr:</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDmr:</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDZmr:</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keywordflow">case</span> X86::MMX_MOVD64mr:</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="keywordflow">case</span> X86::MMX_MOVQ64mr:</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">case</span> X86::MMX_MOVNTQmr:</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordflow">case</span> X86::KMOVQmk:</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    MemBytes = 8;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keywordflow">case</span> X86::MOVAPSmr:</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordflow">case</span> X86::MOVUPSmr:</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordflow">case</span> X86::MOVAPDmr:</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keywordflow">case</span> X86::MOVUPDmr:</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keywordflow">case</span> X86::MOVDQAmr:</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordflow">case</span> X86::MOVDQUmr:</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSmr:</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSmr:</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDmr:</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDmr:</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQAmr:</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQUmr:</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ128mr:</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ128mr:</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ128mr_NOVLX:</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ128mr_NOVLX:</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZ128mr:</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDZ128mr:</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA32Z128mr:</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Z128mr:</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA64Z128mr:</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Z128mr:</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Z128mr:</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Z128mr:</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    MemBytes = 16;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSYmr:</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSYmr:</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDYmr:</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDYmr:</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQUYmr:</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQAYmr:</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ256mr:</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ256mr:</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ256mr_NOVLX:</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ256mr_NOVLX:</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZ256mr:</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDZ256mr:</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Z256mr:</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Z256mr:</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA32Z256mr:</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Z256mr:</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA64Z256mr:</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Z256mr:</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    MemBytes = 32;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZmr:</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZmr:</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZmr:</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDZmr:</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Zmr:</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Zmr:</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA32Zmr:</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Zmr:</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA64Zmr:</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Zmr:</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    MemBytes = 64;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  }</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;}</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a6368ef2530729128fc2510ed5a2c3f04">  396</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a6368ef2530729128fc2510ed5a2c3f04">X86InstrInfo::isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                                           <span class="keywordtype">int</span> &amp;FrameIndex)<span class="keyword"> const </span>{</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1NVPTXISD.html#ab995b6d422b079c863075e073b2eb96ba7cff9cc4a40fe2b19129ee8e9b0ec645">Dummy</a>;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a6368ef2530729128fc2510ed5a2c3f04">X86InstrInfo::isLoadFromStackSlot</a>(MI, FrameIndex, Dummy);</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;}</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a085c9a9c44d787342b32c4e1fb16e45a">  402</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a6368ef2530729128fc2510ed5a2c3f04">X86InstrInfo::isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                                           <span class="keywordtype">int</span> &amp;FrameIndex,</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                                           <span class="keywordtype">unsigned</span> &amp;MemBytes)<span class="keyword"> const </span>{</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86InstrInfo_8cpp.html#a460d27cb2a6ed53fffedf1884b138001">isFrameLoadOpcode</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), MemBytes))</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0 &amp;&amp; isFrameOperand(MI, 1, FrameIndex))</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;      <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;}</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#af2a59eee92c1fd8725e4cdcdd2c52e97">  411</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#af2a59eee92c1fd8725e4cdcdd2c52e97">X86InstrInfo::isLoadFromStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                                                 <span class="keywordtype">int</span> &amp;FrameIndex)<span class="keyword"> const </span>{</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1NVPTXISD.html#ab995b6d422b079c863075e073b2eb96ba7cff9cc4a40fe2b19129ee8e9b0ec645">Dummy</a>;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86InstrInfo_8cpp.html#a460d27cb2a6ed53fffedf1884b138001">isFrameLoadOpcode</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), <a class="code" href="namespacellvm_1_1NVPTXISD.html#ab995b6d422b079c863075e073b2eb96ba7cff9cc4a40fe2b19129ee8e9b0ec645">Dummy</a>)) {</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="keywordflow">if</span> ((Reg = <a class="code" href="classllvm_1_1X86InstrInfo.html#a6368ef2530729128fc2510ed5a2c3f04">isLoadFromStackSlot</a>(MI, FrameIndex)))</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="comment">// Check for post-frame index elimination operations</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const MachineMemOperand *, 1&gt;</a> Accesses;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="keywordflow">if</span> (hasLoadFromStackSlot(MI, Accesses)) {</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;      FrameIndex =</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;          cast&lt;FixedStackPseudoSourceValue&gt;(Accesses.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a58dc840fc84420b7f0b773794b8101c1">front</a>()-&gt;getPseudoValue())</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;              -&gt;getFrameIndex();</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;      <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    }</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  }</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;}</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a4d98443fd30b525106fef2ec68109579">  430</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a4d98443fd30b525106fef2ec68109579">X86InstrInfo::isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                                          <span class="keywordtype">int</span> &amp;FrameIndex)<span class="keyword"> const </span>{</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1NVPTXISD.html#ab995b6d422b079c863075e073b2eb96ba7cff9cc4a40fe2b19129ee8e9b0ec645">Dummy</a>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a4d98443fd30b525106fef2ec68109579">X86InstrInfo::isStoreToStackSlot</a>(MI, FrameIndex, Dummy);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;}</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a0b8121be98d9b2030083e0484ff2478f">  436</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a4d98443fd30b525106fef2ec68109579">X86InstrInfo::isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                                          <span class="keywordtype">int</span> &amp;FrameIndex,</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                                          <span class="keywordtype">unsigned</span> &amp;MemBytes)<span class="keyword"> const </span>{</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86InstrInfo_8cpp.html#aa18acf2d969ea2ba0f74e9a8d4295b73">isFrameStoreOpcode</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), MemBytes))</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0 &amp;&amp;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        isFrameOperand(MI, 0, FrameIndex))</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;      <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;}</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a2da9f36c923f6d843b1bc13c35b75c16">  446</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a2da9f36c923f6d843b1bc13c35b75c16">X86InstrInfo::isStoreToStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                                                <span class="keywordtype">int</span> &amp;FrameIndex)<span class="keyword"> const </span>{</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1NVPTXISD.html#ab995b6d422b079c863075e073b2eb96ba7cff9cc4a40fe2b19129ee8e9b0ec645">Dummy</a>;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86InstrInfo_8cpp.html#aa18acf2d969ea2ba0f74e9a8d4295b73">isFrameStoreOpcode</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), <a class="code" href="namespacellvm_1_1NVPTXISD.html#ab995b6d422b079c863075e073b2eb96ba7cff9cc4a40fe2b19129ee8e9b0ec645">Dummy</a>)) {</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="keywordflow">if</span> ((Reg = <a class="code" href="classllvm_1_1X86InstrInfo.html#a4d98443fd30b525106fef2ec68109579">isStoreToStackSlot</a>(MI, FrameIndex)))</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="comment">// Check for post-frame index elimination operations</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const MachineMemOperand *, 1&gt;</a> Accesses;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="keywordflow">if</span> (hasStoreToStackSlot(MI, Accesses)) {</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;      FrameIndex =</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;          cast&lt;FixedStackPseudoSourceValue&gt;(Accesses.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a58dc840fc84420b7f0b773794b8101c1">front</a>()-&gt;getPseudoValue())</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;              -&gt;getFrameIndex();</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;      <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    }</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  }</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;}</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/// Return true if register is PIC base; i.e.g defined by X86::MOVPC32r.</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a5672648caffe7e1c3a2a5037b1ddfc0d">  466</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#a5672648caffe7e1c3a2a5037b1ddfc0d">regIsPICBase</a>(<span class="keywordtype">unsigned</span> BaseReg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="comment">// Don&#39;t waste compile time scanning use-def chains of physregs.</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(BaseReg))</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="keywordtype">bool</span> isPICBase = <span class="keyword">false</span>;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">MachineRegisterInfo::def_instr_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab0fae869007b900fbe4275983eda693f">def_instr_begin</a>(BaseReg),</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;         <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">def_instr_end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="keywordflow">if</span> (DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != X86::MOVPC32r)</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!isPICBase &amp;&amp; <span class="stringliteral">&quot;More than one PIC base?&quot;</span>);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    isPICBase = <span class="keyword">true</span>;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  }</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordflow">return</span> isPICBase;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;}</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a30af1b275ba200a0978e0842803e30ec">  482</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a30af1b275ba200a0978e0842803e30ec">X86InstrInfo::isReallyTriviallyReMaterializable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                                                     <a class="code" href="classllvm_1_1AAResults.html">AAResults</a> *AA)<span class="keyword"> const </span>{</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="comment">// This function should only be called for opcodes with the ReMaterializable</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="comment">// flag set.</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown rematerializable operation!&quot;</span>);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordflow">case</span> X86::LOAD_STACK_GUARD:</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="keywordflow">case</span> X86::AVX1_SETALLONES:</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="keywordflow">case</span> X86::AVX2_SETALLONES:</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_128_SET0:</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_256_SET0:</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_512_SET0:</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_512_SETALLONES:</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_FsFLD0SD:</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_FsFLD0SS:</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_FsFLD0F128:</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="keywordflow">case</span> X86::AVX_SET0:</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="keywordflow">case</span> X86::FsFLD0SD:</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keywordflow">case</span> X86::FsFLD0SS:</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="keywordflow">case</span> X86::FsFLD0F128:</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keywordflow">case</span> X86::KSET0D:</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordflow">case</span> X86::KSET0Q:</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="keywordflow">case</span> X86::KSET0W:</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordflow">case</span> X86::KSET1D:</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="keywordflow">case</span> X86::KSET1Q:</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="keywordflow">case</span> X86::KSET1W:</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="keywordflow">case</span> X86::MMX_SET0:</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="keywordflow">case</span> X86::MOV32ImmSExti8:</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="keywordflow">case</span> X86::MOV32r0:</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="keywordflow">case</span> X86::MOV32r1:</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="keywordflow">case</span> X86::MOV32r_1:</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <span class="keywordflow">case</span> X86::MOV32ri64:</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="keywordflow">case</span> X86::MOV64ImmSExti8:</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordflow">case</span> X86::V_SET0:</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="keywordflow">case</span> X86::V_SETALLONES:</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="keywordflow">case</span> X86::MOV16ri:</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keywordflow">case</span> X86::MOV32ri:</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="keywordflow">case</span> X86::MOV64ri:</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="keywordflow">case</span> X86::MOV64ri32:</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="keywordflow">case</span> X86::MOV8ri:</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="keywordflow">case</span> X86::MOV8rm:</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="keywordflow">case</span> X86::MOV8rm_NOREX:</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="keywordflow">case</span> X86::MOV16rm:</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <span class="keywordflow">case</span> X86::MOV32rm:</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="keywordflow">case</span> X86::MOV64rm:</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="keywordflow">case</span> X86::MOVSSrm:</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keywordflow">case</span> X86::MOVSSrm_alt:</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keywordflow">case</span> X86::MOVSDrm:</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keywordflow">case</span> X86::MOVSDrm_alt:</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="keywordflow">case</span> X86::MOVAPSrm:</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <span class="keywordflow">case</span> X86::MOVUPSrm:</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keywordflow">case</span> X86::MOVAPDrm:</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="keywordflow">case</span> X86::MOVUPDrm:</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="keywordflow">case</span> X86::MOVDQArm:</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <span class="keywordflow">case</span> X86::MOVDQUrm:</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSrm:</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSrm_alt:</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDrm:</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDrm_alt:</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSrm:</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSrm:</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDrm:</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDrm:</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQArm:</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQUrm:</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSYrm:</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSYrm:</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDYrm:</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDYrm:</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQAYrm:</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQUYrm:</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordflow">case</span> X86::MMX_MOVD64rm:</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <span class="keywordflow">case</span> X86::MMX_MOVQ64rm:</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <span class="comment">// AVX-512</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSZrm:</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSZrm_alt:</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDZrm:</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDZrm_alt:</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDZ128rm:</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDZ256rm:</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDZrm:</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ128rm:</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ256rm:</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ128rm_NOVLX:</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ256rm_NOVLX:</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZrm:</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA32Z128rm:</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA32Z256rm:</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA32Zrm:</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA64Z128rm:</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA64Z256rm:</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA64Zrm:</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Z128rm:</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Z256rm:</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Zrm:</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Z128rm:</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Z256rm:</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Zrm:</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Z128rm:</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Z256rm:</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Zrm:</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Z128rm:</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Z256rm:</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Zrm:</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZ128rm:</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZ256rm:</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZrm:</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ128rm:</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ256rm:</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ128rm_NOVLX:</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ256rm_NOVLX:</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZrm: {</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <span class="comment">// Loads from constant pools are trivially rematerializable.</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1 + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1 + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa353f20f0404222671129b3d31f7ffc7b">X86::AddrScaleAmt</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1 + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1 + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == 0 &amp;&amp;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a084c4194e073a7b6c26812f6d00f4f2a">isDereferenceableInvariantLoad</a>(AA)) {</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> BaseReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1 + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;      <span class="keywordflow">if</span> (BaseReg == 0 || BaseReg == X86::RIP)</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;      <span class="comment">// Allow re-materialization of PIC load.</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="X86InstrInfo_8cpp.html#ae0fbc33aeabead735b7c93aec41638f7">ReMatPICStubLoad</a> &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1 + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">isGlobal</a>())</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#a5672648caffe7e1c3a2a5037b1ddfc0d">regIsPICBase</a>(BaseReg, MRI);</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    }</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  }</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <span class="keywordflow">case</span> X86::LEA32r:</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="keywordflow">case</span> X86::LEA64r: {</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1 + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa353f20f0404222671129b3d31f7ffc7b">X86::AddrScaleAmt</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1 + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1 + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == 0 &amp;&amp;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;        !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1 + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;      <span class="comment">// lea fi#, lea GV, etc. are all rematerializable.</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;      <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1 + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> BaseReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1 + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;      <span class="keywordflow">if</span> (BaseReg == 0)</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;      <span class="comment">// Allow re-materialization of lea PICBase + x.</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#a5672648caffe7e1c3a2a5037b1ddfc0d">regIsPICBase</a>(BaseReg, MRI);</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    }</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  }</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  }</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;}</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a2c8a7a1a78b2bd5d3e7f3c650d5f2888">  640</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a2c8a7a1a78b2bd5d3e7f3c650d5f2888">X86InstrInfo::reMaterialize</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;                                 <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;                                 <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SubIdx,</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Orig,</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="keywordtype">bool</span> ClobbersEFLAGS = Orig.<a class="code" href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">modifiesRegister</a>(X86::EFLAGS, &amp;TRI);</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <span class="keywordflow">if</span> (ClobbersEFLAGS &amp;&amp; !<a class="code" href="classllvm_1_1X86InstrInfo.html#a37ed7999a16ee3916119a1a976ce0cee">isSafeToClobberEFLAGS</a>(MBB, I)) {</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="comment">// The instruction clobbers EFLAGS. Re-materialize as MOV32ri to avoid side</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="comment">// effects.</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a>;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="keywordflow">switch</span> (Orig.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="keywordflow">case</span> X86::MOV32r0:  Value = 0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <span class="keywordflow">case</span> X86::MOV32r1:  Value = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="keywordflow">case</span> X86::MOV32r_1: Value = -1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected instruction!&quot;</span>);</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    }</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = Orig.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(X86::MOV32ri))</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Orig.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0))</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        .addImm(Value);</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac485421b5fcb9454ea64e74f6396a810">CloneMachineInstr</a>(&amp;Orig);</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(I, MI);</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  }</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI = *std::prev(I);</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  NewMI.<a class="code" href="classllvm_1_1MachineInstr.html#a9f59e1f6dd6677348ba082a10fc09061">substituteRegister</a>(Orig.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), DestReg, SubIdx, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;}</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">/// True if MI has a condition code def, e.g. EFLAGS, that is not marked dead.</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a3b6c6dbd22e08b9d63503932a637b0fe">  672</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a3b6c6dbd22e08b9d63503932a637b0fe">X86InstrInfo::hasLiveCondCodeDef</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() &amp;&amp;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == X86::EFLAGS &amp;&amp; !MO.<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>()) {</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    }</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  }</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;}</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">/// Check whether the shift count for a machine operand is non-zero.</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#ae372a7cb5c41995dc7cb976b3d5e9636">  684</a></span>&#160;<span class="comment"></span><span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="X86InstrInfo_8cpp.html#ae372a7cb5c41995dc7cb976b3d5e9636">getTruncatedShiftCount</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;                                              <span class="keywordtype">unsigned</span> ShiftAmtOperandIdx) {</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="comment">// The shift count is six bits with the REX.W prefix and five bits without.</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <span class="keywordtype">unsigned</span> ShiftCountMask = (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba12e1b321252ff4c31f9a6b563d8d18b7">X86II::REX_W</a>) ? 63 : 31;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="keywordtype">unsigned</span> Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ShiftAmtOperandIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="keywordflow">return</span> Imm &amp; ShiftCountMask;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;}</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">/// Check whether the given shift count is appropriate</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">/// can be represented by a LEA instruction.</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a349feaf4bcc809481e099a4b5cbed1e2">  694</a></span>&#160;<span class="comment"></span><span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#a349feaf4bcc809481e099a4b5cbed1e2">isTruncatedShiftCountForLEA</a>(<span class="keywordtype">unsigned</span> ShAmt) {</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <span class="comment">// Left shift instructions can be transformed into load-effective-address</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="comment">// instructions if we can encode them appropriately.</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="comment">// A LEA instruction utilizes a SIB byte to encode its scale factor.</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <span class="comment">// The SIB.scale field is two bits wide which means that we can encode any</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="comment">// shift amount less than 4.</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="keywordflow">return</span> ShAmt &lt; 4 &amp;&amp; ShAmt &gt; 0;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;}</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#af696329e4903052f2b1a9990cea89f66">  703</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#af696329e4903052f2b1a9990cea89f66">X86InstrInfo::classifyLEAReg</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src,</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;                                  <span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> AllowSP, <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;NewSrc,</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;                                  <span class="keywordtype">bool</span> &amp;isKill, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ImplicitOp,</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;                                  <a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV)<span class="keyword"> const </span>{</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <span class="keywordflow">if</span> (AllowSP) {</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    RC = Opc != X86::LEA32r ? &amp;X86::GR64RegClass : &amp;X86::GR32RegClass;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    RC = Opc != X86::LEA32r ?</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;      &amp;X86::GR64_NOSPRegClass : &amp;X86::GR32_NOSPRegClass;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  }</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = Src.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="comment">// For both LEA64 and LEA32 the register already has essentially the right</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <span class="comment">// type (32-bit or 64-bit) we may just need to forbid SP.</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <span class="keywordflow">if</span> (Opc != X86::LEA64_32r) {</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    NewSrc = SrcReg;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    isKill = Src.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Src.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>() &amp;&amp; <span class="stringliteral">&quot;Undef op doesn&#39;t need optimization&quot;</span>);</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(NewSrc) &amp;&amp;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;        !MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(NewSrc, RC))</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  }</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="comment">// This is for an LEA64_32r and incoming registers are 32-bit. One way or</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="comment">// another we need to add 64-bit registers to the final MI.</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(SrcReg)) {</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    ImplicitOp = Src;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    ImplicitOp.<a class="code" href="classllvm_1_1MachineOperand.html#a10e708480cdc97c951368e06c13eac92">setImplicit</a>();</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    NewSrc = <a class="code" href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">getX86SubSuperRegister</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 64);</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    isKill = Src.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Src.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>() &amp;&amp; <span class="stringliteral">&quot;Undef op doesn&#39;t need optimization&quot;</span>);</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    <span class="comment">// Virtual register of the wrong class, we have to create a temporary 64-bit</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    <span class="comment">// vreg to feed into the LEA.</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    NewSrc = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Copy =</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(TargetOpcode::COPY))</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(NewSrc, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>, X86::sub_32bit)</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src);</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <span class="comment">// Which is obviously going to be dead after we&#39;re done with it.</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    isKill = <span class="keyword">true</span>;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="keywordflow">if</span> (LV)</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;      LV-&gt;<a class="code" href="classllvm_1_1LiveVariables.html#a10b001a3619e52b63e873cab3609c19e">replaceKillInstruction</a>(SrcReg, MI, *Copy);</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  }</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="comment">// We&#39;ve set all the parameters without issue.</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;}</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *X86InstrInfo::convertToThreeAddressWithLEA(</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <span class="keywordtype">unsigned</span> MIOpc, <a class="code" href="classllvm_1_1MachineFunction.html#aaba82c71ffdca966cad10eae0992fff9">MachineFunction::iterator</a> &amp;MFI, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    <a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV, <span class="keywordtype">bool</span> Is8BitOp)<span class="keyword"> const </span>{</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <span class="comment">// We handle 8-bit adds and various 16-bit opcodes in the switch below.</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;RegInfo = MFI-&gt;getParent()-&gt;getRegInfo();</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Is8BitOp || RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;              *RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) == 16) &amp;&amp;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;         <span class="stringliteral">&quot;Unexpected type for LEA transform&quot;</span>);</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="comment">// TODO: For a 32-bit target, we need to adjust the LEA variables with</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <span class="comment">// something like this:</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="comment">//   Opcode = X86::LEA32r;</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <span class="comment">//   InRegLEA = RegInfo.createVirtualRegister(&amp;X86::GR32_NOSPRegClass);</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="comment">//   OutRegLEA =</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <span class="comment">//       Is8BitOp ? RegInfo.createVirtualRegister(&amp;X86::GR32ABCD_RegClass)</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <span class="comment">//                : RegInfo.createVirtualRegister(&amp;X86::GR32RegClass);</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="keywordflow">if</span> (!Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a585e2c88cc5436a4b5230fa451eb0fd6">is64Bit</a>())</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = X86::LEA64_32r;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> InRegLEA = RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;X86::GR64_NOSPRegClass);</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> OutRegLEA = RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;X86::GR32RegClass);</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <span class="comment">// Build and insert into an implicit UNDEF value. This is OK because</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="comment">// we will be shifting and then extracting the lower 8/16-bits.</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <span class="comment">// This has the potential to cause partial register stall. e.g.</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <span class="comment">//   movw    (%rbp,%rcx,2), %dx</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <span class="comment">//   leal    -65(%rdx), %esi</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <span class="comment">// But testing has shown this *does* help performance in 64-bit mode (at</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <span class="comment">// least on modern x86 machines).</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI = MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dest = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="SILowerControlFlow_8cpp.html#a979659ec464cee64a84df219494fc2ea">IsDead</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>();</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="keywordtype">bool</span> IsKill = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = Is8BitOp ? X86::sub_8bit : X86::sub_16bit;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>() &amp;&amp; <span class="stringliteral">&quot;Undef op doesn&#39;t need optimization&quot;</span>);</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MFI, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(X86::IMPLICIT_DEF), InRegLEA);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *InsMI =</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MFI, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(TargetOpcode::COPY))</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(InRegLEA, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>, SubReg)</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill));</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MFI, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(Opcode), OutRegLEA);</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <span class="keywordflow">switch</span> (MIOpc) {</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unreachable!&quot;</span>);</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <span class="keywordflow">case</span> X86::SHL8ri:</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <span class="keywordflow">case</span> X86::SHL16ri: {</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <span class="keywordtype">unsigned</span> ShAmt = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(1ULL &lt;&lt; ShAmt)</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(InRegLEA, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0);</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  }</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <span class="keywordflow">case</span> X86::INC8r:</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <span class="keywordflow">case</span> X86::INC16r:</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <a class="code" href="namespacellvm.html#afad63f3314b8553ee3c26d020b3ce09e">addRegOffset</a>(MIB, InRegLEA, <span class="keyword">true</span>, 1);</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <span class="keywordflow">case</span> X86::DEC8r:</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <span class="keywordflow">case</span> X86::DEC16r:</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    <a class="code" href="namespacellvm.html#afad63f3314b8553ee3c26d020b3ce09e">addRegOffset</a>(MIB, InRegLEA, <span class="keyword">true</span>, -1);</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <span class="keywordflow">case</span> X86::ADD8ri:</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <span class="keywordflow">case</span> X86::ADD8ri_DB:</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  <span class="keywordflow">case</span> X86::ADD16ri:</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  <span class="keywordflow">case</span> X86::ADD16ri8:</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <span class="keywordflow">case</span> X86::ADD16ri_DB:</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="keywordflow">case</span> X86::ADD16ri8_DB:</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <a class="code" href="namespacellvm.html#afad63f3314b8553ee3c26d020b3ce09e">addRegOffset</a>(MIB, InRegLEA, <span class="keyword">true</span>, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <span class="keywordflow">case</span> X86::ADD8rr:</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="keywordflow">case</span> X86::ADD8rr_DB:</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <span class="keywordflow">case</span> X86::ADD16rr:</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="keywordflow">case</span> X86::ADD16rr_DB: {</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Src2 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <span class="keywordtype">bool</span> IsKill2 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>() &amp;&amp; <span class="stringliteral">&quot;Undef op doesn&#39;t need optimization&quot;</span>);</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <span class="keywordtype">unsigned</span> InRegLEA2 = 0;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *InsMI2 = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <span class="keywordflow">if</span> (Src == Src2) {</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;      <span class="comment">// ADD8rr/ADD16rr killed %reg1028, %reg1028</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;      <span class="comment">// just a single insert_subreg.</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;      <a class="code" href="namespacellvm.html#a5a1ffa9f6330c88feb36340a950ba397">addRegReg</a>(MIB, InRegLEA, <span class="keyword">true</span>, InRegLEA, <span class="keyword">false</span>);</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;      <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a585e2c88cc5436a4b5230fa451eb0fd6">is64Bit</a>())</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;        InRegLEA2 = RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;X86::GR64_NOSPRegClass);</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;        InRegLEA2 = RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;X86::GR32_NOSPRegClass);</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;      <span class="comment">// Build and insert into an implicit UNDEF value. This is OK because</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;      <span class="comment">// we will be shifting and then extracting the lower 8/16-bits.</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MFI, &amp;*MIB, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(X86::IMPLICIT_DEF), InRegLEA2);</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;      InsMI2 = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MFI, &amp;*MIB, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(TargetOpcode::COPY))</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;                   .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(InRegLEA2, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>, SubReg)</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;                   .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src2, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill2));</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;      <a class="code" href="namespacellvm.html#a5a1ffa9f6330c88feb36340a950ba397">addRegReg</a>(MIB, InRegLEA, <span class="keyword">true</span>, InRegLEA2, <span class="keyword">true</span>);</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    }</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    <span class="keywordflow">if</span> (LV &amp;&amp; IsKill2 &amp;&amp; InsMI2)</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;      LV-&gt;<a class="code" href="classllvm_1_1LiveVariables.html#a10b001a3619e52b63e873cab3609c19e">replaceKillInstruction</a>(Src2, MI, *InsMI2);</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  }</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  }</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI = MIB;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ExtMI =</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MFI, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(TargetOpcode::COPY))</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Dest, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(IsDead))</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(OutRegLEA, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>, SubReg);</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  <span class="keywordflow">if</span> (LV) {</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    <span class="comment">// Update live variables.</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    LV-&gt;<a class="code" href="classllvm_1_1LiveVariables.html#a434b7516027126339021e18d66c34864">getVarInfo</a>(InRegLEA).<a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html#a65c816771eca7465f5e3e0bb6624ad88">Kills</a>.push_back(NewMI);</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    LV-&gt;<a class="code" href="classllvm_1_1LiveVariables.html#a434b7516027126339021e18d66c34864">getVarInfo</a>(OutRegLEA).<a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html#a65c816771eca7465f5e3e0bb6624ad88">Kills</a>.push_back(ExtMI);</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <span class="keywordflow">if</span> (IsKill)</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;      LV-&gt;<a class="code" href="classllvm_1_1LiveVariables.html#a10b001a3619e52b63e873cab3609c19e">replaceKillInstruction</a>(Src, MI, *InsMI);</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <span class="keywordflow">if</span> (IsDead)</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;      LV-&gt;<a class="code" href="classllvm_1_1LiveVariables.html#a10b001a3619e52b63e873cab3609c19e">replaceKillInstruction</a>(Dest, MI, *ExtMI);</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  }</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <span class="keywordflow">return</span> ExtMI;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;}</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">/// This method must be implemented by targets that</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">/// set the M_CONVERTIBLE_TO_3_ADDR flag.  When this flag is set, the target</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">/// may be able to convert a two-address instruction into a true</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">/// three-address instruction on demand.  This allows the X86 target (for</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">/// example) to convert ADD and SHL instructions into LEA instructions if they</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">/// would require register copies due to two-addressness.</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">/// This method returns a null pointer if the transformation cannot be</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">/// performed, otherwise it returns the new instruction.</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a0b3591e2a20de8234495e77aa709e7e8">  892</a></span>&#160;<a class="code" href="classllvm_1_1X86InstrInfo.html#a0b3591e2a20de8234495e77aa709e7e8">X86InstrInfo::convertToThreeAddress</a>(<a class="code" href="classllvm_1_1MachineFunction.html#aaba82c71ffdca966cad10eae0992fff9">MachineFunction::iterator</a> &amp;MFI,</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                                    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV)<span class="keyword"> const </span>{</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="comment">// The following opcodes also sets the condition code register(s). Only</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <span class="comment">// convert them to equivalent lea if the condition code register def&#39;s</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <span class="comment">// are dead!</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1X86InstrInfo.html#a3b6c6dbd22e08b9d63503932a637b0fe">hasLiveCondCodeDef</a>(MI))</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <span class="comment">// All instructions input are two-addr instructions.  Get the known operands.</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="comment">// Ideally, operations with undef should be folded before we get here, but we</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  <span class="comment">// can&#39;t guarantee it. Bail out because optimizing undefs is a waste of time.</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  <span class="comment">// Without this, we have to forward undef state to new register operands to</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  <span class="comment">// avoid machine verifier errors.</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="keywordflow">if</span> (Src.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>())</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &gt; 2)</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>())</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <span class="keywordtype">bool</span> Is64Bit = Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a585e2c88cc5436a4b5230fa451eb0fd6">is64Bit</a>();</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  <span class="keywordtype">bool</span> Is8BitOp = <span class="keyword">false</span>;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  <span class="keywordtype">unsigned</span> MIOpc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <span class="keywordflow">switch</span> (MIOpc) {</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unreachable!&quot;</span>);</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;  <span class="keywordflow">case</span> X86::SHL64ri: {</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &gt;= 3 &amp;&amp; <span class="stringliteral">&quot;Unknown shift instruction!&quot;</span>);</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    <span class="keywordtype">unsigned</span> ShAmt = <a class="code" href="X86InstrInfo_8cpp.html#ae372a7cb5c41995dc7cb976b3d5e9636">getTruncatedShiftCount</a>(MI, 2);</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="X86InstrInfo_8cpp.html#a349feaf4bcc809481e099a4b5cbed1e2">isTruncatedShiftCountForLEA</a>(ShAmt)) <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <span class="comment">// LEA can&#39;t handle RSP.</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) &amp;&amp;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;        !MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;                                           &amp;X86::GR64_NOSPRegClass))</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    NewMI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(X86::LEA64r))</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Dest)</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0)</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(1ULL &lt;&lt; ShAmt)</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src)</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0);</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  }</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <span class="keywordflow">case</span> X86::SHL32ri: {</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &gt;= 3 &amp;&amp; <span class="stringliteral">&quot;Unknown shift instruction!&quot;</span>);</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    <span class="keywordtype">unsigned</span> ShAmt = <a class="code" href="X86InstrInfo_8cpp.html#ae372a7cb5c41995dc7cb976b3d5e9636">getTruncatedShiftCount</a>(MI, 2);</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="X86InstrInfo_8cpp.html#a349feaf4bcc809481e099a4b5cbed1e2">isTruncatedShiftCountForLEA</a>(ShAmt)) <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    <span class="keywordtype">unsigned</span> Opc = Is64Bit ? X86::LEA64_32r : X86::LEA32r;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    <span class="comment">// LEA can&#39;t handle ESP.</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    <span class="keywordtype">bool</span> isKill;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> ImplicitOp = <a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(0, <span class="keyword">false</span>);</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1X86InstrInfo.html#af696329e4903052f2b1a9990cea89f66">classifyLEAReg</a>(MI, Src, Opc, <span class="comment">/*AllowSP=*/</span> <span class="keyword">false</span>,</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;                        SrcReg, isKill, ImplicitOp, LV))</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(Opc))</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Dest)</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0)</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(1ULL &lt;&lt; ShAmt)</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill))</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0);</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <span class="keywordflow">if</span> (ImplicitOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != 0)</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(ImplicitOp);</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    NewMI = MIB;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  }</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  <span class="keywordflow">case</span> X86::SHL8ri:</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    Is8BitOp = <span class="keyword">true</span>;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <span class="keywordflow">case</span> X86::SHL16ri: {</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &gt;= 3 &amp;&amp; <span class="stringliteral">&quot;Unknown shift instruction!&quot;</span>);</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <span class="keywordtype">unsigned</span> ShAmt = <a class="code" href="X86InstrInfo_8cpp.html#ae372a7cb5c41995dc7cb976b3d5e9636">getTruncatedShiftCount</a>(MI, 2);</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="X86InstrInfo_8cpp.html#a349feaf4bcc809481e099a4b5cbed1e2">isTruncatedShiftCountForLEA</a>(ShAmt))</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    <span class="keywordflow">return</span> convertToThreeAddressWithLEA(MIOpc, MFI, MI, LV, Is8BitOp);</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  }</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  <span class="keywordflow">case</span> X86::INC64r:</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  <span class="keywordflow">case</span> X86::INC32r: {</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &gt;= 2 &amp;&amp; <span class="stringliteral">&quot;Unknown inc instruction!&quot;</span>);</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    <span class="keywordtype">unsigned</span> Opc = MIOpc == X86::INC64r ? X86::LEA64r :</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;        (Is64Bit ? X86::LEA64_32r : X86::LEA32r);</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    <span class="keywordtype">bool</span> isKill;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> ImplicitOp = <a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(0, <span class="keyword">false</span>);</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1X86InstrInfo.html#af696329e4903052f2b1a9990cea89f66">classifyLEAReg</a>(MI, Src, Opc, <span class="comment">/*AllowSP=*/</span> <span class="keyword">false</span>, SrcReg, isKill,</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;                        ImplicitOp, LV))</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(Opc))</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Dest)</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill));</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    <span class="keywordflow">if</span> (ImplicitOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != 0)</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(ImplicitOp);</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    NewMI = <a class="code" href="namespacellvm.html#ac69ffa25019a9273380556dacb1ba33b">addOffset</a>(MIB, 1);</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  }</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <span class="keywordflow">case</span> X86::DEC64r:</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  <span class="keywordflow">case</span> X86::DEC32r: {</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &gt;= 2 &amp;&amp; <span class="stringliteral">&quot;Unknown dec instruction!&quot;</span>);</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    <span class="keywordtype">unsigned</span> Opc = MIOpc == X86::DEC64r ? X86::LEA64r</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;        : (Is64Bit ? X86::LEA64_32r : X86::LEA32r);</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;    <span class="keywordtype">bool</span> isKill;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> ImplicitOp = <a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(0, <span class="keyword">false</span>);</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1X86InstrInfo.html#af696329e4903052f2b1a9990cea89f66">classifyLEAReg</a>(MI, Src, Opc, <span class="comment">/*AllowSP=*/</span> <span class="keyword">false</span>, SrcReg, isKill,</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;                        ImplicitOp, LV))</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(Opc))</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;                                  .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Dest)</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;                                  .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill));</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;    <span class="keywordflow">if</span> (ImplicitOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != 0)</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(ImplicitOp);</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;    NewMI = <a class="code" href="namespacellvm.html#ac69ffa25019a9273380556dacb1ba33b">addOffset</a>(MIB, -1);</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  }</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <span class="keywordflow">case</span> X86::DEC8r:</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  <span class="keywordflow">case</span> X86::INC8r:</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    Is8BitOp = <span class="keyword">true</span>;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  <span class="keywordflow">case</span> X86::DEC16r:</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <span class="keywordflow">case</span> X86::INC16r:</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    <span class="keywordflow">return</span> convertToThreeAddressWithLEA(MIOpc, MFI, MI, LV, Is8BitOp);</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <span class="keywordflow">case</span> X86::ADD64rr:</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keywordflow">case</span> X86::ADD64rr_DB:</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <span class="keywordflow">case</span> X86::ADD32rr:</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <span class="keywordflow">case</span> X86::ADD32rr_DB: {</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &gt;= 3 &amp;&amp; <span class="stringliteral">&quot;Unknown add instruction!&quot;</span>);</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <span class="keywordtype">unsigned</span> Opc;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <span class="keywordflow">if</span> (MIOpc == X86::ADD64rr || MIOpc == X86::ADD64rr_DB)</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;      Opc = X86::LEA64r;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;      Opc = Is64Bit ? X86::LEA64_32r : X86::LEA32r;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    <span class="keywordtype">bool</span> isKill;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> ImplicitOp = <a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(0, <span class="keyword">false</span>);</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1X86InstrInfo.html#af696329e4903052f2b1a9990cea89f66">classifyLEAReg</a>(MI, Src, Opc, <span class="comment">/*AllowSP=*/</span> <span class="keyword">true</span>,</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;                        SrcReg, isKill, ImplicitOp, LV))</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src2 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    <span class="keywordtype">bool</span> isKill2;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg2;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> ImplicitOp2 = <a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(0, <span class="keyword">false</span>);</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1X86InstrInfo.html#af696329e4903052f2b1a9990cea89f66">classifyLEAReg</a>(MI, Src2, Opc, <span class="comment">/*AllowSP=*/</span> <span class="keyword">false</span>,</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;                        SrcReg2, isKill2, ImplicitOp2, LV))</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(Opc)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Dest);</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    <span class="keywordflow">if</span> (ImplicitOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != 0)</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(ImplicitOp);</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    <span class="keywordflow">if</span> (ImplicitOp2.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != 0)</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(ImplicitOp2);</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    NewMI = <a class="code" href="namespacellvm.html#a5a1ffa9f6330c88feb36340a950ba397">addRegReg</a>(MIB, SrcReg, isKill, SrcReg2, isKill2);</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    <span class="keywordflow">if</span> (LV &amp;&amp; Src2.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>())</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;      LV-&gt;<a class="code" href="classllvm_1_1LiveVariables.html#a10b001a3619e52b63e873cab3609c19e">replaceKillInstruction</a>(SrcReg2, MI, *NewMI);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  }</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <span class="keywordflow">case</span> X86::ADD8rr:</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  <span class="keywordflow">case</span> X86::ADD8rr_DB:</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    Is8BitOp = <span class="keyword">true</span>;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  <span class="keywordflow">case</span> X86::ADD16rr:</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  <span class="keywordflow">case</span> X86::ADD16rr_DB:</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="keywordflow">return</span> convertToThreeAddressWithLEA(MIOpc, MFI, MI, LV, Is8BitOp);</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  <span class="keywordflow">case</span> X86::ADD64ri32:</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <span class="keywordflow">case</span> X86::ADD64ri8:</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  <span class="keywordflow">case</span> X86::ADD64ri32_DB:</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  <span class="keywordflow">case</span> X86::ADD64ri8_DB:</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &gt;= 3 &amp;&amp; <span class="stringliteral">&quot;Unknown add instruction!&quot;</span>);</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    NewMI = <a class="code" href="namespacellvm.html#ac69ffa25019a9273380556dacb1ba33b">addOffset</a>(</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(X86::LEA64r)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Dest).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src),</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  <span class="keywordflow">case</span> X86::ADD32ri:</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  <span class="keywordflow">case</span> X86::ADD32ri8:</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  <span class="keywordflow">case</span> X86::ADD32ri_DB:</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  <span class="keywordflow">case</span> X86::ADD32ri8_DB: {</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &gt;= 3 &amp;&amp; <span class="stringliteral">&quot;Unknown add instruction!&quot;</span>);</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    <span class="keywordtype">unsigned</span> Opc = Is64Bit ? X86::LEA64_32r : X86::LEA32r;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    <span class="keywordtype">bool</span> isKill;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> ImplicitOp = <a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(0, <span class="keyword">false</span>);</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1X86InstrInfo.html#af696329e4903052f2b1a9990cea89f66">classifyLEAReg</a>(MI, Src, Opc, <span class="comment">/*AllowSP=*/</span> <span class="keyword">true</span>,</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;                        SrcReg, isKill, ImplicitOp, LV))</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(Opc))</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;                                  .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Dest)</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;                                  .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill));</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;    <span class="keywordflow">if</span> (ImplicitOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != 0)</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(ImplicitOp);</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    NewMI = <a class="code" href="namespacellvm.html#ac69ffa25019a9273380556dacb1ba33b">addOffset</a>(MIB, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  }</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <span class="keywordflow">case</span> X86::ADD8ri:</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;  <span class="keywordflow">case</span> X86::ADD8ri_DB:</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    Is8BitOp = <span class="keyword">true</span>;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  <span class="keywordflow">case</span> X86::ADD16ri:</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <span class="keywordflow">case</span> X86::ADD16ri8:</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  <span class="keywordflow">case</span> X86::ADD16ri_DB:</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  <span class="keywordflow">case</span> X86::ADD16ri8_DB:</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    <span class="keywordflow">return</span> convertToThreeAddressWithLEA(MIOpc, MFI, MI, LV, Is8BitOp);</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <span class="keywordflow">case</span> X86::SUB8ri:</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <span class="keywordflow">case</span> X86::SUB16ri8:</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="keywordflow">case</span> X86::SUB16ri:<span class="comment"></span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment">    /// FIXME: Support these similar to ADD8ri/ADD16ri*.</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment"></span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <span class="keywordflow">case</span> X86::SUB32ri8:</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <span class="keywordflow">case</span> X86::SUB32ri: {</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    int64_t Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a3c06dd4f7f2b68acd70b64194485b09d">isInt&lt;32&gt;</a>(-Imm))</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &gt;= 3 &amp;&amp; <span class="stringliteral">&quot;Unknown add instruction!&quot;</span>);</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;    <span class="keywordtype">unsigned</span> Opc = Is64Bit ? X86::LEA64_32r : X86::LEA32r;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <span class="keywordtype">bool</span> isKill;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> ImplicitOp = <a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(0, <span class="keyword">false</span>);</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1X86InstrInfo.html#af696329e4903052f2b1a9990cea89f66">classifyLEAReg</a>(MI, Src, Opc, <span class="comment">/*AllowSP=*/</span> <span class="keyword">true</span>,</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;                        SrcReg, isKill, ImplicitOp, LV))</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(Opc))</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;                                  .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Dest)</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;                                  .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill));</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <span class="keywordflow">if</span> (ImplicitOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != 0)</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(ImplicitOp);</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    NewMI = <a class="code" href="namespacellvm.html#ac69ffa25019a9273380556dacb1ba33b">addOffset</a>(MIB, -Imm);</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  }</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  <span class="keywordflow">case</span> X86::SUB64ri8:</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  <span class="keywordflow">case</span> X86::SUB64ri32: {</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    int64_t Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a3c06dd4f7f2b68acd70b64194485b09d">isInt&lt;32&gt;</a>(-Imm))</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &gt;= 3 &amp;&amp; <span class="stringliteral">&quot;Unknown sub instruction!&quot;</span>);</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;                                      <span class="keyword">get</span>(X86::LEA64r)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Dest).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Src);</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    NewMI = <a class="code" href="namespacellvm.html#ac69ffa25019a9273380556dacb1ba33b">addOffset</a>(MIB, -Imm);</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  }</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Z128rmk:</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Z256rmk:</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Zrmk:</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Z128rmk:</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Z256rmk:</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Zrmk:</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Z128rmk: <span class="keywordflow">case</span> X86::VMOVDQA32Z128rmk:</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Z256rmk: <span class="keywordflow">case</span> X86::VMOVDQA32Z256rmk:</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Zrmk:    <span class="keywordflow">case</span> X86::VMOVDQA32Zrmk:</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Z128rmk: <span class="keywordflow">case</span> X86::VMOVDQA64Z128rmk:</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Z256rmk: <span class="keywordflow">case</span> X86::VMOVDQA64Z256rmk:</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Zrmk:    <span class="keywordflow">case</span> X86::VMOVDQA64Zrmk:</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZ128rmk:   <span class="keywordflow">case</span> X86::VMOVAPDZ128rmk:</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZ256rmk:   <span class="keywordflow">case</span> X86::VMOVAPDZ256rmk:</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZrmk:      <span class="keywordflow">case</span> X86::VMOVAPDZrmk:</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ128rmk:   <span class="keywordflow">case</span> X86::VMOVAPSZ128rmk:</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ256rmk:   <span class="keywordflow">case</span> X86::VMOVAPSZ256rmk:</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZrmk:      <span class="keywordflow">case</span> X86::VMOVAPSZrmk:</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  <span class="keywordflow">case</span> X86::VBROADCASTSDZ256mk:</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  <span class="keywordflow">case</span> X86::VBROADCASTSDZmk:</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  <span class="keywordflow">case</span> X86::VBROADCASTSSZ128mk:</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <span class="keywordflow">case</span> X86::VBROADCASTSSZ256mk:</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="keywordflow">case</span> X86::VBROADCASTSSZmk:</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="keywordflow">case</span> X86::VPBROADCASTDZ128mk:</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <span class="keywordflow">case</span> X86::VPBROADCASTDZ256mk:</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;  <span class="keywordflow">case</span> X86::VPBROADCASTDZmk:</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <span class="keywordflow">case</span> X86::VPBROADCASTQZ128mk:</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <span class="keywordflow">case</span> X86::VPBROADCASTQZ256mk:</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <span class="keywordflow">case</span> X86::VPBROADCASTQZmk: {</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    <span class="keywordtype">unsigned</span> Opc;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    <span class="keywordflow">switch</span> (MIOpc) {</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unreachable!&quot;</span>);</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU8Z128rmk:    Opc = X86::VPBLENDMBZ128rmk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU8Z256rmk:    Opc = X86::VPBLENDMBZ256rmk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU8Zrmk:       Opc = X86::VPBLENDMBZrmk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU16Z128rmk:   Opc = X86::VPBLENDMWZ128rmk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU16Z256rmk:   Opc = X86::VPBLENDMWZ256rmk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU16Zrmk:      Opc = X86::VPBLENDMWZrmk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU32Z128rmk:   Opc = X86::VPBLENDMDZ128rmk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU32Z256rmk:   Opc = X86::VPBLENDMDZ256rmk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU32Zrmk:      Opc = X86::VPBLENDMDZrmk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU64Z128rmk:   Opc = X86::VPBLENDMQZ128rmk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU64Z256rmk:   Opc = X86::VPBLENDMQZ256rmk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU64Zrmk:      Opc = X86::VPBLENDMQZrmk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    <span class="keywordflow">case</span> X86::VMOVUPDZ128rmk:     Opc = X86::VBLENDMPDZ128rmk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    <span class="keywordflow">case</span> X86::VMOVUPDZ256rmk:     Opc = X86::VBLENDMPDZ256rmk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <span class="keywordflow">case</span> X86::VMOVUPDZrmk:        Opc = X86::VBLENDMPDZrmk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    <span class="keywordflow">case</span> X86::VMOVUPSZ128rmk:     Opc = X86::VBLENDMPSZ128rmk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    <span class="keywordflow">case</span> X86::VMOVUPSZ256rmk:     Opc = X86::VBLENDMPSZ256rmk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;    <span class="keywordflow">case</span> X86::VMOVUPSZrmk:        Opc = X86::VBLENDMPSZrmk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQA32Z128rmk:   Opc = X86::VPBLENDMDZ128rmk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQA32Z256rmk:   Opc = X86::VPBLENDMDZ256rmk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQA32Zrmk:      Opc = X86::VPBLENDMDZrmk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQA64Z128rmk:   Opc = X86::VPBLENDMQZ128rmk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQA64Z256rmk:   Opc = X86::VPBLENDMQZ256rmk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQA64Zrmk:      Opc = X86::VPBLENDMQZrmk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    <span class="keywordflow">case</span> X86::VMOVAPDZ128rmk:     Opc = X86::VBLENDMPDZ128rmk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    <span class="keywordflow">case</span> X86::VMOVAPDZ256rmk:     Opc = X86::VBLENDMPDZ256rmk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    <span class="keywordflow">case</span> X86::VMOVAPDZrmk:        Opc = X86::VBLENDMPDZrmk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    <span class="keywordflow">case</span> X86::VMOVAPSZ128rmk:     Opc = X86::VBLENDMPSZ128rmk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <span class="keywordflow">case</span> X86::VMOVAPSZ256rmk:     Opc = X86::VBLENDMPSZ256rmk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    <span class="keywordflow">case</span> X86::VMOVAPSZrmk:        Opc = X86::VBLENDMPSZrmk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    <span class="keywordflow">case</span> X86::VBROADCASTSDZ256mk: Opc = X86::VBLENDMPDZ256rmbk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    <span class="keywordflow">case</span> X86::VBROADCASTSDZmk:    Opc = X86::VBLENDMPDZrmbk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    <span class="keywordflow">case</span> X86::VBROADCASTSSZ128mk: Opc = X86::VBLENDMPSZ128rmbk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <span class="keywordflow">case</span> X86::VBROADCASTSSZ256mk: Opc = X86::VBLENDMPSZ256rmbk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    <span class="keywordflow">case</span> X86::VBROADCASTSSZmk:    Opc = X86::VBLENDMPSZrmbk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    <span class="keywordflow">case</span> X86::VPBROADCASTDZ128mk: Opc = X86::VPBLENDMDZ128rmbk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    <span class="keywordflow">case</span> X86::VPBROADCASTDZ256mk: Opc = X86::VPBLENDMDZ256rmbk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    <span class="keywordflow">case</span> X86::VPBROADCASTDZmk:    Opc = X86::VPBLENDMDZrmbk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    <span class="keywordflow">case</span> X86::VPBROADCASTQZ128mk: Opc = X86::VPBLENDMQZ128rmbk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    <span class="keywordflow">case</span> X86::VPBROADCASTQZ256mk: Opc = X86::VPBLENDMQZ256rmbk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;    <span class="keywordflow">case</span> X86::VPBROADCASTQZmk:    Opc = X86::VPBLENDMQZrmbk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    }</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    NewMI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(Opc))</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Dest)</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2))</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;              .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Src)</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;              .add(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3))</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;              .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4))</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;              .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(5))</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;              .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(6))</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;              .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(7));</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  }</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Z128rrk:</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Z256rrk:</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Zrrk:</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Z128rrk:</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Z256rrk:</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Zrrk:</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Z128rrk: <span class="keywordflow">case</span> X86::VMOVDQA32Z128rrk:</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Z256rrk: <span class="keywordflow">case</span> X86::VMOVDQA32Z256rrk:</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Zrrk:    <span class="keywordflow">case</span> X86::VMOVDQA32Zrrk:</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Z128rrk: <span class="keywordflow">case</span> X86::VMOVDQA64Z128rrk:</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Z256rrk: <span class="keywordflow">case</span> X86::VMOVDQA64Z256rrk:</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Zrrk:    <span class="keywordflow">case</span> X86::VMOVDQA64Zrrk:</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZ128rrk:   <span class="keywordflow">case</span> X86::VMOVAPDZ128rrk:</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZ256rrk:   <span class="keywordflow">case</span> X86::VMOVAPDZ256rrk:</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZrrk:      <span class="keywordflow">case</span> X86::VMOVAPDZrrk:</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ128rrk:   <span class="keywordflow">case</span> X86::VMOVAPSZ128rrk:</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ256rrk:   <span class="keywordflow">case</span> X86::VMOVAPSZ256rrk:</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZrrk:      <span class="keywordflow">case</span> X86::VMOVAPSZrrk: {</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    <span class="keywordtype">unsigned</span> Opc;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    <span class="keywordflow">switch</span> (MIOpc) {</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unreachable!&quot;</span>);</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU8Z128rrk:  Opc = X86::VPBLENDMBZ128rrk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU8Z256rrk:  Opc = X86::VPBLENDMBZ256rrk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU8Zrrk:     Opc = X86::VPBLENDMBZrrk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU16Z128rrk: Opc = X86::VPBLENDMWZ128rrk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU16Z256rrk: Opc = X86::VPBLENDMWZ256rrk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU16Zrrk:    Opc = X86::VPBLENDMWZrrk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU32Z128rrk: Opc = X86::VPBLENDMDZ128rrk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU32Z256rrk: Opc = X86::VPBLENDMDZ256rrk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU32Zrrk:    Opc = X86::VPBLENDMDZrrk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU64Z128rrk: Opc = X86::VPBLENDMQZ128rrk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU64Z256rrk: Opc = X86::VPBLENDMQZ256rrk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQU64Zrrk:    Opc = X86::VPBLENDMQZrrk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    <span class="keywordflow">case</span> X86::VMOVUPDZ128rrk:   Opc = X86::VBLENDMPDZ128rrk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;    <span class="keywordflow">case</span> X86::VMOVUPDZ256rrk:   Opc = X86::VBLENDMPDZ256rrk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    <span class="keywordflow">case</span> X86::VMOVUPDZrrk:      Opc = X86::VBLENDMPDZrrk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    <span class="keywordflow">case</span> X86::VMOVUPSZ128rrk:   Opc = X86::VBLENDMPSZ128rrk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    <span class="keywordflow">case</span> X86::VMOVUPSZ256rrk:   Opc = X86::VBLENDMPSZ256rrk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    <span class="keywordflow">case</span> X86::VMOVUPSZrrk:      Opc = X86::VBLENDMPSZrrk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQA32Z128rrk: Opc = X86::VPBLENDMDZ128rrk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQA32Z256rrk: Opc = X86::VPBLENDMDZ256rrk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQA32Zrrk:    Opc = X86::VPBLENDMDZrrk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQA64Z128rrk: Opc = X86::VPBLENDMQZ128rrk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQA64Z256rrk: Opc = X86::VPBLENDMQZ256rrk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;    <span class="keywordflow">case</span> X86::VMOVDQA64Zrrk:    Opc = X86::VPBLENDMQZrrk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;    <span class="keywordflow">case</span> X86::VMOVAPDZ128rrk:   Opc = X86::VBLENDMPDZ128rrk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;    <span class="keywordflow">case</span> X86::VMOVAPDZ256rrk:   Opc = X86::VBLENDMPDZ256rrk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    <span class="keywordflow">case</span> X86::VMOVAPDZrrk:      Opc = X86::VBLENDMPDZrrk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    <span class="keywordflow">case</span> X86::VMOVAPSZ128rrk:   Opc = X86::VBLENDMPSZ128rrk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;    <span class="keywordflow">case</span> X86::VMOVAPSZ256rrk:   Opc = X86::VBLENDMPSZ256rrk; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    <span class="keywordflow">case</span> X86::VMOVAPSZrrk:      Opc = X86::VBLENDMPSZrrk;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;    }</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    NewMI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(Opc))</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Dest)</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2))</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;              .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Src)</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;              .add(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3));</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  }</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  }</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;  <span class="keywordflow">if</span> (!NewMI) <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  <span class="keywordflow">if</span> (LV) {  <span class="comment">// Update live variables</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    <span class="keywordflow">if</span> (Src.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>())</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;      LV-&gt;<a class="code" href="classllvm_1_1LiveVariables.html#a10b001a3619e52b63e873cab3609c19e">replaceKillInstruction</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *NewMI);</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    <span class="keywordflow">if</span> (Dest.<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>())</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;      LV-&gt;<a class="code" href="classllvm_1_1LiveVariables.html#a10b001a3619e52b63e873cab3609c19e">replaceKillInstruction</a>(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *NewMI);</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  }</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  MFI-&gt;insert(MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>(), NewMI); <span class="comment">// Insert the new inst</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <span class="keywordflow">return</span> NewMI;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;}</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">/// This determines which of three possible cases of a three source commute</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment">/// the source indexes correspond to taking into account any mask operands.</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">/// All prevents commuting a passthru operand. Returns -1 if the commute isn&#39;t</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment">/// possible.</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment">/// Case 0 - Possible to commute the first and second operands.</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment">/// Case 1 - Possible to commute the first and third operands.</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment">/// Case 2 - Possible to commute the second and third operands.</span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#ad8060c87b20d86f00a914d4b35539eed"> 1336</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="X86InstrInfo_8cpp.html#ad8060c87b20d86f00a914d4b35539eed">getThreeSrcCommuteCase</a>(uint64_t TSFlags, <span class="keywordtype">unsigned</span> SrcOpIdx1,</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;                                       <span class="keywordtype">unsigned</span> SrcOpIdx2) {</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;  <span class="comment">// Put the lowest index to SrcOpIdx1 to simplify the checks below.</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  <span class="keywordflow">if</span> (SrcOpIdx1 &gt; SrcOpIdx2)</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(SrcOpIdx1, SrcOpIdx2);</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  <span class="keywordtype">unsigned</span> Op1 = 1, Op2 = 2, Op3 = 3;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#ac5feea989366c35ad4b85148a305f116">X86II::isKMasked</a>(TSFlags)) {</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;    Op2++;</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    Op3++;</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  }</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;  <span class="keywordflow">if</span> (SrcOpIdx1 == Op1 &amp;&amp; SrcOpIdx2 == Op2)</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  <span class="keywordflow">if</span> (SrcOpIdx1 == Op1 &amp;&amp; SrcOpIdx2 == Op3)</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;  <span class="keywordflow">if</span> (SrcOpIdx1 == Op2 &amp;&amp; SrcOpIdx2 == Op3)</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown three src commute case.&quot;</span>);</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;}</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;</div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#af39f85bc7795ab54bd45481cb6fbd7ef"> 1357</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#af39f85bc7795ab54bd45481cb6fbd7ef">X86InstrInfo::getFMA3OpcodeToCommuteOperands</a>(</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> SrcOpIdx1, <span class="keywordtype">unsigned</span> SrcOpIdx2,</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1X86InstrFMA3Group.html">X86InstrFMA3Group</a> &amp;FMA3Group)<span class="keyword"> const </span>{</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <span class="comment">// TODO: Commuting the 1st operand of FMA*_Int requires some additional</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  <span class="comment">// analysis. The commute optimization is legal only if all users of FMA*_Int</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  <span class="comment">// use only the lowest element of the FMA*_Int instruction. Such analysis are</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <span class="comment">// not implemented yet. So, just return 0 in that case.</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  <span class="comment">// When such analysis are available this place will be the right place for</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  <span class="comment">// calling it.</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!(FMA3Group.<a class="code" href="structllvm_1_1X86InstrFMA3Group.html#a9543312524e5fcda12a036c26b9f4dfc">isIntrinsic</a>() &amp;&amp; (SrcOpIdx1 == 1 || SrcOpIdx2 == 1)) &amp;&amp;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;         <span class="stringliteral">&quot;Intrinsic instructions can&#39;t commute operand 1&quot;</span>);</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;  <span class="comment">// Determine which case this commute is or if it can&#39;t be done.</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  <span class="keywordtype">unsigned</span> Case = <a class="code" href="X86InstrInfo_8cpp.html#ad8060c87b20d86f00a914d4b35539eed">getThreeSrcCommuteCase</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>, SrcOpIdx1,</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;                                         SrcOpIdx2);</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Case &lt; 3 &amp;&amp; <span class="stringliteral">&quot;Unexpected case number!&quot;</span>);</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  <span class="comment">// Define the FMA forms mapping array that helps to map input FMA form</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  <span class="comment">// to output FMA form to preserve the operation semantics after</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  <span class="comment">// commuting the operands.</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Form132Index = 0;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Form213Index = 1;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Form231Index = 2;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> FormMapping[][3] = {</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    <span class="comment">// 0: SrcOpIdx1 == 1 &amp;&amp; SrcOpIdx2 == 2;</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    <span class="comment">// FMA132 A, C, b; ==&gt; FMA231 C, A, b;</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    <span class="comment">// FMA213 B, A, c; ==&gt; FMA213 A, B, c;</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    <span class="comment">// FMA231 C, A, b; ==&gt; FMA132 A, C, b;</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    { Form231Index, Form213Index, Form132Index },</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    <span class="comment">// 1: SrcOpIdx1 == 1 &amp;&amp; SrcOpIdx2 == 3;</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;    <span class="comment">// FMA132 A, c, B; ==&gt; FMA132 B, c, A;</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;    <span class="comment">// FMA213 B, a, C; ==&gt; FMA231 C, a, B;</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    <span class="comment">// FMA231 C, a, B; ==&gt; FMA213 B, a, C;</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    { Form132Index, Form231Index, Form213Index },</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    <span class="comment">// 2: SrcOpIdx1 == 2 &amp;&amp; SrcOpIdx2 == 3;</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;    <span class="comment">// FMA132 a, C, B; ==&gt; FMA213 a, B, C;</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;    <span class="comment">// FMA213 b, A, C; ==&gt; FMA132 b, C, A;</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;    <span class="comment">// FMA231 c, A, B; ==&gt; FMA231 c, B, A;</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;    { Form213Index, Form132Index, Form231Index }</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  };</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  <span class="keywordtype">unsigned</span> FMAForms[3];</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;  FMAForms[0] = FMA3Group.<a class="code" href="structllvm_1_1X86InstrFMA3Group.html#acd37916537bfff84deebc6d98e8a08a8">get132Opcode</a>();</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  FMAForms[1] = FMA3Group.<a class="code" href="structllvm_1_1X86InstrFMA3Group.html#a3f439451927228a606e1f9cfaf2a4848">get213Opcode</a>();</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;  FMAForms[2] = FMA3Group.<a class="code" href="structllvm_1_1X86InstrFMA3Group.html#a6c2273d606fea74678359bf9162361c5">get231Opcode</a>();</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;  <span class="keywordtype">unsigned</span> FormIndex;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  <span class="keywordflow">for</span> (FormIndex = 0; FormIndex &lt; 3; FormIndex++)</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    <span class="keywordflow">if</span> (Opc == FMAForms[FormIndex])</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;  <span class="comment">// Everything is ready, just adjust the FMA opcode and return it.</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  FormIndex = FormMapping[Case][FormIndex];</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  <span class="keywordflow">return</span> FMAForms[FormIndex];</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;}</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a9ed7ab696731f4639956ae7bb78f9b79"> 1415</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="X86InstrInfo_8cpp.html#a9ed7ab696731f4639956ae7bb78f9b79">commuteVPTERNLOG</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> SrcOpIdx1,</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;                             <span class="keywordtype">unsigned</span> SrcOpIdx2) {</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <span class="comment">// Determine which case this commute is or if it can&#39;t be done.</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  <span class="keywordtype">unsigned</span> Case = <a class="code" href="X86InstrInfo_8cpp.html#ad8060c87b20d86f00a914d4b35539eed">getThreeSrcCommuteCase</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>, SrcOpIdx1,</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;                                         SrcOpIdx2);</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Case &lt; 3 &amp;&amp; <span class="stringliteral">&quot;Unexpected case value!&quot;</span>);</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  <span class="comment">// For each case we need to swap two pairs of bits in the final immediate.</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> uint8_t SwapMasks[3][4] = {</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;    { 0x04, 0x10, 0x08, 0x20 }, <span class="comment">// Swap bits 2/4 and 3/5.</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    { 0x02, 0x10, 0x08, 0x40 }, <span class="comment">// Swap bits 1/4 and 3/6.</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    { 0x02, 0x04, 0x20, 0x40 }, <span class="comment">// Swap bits 1/2 and 5/6.</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  };</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;  uint8_t Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>()-1).getImm();</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;  <span class="comment">// Clear out the bits we are swapping.</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;  uint8_t NewImm = Imm &amp; ~(SwapMasks[Case][0] | SwapMasks[Case][1] |</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;                           SwapMasks[Case][2] | SwapMasks[Case][3]);</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;  <span class="comment">// If the immediate had a bit of the pair set, then set the opposite bit.</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  <span class="keywordflow">if</span> (Imm &amp; SwapMasks[Case][0]) NewImm |= SwapMasks[Case][1];</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;  <span class="keywordflow">if</span> (Imm &amp; SwapMasks[Case][1]) NewImm |= SwapMasks[Case][0];</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;  <span class="keywordflow">if</span> (Imm &amp; SwapMasks[Case][2]) NewImm |= SwapMasks[Case][3];</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  <span class="keywordflow">if</span> (Imm &amp; SwapMasks[Case][3]) NewImm |= SwapMasks[Case][2];</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>()-1).setImm(NewImm);</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;}</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="comment">// Returns true if this is a VPERMI2 or VPERMT2 instruction that can be</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="comment">// commuted.</span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#aff32d188c34d9b213f839f9a7ca68268"> 1443</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#aff32d188c34d9b213f839f9a7ca68268">isCommutableVPERMV3Instruction</a>(<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define VPERM_CASES(Suffix) \</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">  case X86::VPERMI2##Suffix##128rr:    case X86::VPERMT2##Suffix##128rr:    \</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">  case X86::VPERMI2##Suffix##256rr:    case X86::VPERMT2##Suffix##256rr:    \</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">  case X86::VPERMI2##Suffix##rr:       case X86::VPERMT2##Suffix##rr:       \</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">  case X86::VPERMI2##Suffix##128rm:    case X86::VPERMT2##Suffix##128rm:    \</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">  case X86::VPERMI2##Suffix##256rm:    case X86::VPERMT2##Suffix##256rm:    \</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">  case X86::VPERMI2##Suffix##rm:       case X86::VPERMT2##Suffix##rm:       \</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">  case X86::VPERMI2##Suffix##128rrkz:  case X86::VPERMT2##Suffix##128rrkz:  \</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">  case X86::VPERMI2##Suffix##256rrkz:  case X86::VPERMT2##Suffix##256rrkz:  \</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">  case X86::VPERMI2##Suffix##rrkz:     case X86::VPERMT2##Suffix##rrkz:     \</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">  case X86::VPERMI2##Suffix##128rmkz:  case X86::VPERMT2##Suffix##128rmkz:  \</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">  case X86::VPERMI2##Suffix##256rmkz:  case X86::VPERMT2##Suffix##256rmkz:  \</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">  case X86::VPERMI2##Suffix##rmkz:     case X86::VPERMT2##Suffix##rmkz:</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define VPERM_CASES_BROADCAST(Suffix) \</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">  VPERM_CASES(Suffix) \</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">  case X86::VPERMI2##Suffix##128rmb:   case X86::VPERMT2##Suffix##128rmb:   \</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">  case X86::VPERMI2##Suffix##256rmb:   case X86::VPERMT2##Suffix##256rmb:   \</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">  case X86::VPERMI2##Suffix##rmb:      case X86::VPERMT2##Suffix##rmb:      \</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">  case X86::VPERMI2##Suffix##128rmbkz: case X86::VPERMT2##Suffix##128rmbkz: \</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">  case X86::VPERMI2##Suffix##256rmbkz: case X86::VPERMT2##Suffix##256rmbkz: \</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">  case X86::VPERMI2##Suffix##rmbkz:    case X86::VPERMT2##Suffix##rmbkz:</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a99d09fb1fd63acbb76124d5fe208ba24">VPERM_CASES</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a578c96ec1a73dad6a5421fb093813f4f">VPERM_CASES_BROADCAST</a>(<a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>)</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a578c96ec1a73dad6a5421fb093813f4f">VPERM_CASES_BROADCAST</a>(<a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8d230b4df405685c7dc1f1db718d7008">PD</a>)</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a578c96ec1a73dad6a5421fb093813f4f">VPERM_CASES_BROADCAST</a>(PS)</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a578c96ec1a73dad6a5421fb093813f4f">VPERM_CASES_BROADCAST</a>(Q)</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a99d09fb1fd63acbb76124d5fe208ba24">VPERM_CASES</a>(<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>)</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  }</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#undef VPERM_CASES_BROADCAST</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#undef VPERM_CASES</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;}</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment">// Returns commuted opcode for VPERMI2 and VPERMT2 instructions by switching</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment">// from the I opcode to the T opcode and vice versa.</span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#aafab340c63269bcc41ec337c6ca75e11"> 1483</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="X86InstrInfo_8cpp.html#aafab340c63269bcc41ec337c6ca75e11">getCommutedVPERMV3Opcode</a>(<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define VPERM_CASES(Orig, New) \</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">  case X86::Orig##128rr:    return X86::New##128rr;   \</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">  case X86::Orig##128rrkz:  return X86::New##128rrkz; \</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">  case X86::Orig##128rm:    return X86::New##128rm;   \</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">  case X86::Orig##128rmkz:  return X86::New##128rmkz; \</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">  case X86::Orig##256rr:    return X86::New##256rr;   \</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">  case X86::Orig##256rrkz:  return X86::New##256rrkz; \</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">  case X86::Orig##256rm:    return X86::New##256rm;   \</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">  case X86::Orig##256rmkz:  return X86::New##256rmkz; \</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">  case X86::Orig##rr:       return X86::New##rr;      \</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">  case X86::Orig##rrkz:     return X86::New##rrkz;    \</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">  case X86::Orig##rm:       return X86::New##rm;      \</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">  case X86::Orig##rmkz:     return X86::New##rmkz;</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">#define VPERM_CASES_BROADCAST(Orig, New) \</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">  VPERM_CASES(Orig, New) \</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">  case X86::Orig##128rmb:   return X86::New##128rmb;   \</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">  case X86::Orig##128rmbkz: return X86::New##128rmbkz; \</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">  case X86::Orig##256rmb:   return X86::New##256rmb;   \</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">  case X86::Orig##256rmbkz: return X86::New##256rmbkz; \</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">  case X86::Orig##rmb:      return X86::New##rmb;      \</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">  case X86::Orig##rmbkz:    return X86::New##rmbkz;</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a99d09fb1fd63acbb76124d5fe208ba24">VPERM_CASES</a>(VPERMI2B, VPERMT2B)</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a578c96ec1a73dad6a5421fb093813f4f">VPERM_CASES_BROADCAST</a>(VPERMI2D,  VPERMT2D)</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a578c96ec1a73dad6a5421fb093813f4f">VPERM_CASES_BROADCAST</a>(VPERMI2PD, VPERMT2PD)</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a578c96ec1a73dad6a5421fb093813f4f">VPERM_CASES_BROADCAST</a>(VPERMI2PS, VPERMT2PS)</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a578c96ec1a73dad6a5421fb093813f4f">VPERM_CASES_BROADCAST</a>(VPERMI2Q,  VPERMT2Q)</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a99d09fb1fd63acbb76124d5fe208ba24">VPERM_CASES</a>(VPERMI2W, VPERMT2W)</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a99d09fb1fd63acbb76124d5fe208ba24">VPERM_CASES</a>(VPERMT2B, VPERMI2B)</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a578c96ec1a73dad6a5421fb093813f4f">VPERM_CASES_BROADCAST</a>(VPERMT2D,  VPERMI2D)</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a578c96ec1a73dad6a5421fb093813f4f">VPERM_CASES_BROADCAST</a>(VPERMT2PD, VPERMI2PD)</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a578c96ec1a73dad6a5421fb093813f4f">VPERM_CASES_BROADCAST</a>(VPERMT2PS, VPERMI2PS)</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a578c96ec1a73dad6a5421fb093813f4f">VPERM_CASES_BROADCAST</a>(VPERMT2Q,  VPERMI2Q)</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a99d09fb1fd63acbb76124d5fe208ba24">VPERM_CASES</a>(VPERMT2W, VPERMI2W)</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  }</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unreachable!&quot;</span>);</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#undef VPERM_CASES_BROADCAST</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#undef VPERM_CASES</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;}</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;</div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a36ea25402e8a11de5c94bfeb152ea063"> 1527</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1X86InstrInfo.html#a36ea25402e8a11de5c94bfeb152ea063">X86InstrInfo::commuteInstructionImpl</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">bool</span> NewMI,</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;                                                   <span class="keywordtype">unsigned</span> OpIdx1,</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;                                                   <span class="keywordtype">unsigned</span> OpIdx2)<span class="keyword"> const </span>{</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  <span class="keyword">auto</span> cloneIfNew = [NewMI](<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) -&gt; <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp; {</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    <span class="keywordflow">if</span> (NewMI)</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;      <span class="keywordflow">return</span> *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac485421b5fcb9454ea64e74f6396a810">CloneMachineInstr</a>(&amp;MI);</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;  };</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  <span class="keywordflow">case</span> X86::SHRD16rri8: <span class="comment">// A = SHRD16rri8 B, C, I -&gt; A = SHLD16rri8 C, B, (16-I)</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  <span class="keywordflow">case</span> X86::SHLD16rri8: <span class="comment">// A = SHLD16rri8 B, C, I -&gt; A = SHRD16rri8 C, B, (16-I)</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  <span class="keywordflow">case</span> X86::SHRD32rri8: <span class="comment">// A = SHRD32rri8 B, C, I -&gt; A = SHLD32rri8 C, B, (32-I)</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  <span class="keywordflow">case</span> X86::SHLD32rri8: <span class="comment">// A = SHLD32rri8 B, C, I -&gt; A = SHRD32rri8 C, B, (32-I)</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  <span class="keywordflow">case</span> X86::SHRD64rri8: <span class="comment">// A = SHRD64rri8 B, C, I -&gt; A = SHLD64rri8 C, B, (64-I)</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;  <span class="keywordflow">case</span> X86::SHLD64rri8:{<span class="comment">// A = SHLD64rri8 B, C, I -&gt; A = SHRD64rri8 C, B, (64-I)</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    <span class="keywordtype">unsigned</span> Opc;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;    <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unreachable!&quot;</span>);</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;    <span class="keywordflow">case</span> X86::SHRD16rri8: Size = 16; Opc = X86::SHLD16rri8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    <span class="keywordflow">case</span> X86::SHLD16rri8: Size = 16; Opc = X86::SHRD16rri8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    <span class="keywordflow">case</span> X86::SHRD32rri8: Size = 32; Opc = X86::SHLD32rri8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;    <span class="keywordflow">case</span> X86::SHLD32rri8: Size = 32; Opc = X86::SHRD32rri8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    <span class="keywordflow">case</span> X86::SHRD64rri8: Size = 64; Opc = X86::SHLD64rri8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;    <span class="keywordflow">case</span> X86::SHLD64rri8: Size = 64; Opc = X86::SHRD64rri8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    }</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;    <span class="keywordtype">unsigned</span> Amt = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;    <span class="keyword">auto</span> &amp;WorkingMI = cloneIfNew(MI);</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    WorkingMI.setDesc(<span class="keyword">get</span>(Opc));</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    WorkingMI.getOperand(3).setImm(Size - Amt);</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(WorkingMI, <span class="comment">/*NewMI=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;                                                   OpIdx1, OpIdx2);</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;  }</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;  <span class="keywordflow">case</span> X86::PFSUBrr:</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;  <span class="keywordflow">case</span> X86::PFSUBRrr: {</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    <span class="comment">// PFSUB  x, y: x = x - y</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;    <span class="comment">// PFSUBR x, y: x = y - x</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    <span class="keywordtype">unsigned</span> Opc =</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;        (X86::PFSUBRrr == MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() ? X86::PFSUBrr : X86::PFSUBRrr);</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;    <span class="keyword">auto</span> &amp;WorkingMI = cloneIfNew(MI);</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;    WorkingMI.setDesc(<span class="keyword">get</span>(Opc));</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(WorkingMI, <span class="comment">/*NewMI=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;                                                   OpIdx1, OpIdx2);</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;  }</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  <span class="keywordflow">case</span> X86::BLENDPDrri:</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  <span class="keywordflow">case</span> X86::BLENDPSrri:</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;  <span class="keywordflow">case</span> X86::VBLENDPDrri:</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;  <span class="keywordflow">case</span> X86::VBLENDPSrri:</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    <span class="comment">// If we&#39;re optimizing for size, try to use MOVSD/MOVSS.</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a1c455e007178a24dfb18ac0e200ea02c">hasOptSize</a>()) {</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>, Opc;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;      <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;      <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unreachable!&quot;</span>);</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;      <span class="keywordflow">case</span> X86::BLENDPDrri:  Opc = X86::MOVSDrr;  Mask = 0x03; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;      <span class="keywordflow">case</span> X86::BLENDPSrri:  Opc = X86::MOVSSrr;  Mask = 0x0F; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;      <span class="keywordflow">case</span> X86::VBLENDPDrri: Opc = X86::VMOVSDrr; Mask = 0x03; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;      <span class="keywordflow">case</span> X86::VBLENDPSrri: Opc = X86::VMOVSSrr; Mask = 0x0F; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;      }</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;      <span class="keywordflow">if</span> ((MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() ^ <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>) == 1) {</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;        <span class="keyword">auto</span> &amp;WorkingMI = cloneIfNew(MI);</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;        WorkingMI.setDesc(<span class="keyword">get</span>(Opc));</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;        WorkingMI.RemoveOperand(3);</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(WorkingMI,</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;                                                       <span class="comment">/*NewMI=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;                                                       OpIdx1, OpIdx2);</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;      }</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    }</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;  <span class="keywordflow">case</span> X86::PBLENDWrri:</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  <span class="keywordflow">case</span> X86::VBLENDPDYrri:</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;  <span class="keywordflow">case</span> X86::VBLENDPSYrri:</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;  <span class="keywordflow">case</span> X86::VPBLENDDrri:</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;  <span class="keywordflow">case</span> X86::VPBLENDWrri:</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;  <span class="keywordflow">case</span> X86::VPBLENDDYrri:</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;  <span class="keywordflow">case</span> X86::VPBLENDWYrri:{</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    int8_t <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;    <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unreachable!&quot;</span>);</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    <span class="keywordflow">case</span> X86::BLENDPDrri:    Mask = (int8_t)0x03; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    <span class="keywordflow">case</span> X86::BLENDPSrri:    Mask = (int8_t)0x0F; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;    <span class="keywordflow">case</span> X86::PBLENDWrri:    Mask = (int8_t)0xFF; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;    <span class="keywordflow">case</span> X86::VBLENDPDrri:   Mask = (int8_t)0x03; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;    <span class="keywordflow">case</span> X86::VBLENDPSrri:   Mask = (int8_t)0x0F; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;    <span class="keywordflow">case</span> X86::VBLENDPDYrri:  Mask = (int8_t)0x0F; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;    <span class="keywordflow">case</span> X86::VBLENDPSYrri:  Mask = (int8_t)0xFF; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;    <span class="keywordflow">case</span> X86::VPBLENDDrri:   Mask = (int8_t)0x0F; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;    <span class="keywordflow">case</span> X86::VPBLENDWrri:   Mask = (int8_t)0xFF; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    <span class="keywordflow">case</span> X86::VPBLENDDYrri:  Mask = (int8_t)0xFF; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    <span class="keywordflow">case</span> X86::VPBLENDWYrri:  Mask = (int8_t)0xFF; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;    }</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    <span class="comment">// Only the least significant bits of Imm are used.</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;    <span class="comment">// Using int8_t to ensure it will be sign extended to the int64_t that</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;    <span class="comment">// setImm takes in order to match isel behavior.</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;    int8_t Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &amp; <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;    <span class="keyword">auto</span> &amp;WorkingMI = cloneIfNew(MI);</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;    WorkingMI.getOperand(3).setImm(Mask ^ Imm);</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(WorkingMI, <span class="comment">/*NewMI=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;                                                   OpIdx1, OpIdx2);</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;  }</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;  <span class="keywordflow">case</span> X86::INSERTPSrr:</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;  <span class="keywordflow">case</span> X86::VINSERTPSrr:</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;  <span class="keywordflow">case</span> X86::VINSERTPSZrr: {</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;    <span class="keywordtype">unsigned</span> Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1).getImm();</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;    <span class="keywordtype">unsigned</span> ZMask = Imm &amp; 15;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;    <span class="keywordtype">unsigned</span> DstIdx = (Imm &gt;&gt; 4) &amp; 3;</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;    <span class="keywordtype">unsigned</span> SrcIdx = (Imm &gt;&gt; 6) &amp; 3;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;    <span class="comment">// We can commute insertps if we zero 2 of the elements, the insertion is</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;    <span class="comment">// &quot;inline&quot; and we don&#39;t override the insertion with a zero.</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;    <span class="keywordflow">if</span> (DstIdx == SrcIdx &amp;&amp; (ZMask &amp; (1 &lt;&lt; DstIdx)) == 0 &amp;&amp;</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;        <a class="code" href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">countPopulation</a>(ZMask) == 2) {</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;      <span class="keywordtype">unsigned</span> AltIdx = <a class="code" href="namespacellvm.html#ae2214ece5575fb1cd26613d7a74fbde5">findFirstSet</a>((ZMask | (1 &lt;&lt; DstIdx)) ^ 15);</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AltIdx &lt; 4 &amp;&amp; <span class="stringliteral">&quot;Illegal insertion index&quot;</span>);</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;      <span class="keywordtype">unsigned</span> AltImm = (AltIdx &lt;&lt; 6) | (AltIdx &lt;&lt; 4) | ZMask;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;      <span class="keyword">auto</span> &amp;WorkingMI = cloneIfNew(MI);</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;      WorkingMI.getOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1).setImm(AltImm);</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(WorkingMI, <span class="comment">/*NewMI=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;                                                     OpIdx1, OpIdx2);</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;    }</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;  }</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  <span class="keywordflow">case</span> X86::MOVSDrr:</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;  <span class="keywordflow">case</span> X86::MOVSSrr:</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDrr:</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSrr:{</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;    <span class="comment">// On SSE41 or later we can commute a MOVSS/MOVSD to a BLENDPS/BLENDPD.</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;    <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a9060597792bcc37f29996e35ac42acf6">hasSSE41</a>()) {</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>, Opc;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;      <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;      <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unreachable!&quot;</span>);</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;      <span class="keywordflow">case</span> X86::MOVSDrr:  Opc = X86::BLENDPDrri;  Mask = 0x02; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;      <span class="keywordflow">case</span> X86::MOVSSrr:  Opc = X86::BLENDPSrri;  Mask = 0x0E; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;      <span class="keywordflow">case</span> X86::VMOVSDrr: Opc = X86::VBLENDPDrri; Mask = 0x02; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;      <span class="keywordflow">case</span> X86::VMOVSSrr: Opc = X86::VBLENDPSrri; Mask = 0x0E; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;      }</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;      <span class="keyword">auto</span> &amp;WorkingMI = cloneIfNew(MI);</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;      WorkingMI.setDesc(<span class="keyword">get</span>(Opc));</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;      WorkingMI.addOperand(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(Mask));</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(WorkingMI, <span class="comment">/*NewMI=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;                                                     OpIdx1, OpIdx2);</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;    }</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;    <span class="comment">// Convert to SHUFPD.</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::MOVSDrr &amp;&amp;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;           <span class="stringliteral">&quot;Can only commute MOVSDrr without SSE4.1&quot;</span>);</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;    <span class="keyword">auto</span> &amp;WorkingMI = cloneIfNew(MI);</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;    WorkingMI.setDesc(<span class="keyword">get</span>(X86::SHUFPDrri));</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;    WorkingMI.addOperand(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0x02));</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(WorkingMI, <span class="comment">/*NewMI=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;                                                   OpIdx1, OpIdx2);</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  }</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;  <span class="keywordflow">case</span> X86::SHUFPDrri: {</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;    <span class="comment">// Commute to MOVSD.</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0x02 &amp;&amp; <span class="stringliteral">&quot;Unexpected immediate!&quot;</span>);</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;    <span class="keyword">auto</span> &amp;WorkingMI = cloneIfNew(MI);</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;    WorkingMI.setDesc(<span class="keyword">get</span>(X86::MOVSDrr));</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;    WorkingMI.RemoveOperand(3);</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(WorkingMI, <span class="comment">/*NewMI=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;                                                   OpIdx1, OpIdx2);</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;  }</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;  <span class="keywordflow">case</span> X86::PCLMULQDQrr:</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  <span class="keywordflow">case</span> X86::VPCLMULQDQrr:</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  <span class="keywordflow">case</span> X86::VPCLMULQDQYrr:</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;  <span class="keywordflow">case</span> X86::VPCLMULQDQZrr:</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;  <span class="keywordflow">case</span> X86::VPCLMULQDQZ128rr:</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;  <span class="keywordflow">case</span> X86::VPCLMULQDQZ256rr: {</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;    <span class="comment">// SRC1 64bits = Imm[0] ? SRC1[127:64] : SRC1[63:0]</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;    <span class="comment">// SRC2 64bits = Imm[4] ? SRC2[127:64] : SRC2[63:0]</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;    <span class="keywordtype">unsigned</span> Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;    <span class="keywordtype">unsigned</span> Src1Hi = Imm &amp; 0x01;</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;    <span class="keywordtype">unsigned</span> Src2Hi = Imm &amp; 0x10;</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;    <span class="keyword">auto</span> &amp;WorkingMI = cloneIfNew(MI);</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;    WorkingMI.getOperand(3).setImm((Src1Hi &lt;&lt; 4) | (Src2Hi &gt;&gt; 4));</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(WorkingMI, <span class="comment">/*NewMI=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;                                                   OpIdx1, OpIdx2);</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;  }</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPBZ128rri:  <span class="keywordflow">case</span> X86::VPCMPUBZ128rri:</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPBZ256rri:  <span class="keywordflow">case</span> X86::VPCMPUBZ256rri:</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPBZrri:     <span class="keywordflow">case</span> X86::VPCMPUBZrri:</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPDZ128rri:  <span class="keywordflow">case</span> X86::VPCMPUDZ128rri:</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPDZ256rri:  <span class="keywordflow">case</span> X86::VPCMPUDZ256rri:</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPDZrri:     <span class="keywordflow">case</span> X86::VPCMPUDZrri:</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPQZ128rri:  <span class="keywordflow">case</span> X86::VPCMPUQZ128rri:</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPQZ256rri:  <span class="keywordflow">case</span> X86::VPCMPUQZ256rri:</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPQZrri:     <span class="keywordflow">case</span> X86::VPCMPUQZrri:</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPWZ128rri:  <span class="keywordflow">case</span> X86::VPCMPUWZ128rri:</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPWZ256rri:  <span class="keywordflow">case</span> X86::VPCMPUWZ256rri:</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPWZrri:     <span class="keywordflow">case</span> X86::VPCMPUWZrri:</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPBZ128rrik: <span class="keywordflow">case</span> X86::VPCMPUBZ128rrik:</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPBZ256rrik: <span class="keywordflow">case</span> X86::VPCMPUBZ256rrik:</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPBZrrik:    <span class="keywordflow">case</span> X86::VPCMPUBZrrik:</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPDZ128rrik: <span class="keywordflow">case</span> X86::VPCMPUDZ128rrik:</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPDZ256rrik: <span class="keywordflow">case</span> X86::VPCMPUDZ256rrik:</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPDZrrik:    <span class="keywordflow">case</span> X86::VPCMPUDZrrik:</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPQZ128rrik: <span class="keywordflow">case</span> X86::VPCMPUQZ128rrik:</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPQZ256rrik: <span class="keywordflow">case</span> X86::VPCMPUQZ256rrik:</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPQZrrik:    <span class="keywordflow">case</span> X86::VPCMPUQZrrik:</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPWZ128rrik: <span class="keywordflow">case</span> X86::VPCMPUWZ128rrik:</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPWZ256rrik: <span class="keywordflow">case</span> X86::VPCMPUWZ256rrik:</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;  <span class="keywordflow">case</span> X86::VPCMPWZrrik:    <span class="keywordflow">case</span> X86::VPCMPUWZrrik: {</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;    <span class="comment">// Flip comparison mode immediate (if necessary).</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;    <span class="keywordtype">unsigned</span> Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1).getImm() &amp; 0x7;</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    Imm = <a class="code" href="namespacellvm_1_1X86.html#aa640b399dea5c08e52b71c3a2736d61c">X86::getSwappedVPCMPImm</a>(Imm);</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;    <span class="keyword">auto</span> &amp;WorkingMI = cloneIfNew(MI);</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;    WorkingMI.getOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1).setImm(Imm);</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(WorkingMI, <span class="comment">/*NewMI=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;                                                   OpIdx1, OpIdx2);</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;  }</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;  <span class="keywordflow">case</span> X86::VPCOMBri: <span class="keywordflow">case</span> X86::VPCOMUBri:</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;  <span class="keywordflow">case</span> X86::VPCOMDri: <span class="keywordflow">case</span> X86::VPCOMUDri:</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;  <span class="keywordflow">case</span> X86::VPCOMQri: <span class="keywordflow">case</span> X86::VPCOMUQri:</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;  <span class="keywordflow">case</span> X86::VPCOMWri: <span class="keywordflow">case</span> X86::VPCOMUWri: {</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    <span class="comment">// Flip comparison mode immediate (if necessary).</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;    <span class="keywordtype">unsigned</span> Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &amp; 0x7;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;    Imm = <a class="code" href="namespacellvm_1_1X86.html#a654d8db751a92fed6c83508010b3de64">X86::getSwappedVPCOMImm</a>(Imm);</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;    <span class="keyword">auto</span> &amp;WorkingMI = cloneIfNew(MI);</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;    WorkingMI.getOperand(3).setImm(Imm);</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(WorkingMI, <span class="comment">/*NewMI=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;                                                   OpIdx1, OpIdx2);</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;  }</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;  <span class="keywordflow">case</span> X86::VCMPSDZrr:</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  <span class="keywordflow">case</span> X86::VCMPSSZrr:</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPDZrri:</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPSZrri:</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPDZ128rri:</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPSZ128rri:</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPDZ256rri:</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPSZ256rri:</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPDZrrik:</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPSZrrik:</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPDZ128rrik:</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPSZ128rrik:</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPDZ256rrik:</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPSZ256rrik: {</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;    <span class="keywordtype">unsigned</span> Imm =</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;                MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>() - 1).getImm() &amp; 0x1f;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;    Imm = <a class="code" href="namespacellvm_1_1X86.html#a4da6ce26c64d4eaea82afb6f37f4125a">X86::getSwappedVCMPImm</a>(Imm);</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;    <span class="keyword">auto</span> &amp;WorkingMI = cloneIfNew(MI);</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;    WorkingMI.getOperand(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>() - 1).setImm(Imm);</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(WorkingMI, <span class="comment">/*NewMI=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;                                                   OpIdx1, OpIdx2);</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;  }</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;  <span class="keywordflow">case</span> X86::VPERM2F128rr:</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;  <span class="keywordflow">case</span> X86::VPERM2I128rr: {</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;    <span class="comment">// Flip permute source immediate.</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;    <span class="comment">// Imm &amp; 0x02: lo = if set, select Op1.lo/hi else Op0.lo/hi.</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;    <span class="comment">// Imm &amp; 0x20: hi = if set, select Op1.lo/hi else Op0.lo/hi.</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;    int8_t Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &amp; 0xFF;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;    <span class="keyword">auto</span> &amp;WorkingMI = cloneIfNew(MI);</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;    WorkingMI.getOperand(3).setImm(Imm ^ 0x22);</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(WorkingMI, <span class="comment">/*NewMI=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;                                                   OpIdx1, OpIdx2);</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;  }</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;  <span class="keywordflow">case</span> X86::MOVHLPSrr:</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;  <span class="keywordflow">case</span> X86::UNPCKHPDrr:</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;  <span class="keywordflow">case</span> X86::VMOVHLPSrr:</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;  <span class="keywordflow">case</span> X86::VUNPCKHPDrr:</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;  <span class="keywordflow">case</span> X86::VMOVHLPSZrr:</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;  <span class="keywordflow">case</span> X86::VUNPCKHPDZ128rr: {</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#aa9090baf67a59e7af1c2e671e1142888">hasSSE2</a>() &amp;&amp; <span class="stringliteral">&quot;Commuting MOVHLP/UNPCKHPD requires SSE2!&quot;</span>);</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;    <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;    <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unreachable!&quot;</span>);</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;    <span class="keywordflow">case</span> X86::MOVHLPSrr:       Opc = X86::UNPCKHPDrr;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;    <span class="keywordflow">case</span> X86::UNPCKHPDrr:      Opc = X86::MOVHLPSrr;       <span class="keywordflow">break</span>;</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;    <span class="keywordflow">case</span> X86::VMOVHLPSrr:      Opc = X86::VUNPCKHPDrr;     <span class="keywordflow">break</span>;</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;    <span class="keywordflow">case</span> X86::VUNPCKHPDrr:     Opc = X86::VMOVHLPSrr;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;    <span class="keywordflow">case</span> X86::VMOVHLPSZrr:     Opc = X86::VUNPCKHPDZ128rr; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;    <span class="keywordflow">case</span> X86::VUNPCKHPDZ128rr: Opc = X86::VMOVHLPSZrr;     <span class="keywordflow">break</span>;</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;    }</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;    <span class="keyword">auto</span> &amp;WorkingMI = cloneIfNew(MI);</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;    WorkingMI.setDesc(<span class="keyword">get</span>(Opc));</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(WorkingMI, <span class="comment">/*NewMI=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;                                                   OpIdx1, OpIdx2);</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;  }</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;  <span class="keywordflow">case</span> X86::CMOV16rr:  <span class="keywordflow">case</span> X86::CMOV32rr:  <span class="keywordflow">case</span> X86::CMOV64rr: {</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;    <span class="keyword">auto</span> &amp;WorkingMI = cloneIfNew(MI);</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;    <span class="keywordtype">unsigned</span> OpNo = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() - 1;</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> CC = <span class="keyword">static_cast&lt;</span><a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a><span class="keyword">&gt;</span>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;    WorkingMI.getOperand(OpNo).setImm(<a class="code" href="namespacellvm_1_1X86.html#a5c06f5a972e8a78052103840a8c98a3f">X86::GetOppositeBranchCondition</a>(CC));</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(WorkingMI, <span class="comment">/*NewMI=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;                                                   OpIdx1, OpIdx2);</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;  }</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZrri:      <span class="keywordflow">case</span> X86::VPTERNLOGDZrmi:</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZ128rri:   <span class="keywordflow">case</span> X86::VPTERNLOGDZ128rmi:</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZ256rri:   <span class="keywordflow">case</span> X86::VPTERNLOGDZ256rmi:</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZrri:      <span class="keywordflow">case</span> X86::VPTERNLOGQZrmi:</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZ128rri:   <span class="keywordflow">case</span> X86::VPTERNLOGQZ128rmi:</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZ256rri:   <span class="keywordflow">case</span> X86::VPTERNLOGQZ256rmi:</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZrrik:</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZ128rrik:</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZ256rrik:</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZrrik:</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZ128rrik:</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZ256rrik:</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZrrikz:    <span class="keywordflow">case</span> X86::VPTERNLOGDZrmikz:</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZ128rrikz: <span class="keywordflow">case</span> X86::VPTERNLOGDZ128rmikz:</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZ256rrikz: <span class="keywordflow">case</span> X86::VPTERNLOGDZ256rmikz:</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZrrikz:    <span class="keywordflow">case</span> X86::VPTERNLOGQZrmikz:</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZ128rrikz: <span class="keywordflow">case</span> X86::VPTERNLOGQZ128rmikz:</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZ256rrikz: <span class="keywordflow">case</span> X86::VPTERNLOGQZ256rmikz:</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZ128rmbi:</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZ256rmbi:</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZrmbi:</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZ128rmbi:</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZ256rmbi:</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZrmbi:</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZ128rmbikz:</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZ256rmbikz:</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZrmbikz:</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZ128rmbikz:</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZ256rmbikz:</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZrmbikz: {</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;    <span class="keyword">auto</span> &amp;WorkingMI = cloneIfNew(MI);</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;    <a class="code" href="X86InstrInfo_8cpp.html#a9ed7ab696731f4639956ae7bb78f9b79">commuteVPTERNLOG</a>(WorkingMI, OpIdx1, OpIdx2);</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(WorkingMI, <span class="comment">/*NewMI=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;                                                   OpIdx1, OpIdx2);</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;  }</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;  <span class="keywordflow">default</span>: {</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86InstrInfo_8cpp.html#aff32d188c34d9b213f839f9a7ca68268">isCommutableVPERMV3Instruction</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>())) {</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;      <span class="keywordtype">unsigned</span> Opc = <a class="code" href="X86InstrInfo_8cpp.html#aafab340c63269bcc41ec337c6ca75e11">getCommutedVPERMV3Opcode</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;      <span class="keyword">auto</span> &amp;WorkingMI = cloneIfNew(MI);</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;      WorkingMI.setDesc(<span class="keyword">get</span>(Opc));</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(WorkingMI, <span class="comment">/*NewMI=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;                                                     OpIdx1, OpIdx2);</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;    }</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1X86InstrFMA3Group.html">X86InstrFMA3Group</a> *FMA3Group = <a class="code" href="namespacellvm.html#a6ac81c73fb91e0b2c0c30ae63c671d23">getFMA3Group</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(),</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;                                                      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>);</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;    <span class="keywordflow">if</span> (FMA3Group) {</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;      <span class="keywordtype">unsigned</span> Opc =</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;        <a class="code" href="classllvm_1_1X86InstrInfo.html#af39f85bc7795ab54bd45481cb6fbd7ef">getFMA3OpcodeToCommuteOperands</a>(MI, OpIdx1, OpIdx2, *FMA3Group);</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;      <span class="keyword">auto</span> &amp;WorkingMI = cloneIfNew(MI);</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;      WorkingMI.setDesc(<span class="keyword">get</span>(Opc));</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(WorkingMI, <span class="comment">/*NewMI=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;                                                     OpIdx1, OpIdx2);</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;    }</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(MI, NewMI, OpIdx1, OpIdx2);</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;  }</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;  }</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;}</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;X86InstrInfo::findThreeSrcCommutedOpIndices(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;                                            <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1,</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;                                            <span class="keywordtype">unsigned</span> &amp;SrcOpIdx2,</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;                                            <span class="keywordtype">bool</span> IsIntrinsic)<span class="keyword"> const </span>{</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;  uint64_t TSFlags = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>;</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;  <span class="keywordtype">unsigned</span> FirstCommutableVecOp = 1;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;  <span class="keywordtype">unsigned</span> LastCommutableVecOp = 3;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;  <span class="keywordtype">unsigned</span> KMaskOp = -1U;</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#ac5feea989366c35ad4b85148a305f116">X86II::isKMasked</a>(TSFlags)) {</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;    <span class="comment">// For k-zero-masked operations it is Ok to commute the first vector</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;    <span class="comment">// operand.</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;    <span class="comment">// For regular k-masked operations a conservative choice is done as the</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;    <span class="comment">// elements of the first vector operand, for which the corresponding bit</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;    <span class="comment">// in the k-mask operand is set to 0, are copied to the result of the</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;    <span class="comment">// instruction.</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;    <span class="comment">// TODO/FIXME: The commute still may be legal if it is known that the</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;    <span class="comment">// k-mask operand is set to either all ones or all zeroes.</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;    <span class="comment">// It is also Ok to commute the 1st operand if all users of MI use only</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;    <span class="comment">// the elements enabled by the k-mask operand. For example,</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;    <span class="comment">//   v4 = VFMADD213PSZrk v1, k, v2, v3; // v1[i] = k[i] ? v2[i]*v1[i]+v3[i]</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;    <span class="comment">//                                                     : v1[i];</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;    <span class="comment">//   VMOVAPSZmrk &lt;mem_addr&gt;, k, v4; // this is the ONLY user of v4 -&gt;</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;    <span class="comment">//                                  // Ok, to commute v1 in FMADD213PSZrk.</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;    <span class="comment">// The k-mask operand has index = 2 for masked and zero-masked operations.</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;    KMaskOp = 2;</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;    <span class="comment">// The operand with index = 1 is used as a source for those elements for</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;    <span class="comment">// which the corresponding bit in the k-mask is set to 0.</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#a07b28b4355ad8daca32f6087453982a0">X86II::isKMergeMasked</a>(TSFlags))</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;      FirstCommutableVecOp = 3;</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;    LastCommutableVecOp++;</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IsIntrinsic) {</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;    <span class="comment">// Commuting the first operand of an intrinsic instruction isn&#39;t possible</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;    <span class="comment">// unless we can prove that only the lowest element of the result is used.</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;    FirstCommutableVecOp = 2;</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;  }</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a1eb2e33eb1a7368945a838c85438b040">isMem</a>(MI, LastCommutableVecOp))</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;    LastCommutableVecOp--;</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;  <span class="comment">// Only the first RegOpsNum operands are commutable.</span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;  <span class="comment">// Also, the value &#39;CommuteAnyOperandIndex&#39; is valid here as it means</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;  <span class="comment">// that the operand is not specified/fixed.</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;  <span class="keywordflow">if</span> (SrcOpIdx1 != CommuteAnyOperandIndex &amp;&amp;</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;      (SrcOpIdx1 &lt; FirstCommutableVecOp || SrcOpIdx1 &gt; LastCommutableVecOp ||</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;       SrcOpIdx1 == KMaskOp))</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;  <span class="keywordflow">if</span> (SrcOpIdx2 != CommuteAnyOperandIndex &amp;&amp;</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;      (SrcOpIdx2 &lt; FirstCommutableVecOp || SrcOpIdx2 &gt; LastCommutableVecOp ||</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;       SrcOpIdx2 == KMaskOp))</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;  <span class="comment">// Look for two different register operands assumed to be commutable</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;  <span class="comment">// regardless of the FMA opcode. The FMA opcode is adjusted later.</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;  <span class="keywordflow">if</span> (SrcOpIdx1 == CommuteAnyOperandIndex ||</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;      SrcOpIdx2 == CommuteAnyOperandIndex) {</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;    <span class="keywordtype">unsigned</span> CommutableOpIdx2 = SrcOpIdx2;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;    <span class="comment">// At least one of operands to be commuted is not specified and</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;    <span class="comment">// this method is free to choose appropriate commutable operands.</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;    <span class="keywordflow">if</span> (SrcOpIdx1 == SrcOpIdx2)</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;      <span class="comment">// Both of operands are not fixed. By default set one of commutable</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;      <span class="comment">// operands to the last register operand of the instruction.</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;      CommutableOpIdx2 = LastCommutableVecOp;</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SrcOpIdx2 == CommuteAnyOperandIndex)</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;      <span class="comment">// Only one of operands is not fixed.</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;      CommutableOpIdx2 = SrcOpIdx1;</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;    <span class="comment">// CommutableOpIdx2 is well defined now. Let&#39;s choose another commutable</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;    <span class="comment">// operand and assign its index to CommutableOpIdx1.</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Op2Reg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(CommutableOpIdx2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;    <span class="keywordtype">unsigned</span> CommutableOpIdx1;</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;    <span class="keywordflow">for</span> (CommutableOpIdx1 = LastCommutableVecOp;</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;         CommutableOpIdx1 &gt;= FirstCommutableVecOp; CommutableOpIdx1--) {</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;      <span class="comment">// Just ignore and skip the k-mask operand.</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;      <span class="keywordflow">if</span> (CommutableOpIdx1 == KMaskOp)</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;      <span class="comment">// The commuted operands must have different registers.</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;      <span class="comment">// Otherwise, the commute transformation does not change anything and</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;      <span class="comment">// is useless then.</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;      <span class="keywordflow">if</span> (Op2Reg != MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(CommutableOpIdx1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;    }</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;    <span class="comment">// No appropriate commutable operands were found.</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;    <span class="keywordflow">if</span> (CommutableOpIdx1 &lt; FirstCommutableVecOp)</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;    <span class="comment">// Assign the found pair of commutable indices to SrcOpIdx1 and SrcOpidx2</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;    <span class="comment">// to return those values.</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;    <span class="keywordflow">if</span> (!fixCommutedOpIndices(SrcOpIdx1, SrcOpIdx2,</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;                              CommutableOpIdx1, CommutableOpIdx2))</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;  }</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;}</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;</div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a2c3415ef8f310c64d20ff8772825e0b5"> 1978</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a2c3415ef8f310c64d20ff8772825e0b5">X86InstrInfo::findCommutedOpIndices</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;                                         <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1,</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;                                         <span class="keywordtype">unsigned</span> &amp;SrcOpIdx2)<span class="keyword"> const </span>{</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;  <span class="keywordflow">if</span> (!Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a8c8b632d74a4d458f9a1a95efa691dbd">isCommutable</a>())</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;  <span class="keywordflow">case</span> X86::CMPSDrr:</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;  <span class="keywordflow">case</span> X86::CMPSSrr:</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;  <span class="keywordflow">case</span> X86::CMPPDrri:</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;  <span class="keywordflow">case</span> X86::CMPPSrri:</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;  <span class="keywordflow">case</span> X86::VCMPSDrr:</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;  <span class="keywordflow">case</span> X86::VCMPSSrr:</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPDrri:</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPSrri:</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPDYrri:</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPSYrri:</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;  <span class="keywordflow">case</span> X86::VCMPSDZrr:</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;  <span class="keywordflow">case</span> X86::VCMPSSZrr:</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPDZrri:</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPSZrri:</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPDZ128rri:</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPSZ128rri:</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPDZ256rri:</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPSZ256rri:</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPDZrrik:</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPSZrrik:</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPDZ128rrik:</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPSZ128rrik:</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPDZ256rrik:</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;  <span class="keywordflow">case</span> X86::VCMPPSZ256rrik: {</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;    <span class="keywordtype">unsigned</span> OpOffset = <a class="code" href="namespacellvm_1_1X86II.html#ac5feea989366c35ad4b85148a305f116">X86II::isKMasked</a>(Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>) ? 1 : 0;</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;    <span class="comment">// Float comparison can be safely commuted for</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;    <span class="comment">// Ordered/Unordered/Equal/NotEqual tests</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;    <span class="keywordtype">unsigned</span> Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3 + OpOffset).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &amp; 0x7;</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;    <span class="keywordflow">switch</span> (Imm) {</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;      <span class="comment">// EVEX versions can be commuted.</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;      <span class="keywordflow">if</span> ((Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad5bbb0f8b7dfd268d7ca01219b5ec3aa">X86II::EncodingMask</a>) == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1224cf85d21a6023de72b90c2f225241">X86II::EVEX</a>)</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;    <span class="keywordflow">case</span> 0x00: <span class="comment">// EQUAL</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;    <span class="keywordflow">case</span> 0x03: <span class="comment">// UNORDERED</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;    <span class="keywordflow">case</span> 0x04: <span class="comment">// NOT EQUAL</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;    <span class="keywordflow">case</span> 0x07: <span class="comment">// ORDERED</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;    }</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;    <span class="comment">// The indices of the commutable operands are 1 and 2 (or 2 and 3</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;    <span class="comment">// when masked).</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;    <span class="comment">// Assign them to the returned operand indices here.</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;    <span class="keywordflow">return</span> fixCommutedOpIndices(SrcOpIdx1, SrcOpIdx2, 1 + OpOffset,</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;                                2 + OpOffset);</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;  }</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;  <span class="keywordflow">case</span> X86::MOVSSrr:</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;    <span class="comment">// X86::MOVSDrr is always commutable. MOVSS is only commutable if we can</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;    <span class="comment">// form sse4.1 blend. We assume VMOVSSrr/VMOVSDrr is always commutable since</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;    <span class="comment">// AVX implies sse4.1.</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;    <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a9060597792bcc37f29996e35ac42acf6">hasSSE41</a>())</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a422b844cc7e3db360908c008cb651f96">TargetInstrInfo::findCommutedOpIndices</a>(MI, SrcOpIdx1, SrcOpIdx2);</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;  <span class="keywordflow">case</span> X86::SHUFPDrri:</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;    <span class="comment">// We can commute this to MOVSD.</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0x02)</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a422b844cc7e3db360908c008cb651f96">TargetInstrInfo::findCommutedOpIndices</a>(MI, SrcOpIdx1, SrcOpIdx2);</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;  <span class="keywordflow">case</span> X86::MOVHLPSrr:</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;  <span class="keywordflow">case</span> X86::UNPCKHPDrr:</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;  <span class="keywordflow">case</span> X86::VMOVHLPSrr:</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;  <span class="keywordflow">case</span> X86::VUNPCKHPDrr:</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;  <span class="keywordflow">case</span> X86::VMOVHLPSZrr:</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;  <span class="keywordflow">case</span> X86::VUNPCKHPDZ128rr:</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;    <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#aa9090baf67a59e7af1c2e671e1142888">hasSSE2</a>())</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a422b844cc7e3db360908c008cb651f96">TargetInstrInfo::findCommutedOpIndices</a>(MI, SrcOpIdx1, SrcOpIdx2);</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZrri:      <span class="keywordflow">case</span> X86::VPTERNLOGDZrmi:</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZ128rri:   <span class="keywordflow">case</span> X86::VPTERNLOGDZ128rmi:</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZ256rri:   <span class="keywordflow">case</span> X86::VPTERNLOGDZ256rmi:</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZrri:      <span class="keywordflow">case</span> X86::VPTERNLOGQZrmi:</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZ128rri:   <span class="keywordflow">case</span> X86::VPTERNLOGQZ128rmi:</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZ256rri:   <span class="keywordflow">case</span> X86::VPTERNLOGQZ256rmi:</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZrrik:</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZ128rrik:</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZ256rrik:</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZrrik:</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZ128rrik:</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZ256rrik:</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZrrikz:    <span class="keywordflow">case</span> X86::VPTERNLOGDZrmikz:</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZ128rrikz: <span class="keywordflow">case</span> X86::VPTERNLOGDZ128rmikz:</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZ256rrikz: <span class="keywordflow">case</span> X86::VPTERNLOGDZ256rmikz:</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZrrikz:    <span class="keywordflow">case</span> X86::VPTERNLOGQZrmikz:</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZ128rrikz: <span class="keywordflow">case</span> X86::VPTERNLOGQZ128rmikz:</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZ256rrikz: <span class="keywordflow">case</span> X86::VPTERNLOGQZ256rmikz:</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZ128rmbi:</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZ256rmbi:</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZrmbi:</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZ128rmbi:</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZ256rmbi:</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZrmbi:</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZ128rmbikz:</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZ256rmbikz:</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGDZrmbikz:</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZ128rmbikz:</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZ256rmbikz:</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;  <span class="keywordflow">case</span> X86::VPTERNLOGQZrmbikz:</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;    <span class="keywordflow">return</span> findThreeSrcCommutedOpIndices(MI, SrcOpIdx1, SrcOpIdx2);</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;  <span class="keywordflow">case</span> X86::VPDPWSSDZ128r:</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;  <span class="keywordflow">case</span> X86::VPDPWSSDZ128rk:</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;  <span class="keywordflow">case</span> X86::VPDPWSSDZ128rkz:</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;  <span class="keywordflow">case</span> X86::VPDPWSSDZ256r:</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;  <span class="keywordflow">case</span> X86::VPDPWSSDZ256rk:</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;  <span class="keywordflow">case</span> X86::VPDPWSSDZ256rkz:</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;  <span class="keywordflow">case</span> X86::VPDPWSSDZr:</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;  <span class="keywordflow">case</span> X86::VPDPWSSDZrk:</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;  <span class="keywordflow">case</span> X86::VPDPWSSDZrkz:</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;  <span class="keywordflow">case</span> X86::VPDPWSSDSZ128r:</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;  <span class="keywordflow">case</span> X86::VPDPWSSDSZ128rk:</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;  <span class="keywordflow">case</span> X86::VPDPWSSDSZ128rkz:</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;  <span class="keywordflow">case</span> X86::VPDPWSSDSZ256r:</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;  <span class="keywordflow">case</span> X86::VPDPWSSDSZ256rk:</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;  <span class="keywordflow">case</span> X86::VPDPWSSDSZ256rkz:</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;  <span class="keywordflow">case</span> X86::VPDPWSSDSZr:</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;  <span class="keywordflow">case</span> X86::VPDPWSSDSZrk:</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;  <span class="keywordflow">case</span> X86::VPDPWSSDSZrkz:</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;  <span class="keywordflow">case</span> X86::VPMADD52HUQZ128r:</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;  <span class="keywordflow">case</span> X86::VPMADD52HUQZ128rk:</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;  <span class="keywordflow">case</span> X86::VPMADD52HUQZ128rkz:</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;  <span class="keywordflow">case</span> X86::VPMADD52HUQZ256r:</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;  <span class="keywordflow">case</span> X86::VPMADD52HUQZ256rk:</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;  <span class="keywordflow">case</span> X86::VPMADD52HUQZ256rkz:</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;  <span class="keywordflow">case</span> X86::VPMADD52HUQZr:</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;  <span class="keywordflow">case</span> X86::VPMADD52HUQZrk:</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;  <span class="keywordflow">case</span> X86::VPMADD52HUQZrkz:</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;  <span class="keywordflow">case</span> X86::VPMADD52LUQZ128r:</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;  <span class="keywordflow">case</span> X86::VPMADD52LUQZ128rk:</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;  <span class="keywordflow">case</span> X86::VPMADD52LUQZ128rkz:</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;  <span class="keywordflow">case</span> X86::VPMADD52LUQZ256r:</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;  <span class="keywordflow">case</span> X86::VPMADD52LUQZ256rk:</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;  <span class="keywordflow">case</span> X86::VPMADD52LUQZ256rkz:</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;  <span class="keywordflow">case</span> X86::VPMADD52LUQZr:</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;  <span class="keywordflow">case</span> X86::VPMADD52LUQZrk:</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;  <span class="keywordflow">case</span> X86::VPMADD52LUQZrkz: {</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;    <span class="keywordtype">unsigned</span> CommutableOpIdx1 = 2;</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;    <span class="keywordtype">unsigned</span> CommutableOpIdx2 = 3;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#ac5feea989366c35ad4b85148a305f116">X86II::isKMasked</a>(Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>)) {</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;      <span class="comment">// Skip the mask register.</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;      ++CommutableOpIdx1;</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;      ++CommutableOpIdx2;</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;    }</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;    <span class="keywordflow">if</span> (!fixCommutedOpIndices(SrcOpIdx1, SrcOpIdx2,</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;                              CommutableOpIdx1, CommutableOpIdx2))</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;    <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(SrcOpIdx1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() ||</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;        !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(SrcOpIdx2).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;      <span class="comment">// No idea.</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;  }</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1X86InstrFMA3Group.html">X86InstrFMA3Group</a> *FMA3Group = <a class="code" href="namespacellvm.html#a6ac81c73fb91e0b2c0c30ae63c671d23">getFMA3Group</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(),</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;                                                      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>);</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;    <span class="keywordflow">if</span> (FMA3Group)</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;      <span class="keywordflow">return</span> findThreeSrcCommutedOpIndices(MI, SrcOpIdx1, SrcOpIdx2,</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;                                           FMA3Group-&gt;<a class="code" href="structllvm_1_1X86InstrFMA3Group.html#a9543312524e5fcda12a036c26b9f4dfc">isIntrinsic</a>());</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;    <span class="comment">// Handled masked instructions since we need to skip over the mask input</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;    <span class="comment">// and the preserved input.</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#ac5feea989366c35ad4b85148a305f116">X86II::isKMasked</a>(Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>)) {</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;      <span class="comment">// First assume that the first input is the mask operand and skip past it.</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;      <span class="keywordtype">unsigned</span> CommutableOpIdx1 = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>() + 1;</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;      <span class="keywordtype">unsigned</span> CommutableOpIdx2 = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>() + 2;</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;      <span class="comment">// Check if the first input is tied. If there isn&#39;t one then we only</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;      <span class="comment">// need to skip the mask operand which we did above.</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;      <span class="keywordflow">if</span> ((MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">getOperandConstraint</a>(Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>(),</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;                                             <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>) != -1)) {</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;        <span class="comment">// If this is zero masking instruction with a tied operand, we need to</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;        <span class="comment">// move the first index back to the first input since this must</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;        <span class="comment">// be a 3 input instruction and we want the first two non-mask inputs.</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;        <span class="comment">// Otherwise this is a 2 input instruction with a preserved input and</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;        <span class="comment">// mask, so we need to move the indices to skip one more input.</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#a07b28b4355ad8daca32f6087453982a0">X86II::isKMergeMasked</a>(Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>)) {</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;          ++CommutableOpIdx1;</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;          ++CommutableOpIdx2;</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;          --CommutableOpIdx1;</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;        }</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;      }</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;      <span class="keywordflow">if</span> (!fixCommutedOpIndices(SrcOpIdx1, SrcOpIdx2,</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;                                CommutableOpIdx1, CommutableOpIdx2))</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;      <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(SrcOpIdx1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() ||</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;          !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(SrcOpIdx2).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;        <span class="comment">// No idea.</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;    }</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a422b844cc7e3db360908c008cb651f96">TargetInstrInfo::findCommutedOpIndices</a>(MI, SrcOpIdx1, SrcOpIdx2);</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;  }</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;}</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;</div><div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a0f2b2ef8f4560ffd46c7966e8315142f"> 2185</a></span>&#160;<a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> <a class="code" href="namespacellvm_1_1X86.html#a0f2b2ef8f4560ffd46c7966e8315142f">X86::getCondFromBranch</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">X86::COND_INVALID</a>;</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;  <span class="keywordflow">case</span> X86::JCC_1:</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a><span class="keyword">&gt;</span>(</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() - 1).getImm());</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;  }</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;}</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="comment">/// Return condition code of a SETCC opcode.</span></div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#aa4843a98a8b18a9d745dfe2a882ccf3b"> 2195</a></span>&#160;<span class="comment"></span><a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> <a class="code" href="namespacellvm_1_1X86.html#aa4843a98a8b18a9d745dfe2a882ccf3b">X86::getCondFromSETCC</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">X86::COND_INVALID</a>;</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;  <span class="keywordflow">case</span> X86::SETCCr: <span class="keywordflow">case</span> X86::SETCCm:</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a><span class="keyword">&gt;</span>(</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() - 1).getImm());</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;  }</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;}</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="comment">/// Return condition code of a CMov opcode.</span></div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#aff28d9a4811f627c5254a305f36b55cd"> 2205</a></span>&#160;<span class="comment"></span><a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> <a class="code" href="namespacellvm_1_1X86.html#aff28d9a4811f627c5254a305f36b55cd">X86::getCondFromCMov</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">X86::COND_INVALID</a>;</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;  <span class="keywordflow">case</span> X86::CMOV16rr: <span class="keywordflow">case</span> X86::CMOV32rr: <span class="keywordflow">case</span> X86::CMOV64rr:</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;  <span class="keywordflow">case</span> X86::CMOV16rm: <span class="keywordflow">case</span> X86::CMOV32rm: <span class="keywordflow">case</span> X86::CMOV64rm:</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a><span class="keyword">&gt;</span>(</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() - 1).getImm());</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;  }</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;}</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment">/// Return the inverse of the specified condition,</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment">/// e.g. turning COND_E to COND_NE.</span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a5c06f5a972e8a78052103840a8c98a3f"> 2217</a></span>&#160;<span class="comment"></span><a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> <a class="code" href="namespacellvm_1_1X86.html#a5c06f5a972e8a78052103840a8c98a3f">X86::GetOppositeBranchCondition</a>(<a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> CC) {</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Illegal condition code!&quot;</span>);</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1">X86::COND_E</a>:  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">X86::COND_NE</a>;</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">X86::COND_NE</a>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1">X86::COND_E</a>;</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaf40beda0a4322699215cb85d7d6667b6">X86::COND_L</a>:  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea3547c8602aab6b0319c8052f8583613b">X86::COND_GE</a>;</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef">X86::COND_LE</a>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73">X86::COND_G</a>;</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73">X86::COND_G</a>:  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef">X86::COND_LE</a>;</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea3547c8602aab6b0319c8052f8583613b">X86::COND_GE</a>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaf40beda0a4322699215cb85d7d6667b6">X86::COND_L</a>;</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">X86::COND_B</a>:  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">X86::COND_AE</a>;</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">X86::COND_BE</a>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">X86::COND_A</a>;</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">X86::COND_A</a>:  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">X86::COND_BE</a>;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">X86::COND_AE</a>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">X86::COND_B</a>;</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaeb72ca445848c39685fff16f97825475">X86::COND_S</a>:  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea73469030600320118cd4a02f934ca9bc">X86::COND_NS</a>;</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea73469030600320118cd4a02f934ca9bc">X86::COND_NS</a>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaeb72ca445848c39685fff16f97825475">X86::COND_S</a>;</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f">X86::COND_P</a>:  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063">X86::COND_NP</a>;</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063">X86::COND_NP</a>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f">X86::COND_P</a>;</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea914c19eb31606e70fd4f8dfff6d86038">X86::COND_O</a>:  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade1f36af81eae7e7b5b333d77de5feeb">X86::COND_NO</a>;</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade1f36af81eae7e7b5b333d77de5feeb">X86::COND_NO</a>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea914c19eb31606e70fd4f8dfff6d86038">X86::COND_O</a>;</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea8b47d4d3f261caf07338c6775a08a2bc">X86::COND_NE_OR_P</a>:  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4244390c8621e6f061fad8fe2f6fc3a3">X86::COND_E_AND_NP</a>;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4244390c8621e6f061fad8fe2f6fc3a3">X86::COND_E_AND_NP</a>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea8b47d4d3f261caf07338c6775a08a2bc">X86::COND_NE_OR_P</a>;</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;  }</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;}</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="comment">/// Assuming the flags are set by MI(a,b), return the condition code if we</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="comment">/// modify the instructions such that flags are set by MI(b,a).</span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#aaa1eed53016f5d7e12499da95c6bb8de"> 2243</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> <a class="code" href="X86InstrInfo_8cpp.html#aaa1eed53016f5d7e12499da95c6bb8de">getSwappedCondition</a>(<a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> CC) {</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">X86::COND_INVALID</a>;</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1">X86::COND_E</a>:  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1">X86::COND_E</a>;</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">X86::COND_NE</a>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">X86::COND_NE</a>;</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaf40beda0a4322699215cb85d7d6667b6">X86::COND_L</a>:  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73">X86::COND_G</a>;</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef">X86::COND_LE</a>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea3547c8602aab6b0319c8052f8583613b">X86::COND_GE</a>;</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73">X86::COND_G</a>:  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaf40beda0a4322699215cb85d7d6667b6">X86::COND_L</a>;</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea3547c8602aab6b0319c8052f8583613b">X86::COND_GE</a>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef">X86::COND_LE</a>;</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">X86::COND_B</a>:  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">X86::COND_A</a>;</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">X86::COND_BE</a>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">X86::COND_AE</a>;</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">X86::COND_A</a>:  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">X86::COND_B</a>;</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">X86::COND_AE</a>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">X86::COND_BE</a>;</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;  }</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;}</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;std::pair&lt;X86::CondCode, bool&gt;</div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a973a0a53d9270a750d4c8a117fa71317"> 2260</a></span>&#160;<a class="code" href="namespacellvm_1_1X86.html#a973a0a53d9270a750d4c8a117fa71317">X86::getX86ConditionCode</a>(<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> <a class="code" href="classPredicate.html">Predicate</a>) {</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;  <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> CC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">X86::COND_INVALID</a>;</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;  <span class="keywordtype">bool</span> NeedSwap = <span class="keyword">false</span>;</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;  <span class="keywordflow">switch</span> (Predicate) {</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;  <span class="comment">// Floating-point Predicates</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a919643b83ce3c9af2e4296ed5e413a1f">CmpInst::FCMP_UEQ</a>: CC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1">X86::COND_E</a>;       <span class="keywordflow">break</span>;</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a326bee0a4a424cef21c1cf8adb8b8dd8">CmpInst::FCMP_OLT</a>: NeedSwap = <span class="keyword">true</span>;        <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a4c399f525bbcf03d72af4b303e6eeca8">CmpInst::FCMP_OGT</a>: CC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">X86::COND_A</a>;       <span class="keywordflow">break</span>;</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a9835cfe02fb5027680bd7203b024f77a">CmpInst::FCMP_OLE</a>: NeedSwap = <span class="keyword">true</span>;        <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a541533f34077bbbcfb703a90f6d2da9b">CmpInst::FCMP_OGE</a>: CC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">X86::COND_AE</a>;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a959268ceeae23abe5c9ad9e895669d0c">CmpInst::FCMP_UGT</a>: NeedSwap = <span class="keyword">true</span>;        <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a75016d5872d90adf89cc1cbf5763f474">CmpInst::FCMP_ULT</a>: CC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">X86::COND_B</a>;       <span class="keywordflow">break</span>;</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ae51609fc6a425f849d37c28cb9bc0344">CmpInst::FCMP_UGE</a>: NeedSwap = <span class="keyword">true</span>;        <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a396dda2571cd3c575f1d9cb44dc2cc09">CmpInst::FCMP_ULE</a>: CC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">X86::COND_BE</a>;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a8a80b27ca29fe2076b9bbdee02c65464">CmpInst::FCMP_ONE</a>: CC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">X86::COND_NE</a>;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05af0159e4005258dc54f20b6fc227d19ed">CmpInst::FCMP_UNO</a>: CC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f">X86::COND_P</a>;       <span class="keywordflow">break</span>;</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05aa3213b645e029aba8bb1b85213607d5e">CmpInst::FCMP_ORD</a>: CC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063">X86::COND_NP</a>;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a024db78a5ed74f64666f3ca4955e6eca">CmpInst::FCMP_OEQ</a>:                         <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ad601460c9371d0f0ada5ae006bdba2bd">CmpInst::FCMP_UNE</a>: CC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">X86::COND_INVALID</a>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;  <span class="comment">// Integer Predicates</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a>:  CC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1">X86::COND_E</a>;       <span class="keywordflow">break</span>;</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a">CmpInst::ICMP_NE</a>:  CC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">X86::COND_NE</a>;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a607cecdc5172814382033e001ed11fad">CmpInst::ICMP_UGT</a>: CC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">X86::COND_A</a>;       <span class="keywordflow">break</span>;</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a573bcd571c938fce863525330bbfc4b8">CmpInst::ICMP_UGE</a>: CC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">X86::COND_AE</a>;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a91d86a4753c8bd7624e01bf565d87f8e">CmpInst::ICMP_ULT</a>: CC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">X86::COND_B</a>;       <span class="keywordflow">break</span>;</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ad92f160316221fd4090520bb2b3cefc5">CmpInst::ICMP_ULE</a>: CC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">X86::COND_BE</a>;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a720a42e85f7e981afd61e28473b0000a">CmpInst::ICMP_SGT</a>: CC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73">X86::COND_G</a>;       <span class="keywordflow">break</span>;</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac1aa7b798ba11d2e497d5cce6ce6d3dc">CmpInst::ICMP_SGE</a>: CC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea3547c8602aab6b0319c8052f8583613b">X86::COND_GE</a>;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a15ae464950ac676919c2f0c7aafc706c">CmpInst::ICMP_SLT</a>: CC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaf40beda0a4322699215cb85d7d6667b6">X86::COND_L</a>;       <span class="keywordflow">break</span>;</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a2751d6136a2819749dcef65dc19a4246">CmpInst::ICMP_SLE</a>: CC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef">X86::COND_LE</a>;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;  }</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;  <span class="keywordflow">return</span> std::make_pair(CC, NeedSwap);</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;}</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="comment">/// Return a setcc opcode based on whether it has memory operand.</span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a115e8139a169f88394b402aa49bf6162"> 2298</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86.html#a115e8139a169f88394b402aa49bf6162">X86::getSETOpc</a>(<span class="keywordtype">bool</span> HasMemoryOperand) {</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;  <span class="keywordflow">return</span> HasMemoryOperand ? X86::SETCCr : X86::SETCCm;</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;}</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="comment">/// Return a cmov opcode for the given register size in bytes, and operand type.</span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#ac8a693a45afc9781cf2dcb482cba5781"> 2303</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86.html#ac8a693a45afc9781cf2dcb482cba5781">X86::getCMovOpcode</a>(<span class="keywordtype">unsigned</span> RegBytes, <span class="keywordtype">bool</span> HasMemoryOperand) {</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;  <span class="keywordflow">switch</span>(RegBytes) {</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Illegal register size!&quot;</span>);</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;  <span class="keywordflow">case</span> 2: <span class="keywordflow">return</span> HasMemoryOperand ? X86::CMOV16rm : X86::CMOV16rr;</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;  <span class="keywordflow">case</span> 4: <span class="keywordflow">return</span> HasMemoryOperand ? X86::CMOV32rm : X86::CMOV32rr;</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;  <span class="keywordflow">case</span> 8: <span class="keywordflow">return</span> HasMemoryOperand ? X86::CMOV64rm : X86::CMOV64rr;</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;  }</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;}</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="comment">/// Get the VPCMP immediate for the given condition.</span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a8fcee8e11458a08892fc937a9f428966"> 2313</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86.html#a8fcee8e11458a08892fc937a9f428966">X86::getVPCMPImmForCond</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC) {</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected SETCC condition&quot;</span>);</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>:  <span class="keywordflow">return</span> 4;</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a>:  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a473200f06bdd611fdbed43d908b84305">ISD::SETULT</a>:</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a6f05a09edb671910f85f8665981cbde9">ISD::SETLT</a>: <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a292be4a9782030bfad637581d25a5897">ISD::SETUGT</a>:</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a5ad12b466e3a5900d0c307b301465d25">ISD::SETGT</a>: <span class="keywordflow">return</span> 6;</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a9dff1dcbac65852b71473818c11869b1">ISD::SETUGE</a>:</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a7f47862de23f7210f88ccf98ae1efbe4">ISD::SETGE</a>: <span class="keywordflow">return</span> 5;</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ac538f0b432df970cbaaf6b81d777c6a7">ISD::SETULE</a>:</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ab49f81c2ecbbff3d0fbe55dd46353774">ISD::SETLE</a>: <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;  }</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;}</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="comment">/// Get the VPCMP immediate if the operands are swapped.</span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#aa640b399dea5c08e52b71c3a2736d61c"> 2330</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86.html#aa640b399dea5c08e52b71c3a2736d61c">X86::getSwappedVPCMPImm</a>(<span class="keywordtype">unsigned</span> Imm) {</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;  <span class="keywordflow">switch</span> (Imm) {</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unreachable!&quot;</span>);</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;  <span class="keywordflow">case</span> 0x01: Imm = 0x06; <span class="keywordflow">break</span>; <span class="comment">// LT  -&gt; NLE</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;  <span class="keywordflow">case</span> 0x02: Imm = 0x05; <span class="keywordflow">break</span>; <span class="comment">// LE  -&gt; NLT</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;  <span class="keywordflow">case</span> 0x05: Imm = 0x02; <span class="keywordflow">break</span>; <span class="comment">// NLT -&gt; LE</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;  <span class="keywordflow">case</span> 0x06: Imm = 0x01; <span class="keywordflow">break</span>; <span class="comment">// NLE -&gt; LT</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;  <span class="keywordflow">case</span> 0x00: <span class="comment">// EQ</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;  <span class="keywordflow">case</span> 0x03: <span class="comment">// FALSE</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;  <span class="keywordflow">case</span> 0x04: <span class="comment">// NE</span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;  <span class="keywordflow">case</span> 0x07: <span class="comment">// TRUE</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;  }</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;  <span class="keywordflow">return</span> Imm;</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;}</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="comment">/// Get the VPCOM immediate if the operands are swapped.</span></div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a654d8db751a92fed6c83508010b3de64"> 2348</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86.html#a654d8db751a92fed6c83508010b3de64">X86::getSwappedVPCOMImm</a>(<span class="keywordtype">unsigned</span> Imm) {</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;  <span class="keywordflow">switch</span> (Imm) {</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unreachable!&quot;</span>);</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;  <span class="keywordflow">case</span> 0x00: Imm = 0x02; <span class="keywordflow">break</span>; <span class="comment">// LT -&gt; GT</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;  <span class="keywordflow">case</span> 0x01: Imm = 0x03; <span class="keywordflow">break</span>; <span class="comment">// LE -&gt; GE</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;  <span class="keywordflow">case</span> 0x02: Imm = 0x00; <span class="keywordflow">break</span>; <span class="comment">// GT -&gt; LT</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;  <span class="keywordflow">case</span> 0x03: Imm = 0x01; <span class="keywordflow">break</span>; <span class="comment">// GE -&gt; LE</span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;  <span class="keywordflow">case</span> 0x04: <span class="comment">// EQ</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;  <span class="keywordflow">case</span> 0x05: <span class="comment">// NE</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;  <span class="keywordflow">case</span> 0x06: <span class="comment">// FALSE</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;  <span class="keywordflow">case</span> 0x07: <span class="comment">// TRUE</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;  }</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;  <span class="keywordflow">return</span> Imm;</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;}</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="comment">/// Get the VCMP immediate if the operands are swapped.</span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a4da6ce26c64d4eaea82afb6f37f4125a"> 2366</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86.html#a4da6ce26c64d4eaea82afb6f37f4125a">X86::getSwappedVCMPImm</a>(<span class="keywordtype">unsigned</span> Imm) {</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;  <span class="comment">// Only need the lower 2 bits to distinquish.</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;  <span class="keywordflow">switch</span> (Imm &amp; 0x3) {</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unreachable!&quot;</span>);</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;  <span class="keywordflow">case</span> 0x00: <span class="keywordflow">case</span> 0x03:</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;    <span class="comment">// EQ/NE/TRUE/FALSE/ORD/UNORD don&#39;t change immediate when commuted.</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;  <span class="keywordflow">case</span> 0x01: <span class="keywordflow">case</span> 0x02:</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;    <span class="comment">// Need to toggle bits 3:0. Bit 4 stays the same.</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;    Imm ^= 0xf;</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;  }</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;  <span class="keywordflow">return</span> Imm;</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;}</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;</div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#ae328b6e04a47741117470b22835c31e3"> 2382</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ae328b6e04a47741117470b22835c31e3">X86InstrInfo::isUnpredicatedTerminator</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">isTerminator</a>()) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;  <span class="comment">// Conditional branch is a special case.</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5891cdb51072f67e65f7ebd9be1205e7">isBranch</a>() &amp;&amp; !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a2dbc79cfed570a9127d2853385162bdf">isBarrier</a>())</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a2b224b59ee2bd22bdfb5fbbd74c4f773">isPredicable</a>())</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;  <span class="keywordflow">return</span> !<a class="code" href="namespacellvm_1_1HexagonMCInstrInfo.html#a97d6571ff5232080bec163cd55377545">isPredicated</a>(MI);</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;}</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;</div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a954d49c8741a7d74c34288593f9bd164"> 2393</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a954d49c8741a7d74c34288593f9bd164">X86InstrInfo::isUnconditionalTailCall</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;  <span class="keywordflow">case</span> X86::TCRETURNdi:</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;  <span class="keywordflow">case</span> X86::TCRETURNri:</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;  <span class="keywordflow">case</span> X86::TCRETURNmi:</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;  <span class="keywordflow">case</span> X86::TCRETURNdi64:</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;  <span class="keywordflow">case</span> X86::TCRETURNri64:</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;  <span class="keywordflow">case</span> X86::TCRETURNmi64:</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;  }</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;}</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;</div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a411b83001c7fb0aa941c0f6daef18f05"> 2407</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a411b83001c7fb0aa941c0f6daef18f05">X86InstrInfo::canMakeTailCallConditional</a>(</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;BranchCond,</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba84922260d1582a0d4f6f0925cef648d7">TailCall</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;  <span class="keywordflow">if</span> (TailCall.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != X86::TCRETURNdi &amp;&amp;</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;      TailCall.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != X86::TCRETURNdi64) {</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;    <span class="comment">// Only direct calls can be done with a conditional branch.</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;  }</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = TailCall.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;  <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a649bfd3c9cf9a6b1d1bab86556e866dd">isTargetWin64</a>() &amp;&amp; MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a4a8d56726b9e91d336422a546d126a0f">hasWinCFI</a>()) {</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;    <span class="comment">// Conditional tail calls confuse the Win64 unwinder.</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;  }</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BranchCond.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() == 1);</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;  <span class="keywordflow">if</span> (BranchCond[0].getImm() &gt; <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea2484e939ba4da4cd9030456de2f5fb75">X86::LAST_VALID_COND</a>) {</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;    <span class="comment">// Can&#39;t make a conditional tail call with this condition.</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;  }</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86MachineFunctionInfo.html">X86MachineFunctionInfo</a> *X86FI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1X86MachineFunctionInfo.html">X86MachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;  <span class="keywordflow">if</span> (X86FI-&gt;<a class="code" href="classllvm_1_1X86MachineFunctionInfo.html#a7c7a3251bd6c1b0b89e5712c89aaa305">getTCReturnAddrDelta</a>() != 0 ||</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;      TailCall.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0) {</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;    <span class="comment">// A conditional tail call cannot do any stack adjustment.</span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;  }</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;}</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;</div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a20d1f65e3dcb870550c1c8340fc7a286"> 2438</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a20d1f65e3dcb870550c1c8340fc7a286">X86InstrInfo::replaceBranchWithTailCall</a>(</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;BranchCond,</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba84922260d1582a0d4f6f0925cef648d7">TailCall</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1X86InstrInfo.html#a411b83001c7fb0aa941c0f6daef18f05">canMakeTailCallConditional</a>(BranchCond, TailCall));</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;  <span class="keywordflow">while</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>()) {</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;    --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;    <span class="keywordflow">if</span> (I-&gt;isDebugInstr())</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;    <span class="keywordflow">if</span> (!I-&gt;isBranch())</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(0 &amp;&amp; <span class="stringliteral">&quot;Can&#39;t find the branch to replace!&quot;</span>);</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> CC = <a class="code" href="namespacellvm_1_1X86.html#a0f2b2ef8f4560ffd46c7966e8315142f">X86::getCondFromBranch</a>(*I);</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BranchCond.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() == 1);</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;    <span class="keywordflow">if</span> (CC != BranchCond[0].getImm())</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;  }</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;  <span class="keywordtype">unsigned</span> Opc = TailCall.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::TCRETURNdi ? X86::TCRETURNdicc</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;                                                         : X86::TCRETURNdi64cc;</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;  <span class="keyword">auto</span> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">findDebugLoc</a>(I), <span class="keyword">get</span>(Opc));</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;  MIB-&gt;addOperand(TailCall.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0)); <span class="comment">// Destination.</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;  MIB.addImm(0); <span class="comment">// Stack offset (not used).</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;  MIB-&gt;addOperand(BranchCond[0]); <span class="comment">// Condition.</span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;  MIB.copyImplicitOps(TailCall); <span class="comment">// Regmask and (imp-used) parameters.</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;  <span class="comment">// Add implicit uses and defs of all live regs potentially clobbered by the</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;  <span class="comment">// call. This way they still appear live across the call.</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;  <a class="code" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a> LiveRegs(<a class="code" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a>());</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;  LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#abb67d4b6f48395a5aca25fc32e042928">addLiveOuts</a>(MBB);</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;MCPhysReg, const MachineOperand *&gt;</a>, 8&gt; Clobbers;</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;  LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#a33fa8a3faa861863d21b230a3ea9a565">stepForward</a>(*MIB, Clobbers);</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> : Clobbers) {</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;    MIB.addReg(<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>.first, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;    MIB.addReg(<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>.first, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;  }</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;  I-&gt;eraseFromParent();</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;}</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="comment">// Given a MBB and its TBB, find the FBB which was a fallthrough MBB (it may</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="comment">// not be a fallthrough MBB now due to layout changes). Return nullptr if the</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="comment">// fallthrough MBB cannot be identified.</span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#ae1f976188a3bbf728f260f581ff87b12"> 2485</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="X86InstrInfo_8cpp.html#ae1f976188a3bbf728f260f581ff87b12">getFallThroughMBB</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;                                            <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB) {</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;  <span class="comment">// Look for non-EHPad successors other than TBB. If we find exactly one, it</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;  <span class="comment">// is the fallthrough MBB. If we find zero, then TBB is both the target MBB</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;  <span class="comment">// and fallthrough MBB. If we find more than one, we cannot identify the</span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;  <span class="comment">// fallthrough MBB and should return nullptr.</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FallthroughBB = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>(), SE = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">succ_end</a>(); <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> != SE; ++<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>) {</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;    <span class="keywordflow">if</span> ((*SI)-&gt;isEHPad() || (*<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> == TBB &amp;&amp; FallthroughBB))</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;    <span class="comment">// Return a nullptr if we found more than one fallthrough successor.</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;    <span class="keywordflow">if</span> (FallthroughBB &amp;&amp; FallthroughBB != TBB)</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;    FallthroughBB = *<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>;</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;  }</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;  <span class="keywordflow">return</span> FallthroughBB;</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;}</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="keywordtype">bool</span> X86InstrInfo::AnalyzeBranchImpl(</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;CondBranches, <span class="keywordtype">bool</span> AllowModify)<span class="keyword"> const </span>{</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;  <span class="comment">// Start from the bottom of the block and work up, examining the</span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;  <span class="comment">// terminator instructions.</span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> UnCondBrIter = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;  <span class="keywordflow">while</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>()) {</div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;    --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;    <span class="keywordflow">if</span> (I-&gt;isDebugInstr())</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;    <span class="comment">// Working from the bottom, when we see a non-terminator instruction, we&#39;re</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;    <span class="comment">// done.</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1X86InstrInfo.html#ae328b6e04a47741117470b22835c31e3">isUnpredicatedTerminator</a>(*I))</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;    <span class="comment">// A terminator that isn&#39;t a branch can&#39;t easily be handled by this</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;    <span class="comment">// analysis.</span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;    <span class="keywordflow">if</span> (!I-&gt;isBranch())</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;    <span class="comment">// Handle unconditional branches.</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;    <span class="keywordflow">if</span> (I-&gt;getOpcode() == X86::JMP_1) {</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;      UnCondBrIter = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;      <span class="keywordflow">if</span> (!AllowModify) {</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;        TBB = I-&gt;getOperand(0).getMBB();</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;      }</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;      <span class="comment">// If the block has any instructions after a JMP, delete them.</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;      <span class="keywordflow">while</span> (std::next(I) != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;        std::next(I)-&gt;eraseFromParent();</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;      FBB = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;      <span class="comment">// Delete the JMP if it&#39;s equivalent to a fall-through.</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;      <span class="keywordflow">if</span> (MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#abd85c9d7c51eb515a550069e9ad9445e">isLayoutSuccessor</a>(I-&gt;getOperand(0).getMBB())) {</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;        TBB = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;        I-&gt;eraseFromParent();</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;        I = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;        UnCondBrIter = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;      }</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;      <span class="comment">// TBB is used to indicate the unconditional destination.</span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;      TBB = I-&gt;getOperand(0).getMBB();</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;    }</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;    <span class="comment">// Handle conditional branches.</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> BranchCode = <a class="code" href="namespacellvm_1_1X86.html#a0f2b2ef8f4560ffd46c7966e8315142f">X86::getCondFromBranch</a>(*I);</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;    <span class="keywordflow">if</span> (BranchCode == <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">X86::COND_INVALID</a>)</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;  <span class="comment">// Can&#39;t handle indirect branch.</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;    <span class="comment">// In practice we should never have an undef eflags operand, if we do</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;    <span class="comment">// abort here as we are not prepared to preserve the flag.</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;    <span class="keywordflow">if</span> (I-&gt;findRegisterUseOperand(X86::EFLAGS)-&gt;isUndef())</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;    <span class="comment">// Working from the bottom, handle the first conditional branch.</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;    <span class="keywordflow">if</span> (Cond.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>()) {</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TargetBB = I-&gt;getOperand(0).getMBB();</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;      <span class="keywordflow">if</span> (AllowModify &amp;&amp; UnCondBrIter != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() &amp;&amp;</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;          MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#abd85c9d7c51eb515a550069e9ad9445e">isLayoutSuccessor</a>(TargetBB)) {</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;        <span class="comment">// If we can modify the code and it ends in something like:</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;        <span class="comment">//     jCC L1</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;        <span class="comment">//     jmp L2</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;        <span class="comment">//   L1:</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;        <span class="comment">//     ...</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;        <span class="comment">//   L2:</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;        <span class="comment">// Then we can change this to:</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;        <span class="comment">//     jnCC L2</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;        <span class="comment">//   L1:</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;        <span class="comment">//     ...</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;        <span class="comment">//   L2:</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;        <span class="comment">// Which is a bit more efficient.</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;        <span class="comment">// We conditionally jump to the fall-through block.</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;        BranchCode = <a class="code" href="ARCInstrInfo_8cpp.html#a40ae235e5bf2733d4f58d46f0d185b83">GetOppositeBranchCondition</a>(BranchCode);</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> OldInst = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, UnCondBrIter, MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">findDebugLoc</a>(I), <span class="keyword">get</span>(X86::JCC_1))</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(UnCondBrIter-&gt;getOperand(0).getMBB())</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;          .addImm(BranchCode);</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, UnCondBrIter, MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">findDebugLoc</a>(I), <span class="keyword">get</span>(X86::JMP_1))</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TargetBB);</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;        OldInst-&gt;eraseFromParent();</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;        UnCondBrIter-&gt;eraseFromParent();</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;</div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;        <span class="comment">// Restart the analysis.</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;        UnCondBrIter = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;        I = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;      }</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;      FBB = TBB;</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;      TBB = I-&gt;getOperand(0).getMBB();</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(BranchCode));</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;      CondBranches.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;*I);</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;    }</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;    <span class="comment">// Handle subsequent conditional branches. Only handle the case where all</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;    <span class="comment">// conditional branches branch to the same destination and their condition</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;    <span class="comment">// opcodes fit one of the special multi-branch idioms.</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Cond.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() == 1);</div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TBB);</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;    <span class="comment">// If the conditions are the same, we can leave them alone.</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> OldBranchCode = (<a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>)Cond[0].getImm();</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;    <span class="keyword">auto</span> NewTBB = I-&gt;getOperand(0).getMBB();</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;    <span class="keywordflow">if</span> (OldBranchCode == BranchCode &amp;&amp; TBB == NewTBB)</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;    <span class="comment">// If they differ, see if they fit one of the known patterns. Theoretically,</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;    <span class="comment">// we could handle more patterns here, but we shouldn&#39;t expect to see them</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;    <span class="comment">// if instruction selection has done a reasonable job.</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;    <span class="keywordflow">if</span> (TBB == NewTBB &amp;&amp;</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;               ((OldBranchCode == <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f">X86::COND_P</a> &amp;&amp; BranchCode == <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">X86::COND_NE</a>) ||</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;                (OldBranchCode == <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">X86::COND_NE</a> &amp;&amp; BranchCode == <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f">X86::COND_P</a>))) {</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;      BranchCode = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea8b47d4d3f261caf07338c6775a08a2bc">X86::COND_NE_OR_P</a>;</div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((OldBranchCode == <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063">X86::COND_NP</a> &amp;&amp; BranchCode == <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">X86::COND_NE</a>) ||</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;               (OldBranchCode == <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1">X86::COND_E</a> &amp;&amp; BranchCode == <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f">X86::COND_P</a>)) {</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;      <span class="keywordflow">if</span> (NewTBB != (FBB ? FBB : <a class="code" href="X86InstrInfo_8cpp.html#ae1f976188a3bbf728f260f581ff87b12">getFallThroughMBB</a>(&amp;MBB, TBB)))</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;      <span class="comment">// X86::COND_E_AND_NP usually has two different branch destinations.</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;      <span class="comment">// JP B1</span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;      <span class="comment">// JE B2</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;      <span class="comment">// JMP B1</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;      <span class="comment">// B1:</span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;      <span class="comment">// B2:</span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;      <span class="comment">// Here this condition branches to B2 only if NP &amp;&amp; E. It has another</span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;      <span class="comment">// equivalent form:</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;      <span class="comment">// JNE B1</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;      <span class="comment">// JNP B2</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;      <span class="comment">// JMP B1</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;      <span class="comment">// B1:</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;      <span class="comment">// B2:</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;      <span class="comment">// Similarly it branches to B2 only if E &amp;&amp; NP. That is why this condition</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;      <span class="comment">// is named with COND_E_AND_NP.</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;      BranchCode = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4244390c8621e6f061fad8fe2f6fc3a3">X86::COND_E_AND_NP</a>;</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;</div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;    <span class="comment">// Update the MachineOperand.</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;    Cond[0].setImm(BranchCode);</div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;    CondBranches.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;*I);</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;  }</div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;}</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;</div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a2614cbac72424860cd741485ef972ab6"> 2669</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a2614cbac72424860cd741485ef972ab6">X86InstrInfo::analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;                                 <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;                                 <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;                                 <span class="keywordtype">bool</span> AllowModify)<span class="keyword"> const </span>{</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 4&gt;</a> CondBranches;</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;  <span class="keywordflow">return</span> AnalyzeBranchImpl(MBB, TBB, FBB, Cond, CondBranches, AllowModify);</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;}</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;</div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#ad304b10479d6791deee8ad1b157fb37f"> 2678</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ad304b10479d6791deee8ad1b157fb37f">X86InstrInfo::analyzeBranchPredicate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;                                          MachineBranchPredicate &amp;MBP,</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;                                          <span class="keywordtype">bool</span> AllowModify)<span class="keyword"> const </span>{</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;  <span class="keyword">using namespace </span>std::placeholders;</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineOperand, 4&gt;</a> Cond;</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 4&gt;</a> CondBranches;</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;  <span class="keywordflow">if</span> (AnalyzeBranchImpl(MBB, MBP.TrueDest, MBP.FalseDest, Cond, CondBranches,</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;                        AllowModify))</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;  <span class="keywordflow">if</span> (Cond.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() != 1)</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBP.TrueDest &amp;&amp; <span class="stringliteral">&quot;expected!&quot;</span>);</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;  <span class="keywordflow">if</span> (!MBP.FalseDest)</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;    MBP.FalseDest = MBB.<a class="code" href="classllvm_1_1ilist__node__with__parent.html#a26708685cc8b94fe3d7092ee080dbb34">getNextNode</a>();</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a>();</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ConditionDef = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;  <span class="keywordtype">bool</span> SingleUseCondition = <span class="keyword">true</span>;</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::next(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ad8c9657cfb03ef2ebf6364ba9d68c127">rbegin</a>()), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">rend</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;modifiesRegister(X86::EFLAGS, TRI)) {</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;      ConditionDef = &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;    }</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;readsRegister(X86::EFLAGS, TRI))</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;      SingleUseCondition = <span class="keyword">false</span>;</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;  }</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;  <span class="keywordflow">if</span> (!ConditionDef)</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;  <span class="keywordflow">if</span> (SingleUseCondition) {</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> *Succ : MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4d2c96836214c1f13357ffb99125fb4a">successors</a>())</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;      <span class="keywordflow">if</span> (Succ-&gt;isLiveIn(X86::EFLAGS))</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;        SingleUseCondition = <span class="keyword">false</span>;</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;  }</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;  MBP.ConditionDef = ConditionDef;</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;  MBP.SingleUseCondition = SingleUseCondition;</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;  <span class="comment">// Currently we only recognize the simple pattern:</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;  <span class="comment">//   test %reg, %reg</span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;  <span class="comment">//   je %label</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> TestOpcode =</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;      Subtarget.is64Bit() ? X86::TEST64rr : X86::TEST32rr;</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;  <span class="keywordflow">if</span> (ConditionDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TestOpcode &amp;&amp;</div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;      ConditionDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() == 3 &amp;&amp;</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;      ConditionDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ad7f2dc64214551418f486026ffc95fa4">isIdenticalTo</a>(ConditionDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)) &amp;&amp;</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;      (Cond[0].getImm() == <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">X86::COND_NE</a> || Cond[0].getImm() == <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1">X86::COND_E</a>)) {</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;    MBP.LHS = ConditionDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;    MBP.RHS = <a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0);</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;    MBP.Predicate = Cond[0].getImm() == <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">X86::COND_NE</a></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;                        ? <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462">MachineBranchPredicate::PRED_NE</a></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;                        : <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3">MachineBranchPredicate::PRED_EQ</a>;</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;  }</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;}</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;</div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#af0257906f462ffadf000fbdcdd4ecabd"> 2747</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#af0257906f462ffadf000fbdcdd4ecabd">X86InstrInfo::removeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;                                    <span class="keywordtype">int</span> *BytesRemoved)<span class="keyword"> const </span>{</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!BytesRemoved &amp;&amp; <span class="stringliteral">&quot;code size not handled&quot;</span>);</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;  <span class="keywordtype">unsigned</span> Count = 0;</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;  <span class="keywordflow">while</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>()) {</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;    --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;    <span class="keywordflow">if</span> (I-&gt;isDebugInstr())</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;    <span class="keywordflow">if</span> (I-&gt;getOpcode() != X86::JMP_1 &amp;&amp;</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;        <a class="code" href="namespacellvm_1_1X86.html#a0f2b2ef8f4560ffd46c7966e8315142f">X86::getCondFromBranch</a>(*I) == <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">X86::COND_INVALID</a>)</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;    <span class="comment">// Remove the branch.</span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;    I-&gt;eraseFromParent();</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;    I = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;    ++Count;</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;  }</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;  <span class="keywordflow">return</span> Count;</div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;}</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;</div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#ab1f5181c16c1e183fdccc4f4552ba887"> 2770</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ab1f5181c16c1e183fdccc4f4552ba887">X86InstrInfo::insertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;                                    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;                                    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB,</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;                                    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;                                    <span class="keywordtype">int</span> *BytesAdded)<span class="keyword"> const </span>{</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;  <span class="comment">// Shouldn&#39;t be a fall through.</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TBB &amp;&amp; <span class="stringliteral">&quot;insertBranch must not be told to insert a fallthrough&quot;</span>);</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Cond.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 1 || Cond.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 0) &amp;&amp;</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;         <span class="stringliteral">&quot;X86 branch conditions have one component!&quot;</span>);</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!BytesAdded &amp;&amp; <span class="stringliteral">&quot;code size not handled&quot;</span>);</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;  <span class="keywordflow">if</span> (Cond.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>()) {</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;    <span class="comment">// Unconditional branch?</span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!FBB &amp;&amp; <span class="stringliteral">&quot;Unconditional branch with multiple successors!&quot;</span>);</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(X86::JMP_1)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB);</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;  }</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;  <span class="comment">// If FBB is null, it is implied to be a fall-through block.</span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;  <span class="keywordtype">bool</span> FallThru = FBB == <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;  <span class="comment">// Conditional branch.</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;  <span class="keywordtype">unsigned</span> Count = 0;</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;  <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> CC = (<a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>)Cond[0].getImm();</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea8b47d4d3f261caf07338c6775a08a2bc">X86::COND_NE_OR_P</a>:</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;    <span class="comment">// Synthesize NE_OR_P with two branches.</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(X86::JCC_1)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">X86::COND_NE</a>);</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;    ++Count;</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(X86::JCC_1)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f">X86::COND_P</a>);</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;    ++Count;</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4244390c8621e6f061fad8fe2f6fc3a3">X86::COND_E_AND_NP</a>:</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;    <span class="comment">// Use the next block of MBB as FBB if it is null.</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;    <span class="keywordflow">if</span> (FBB == <span class="keyword">nullptr</span>) {</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;      FBB = <a class="code" href="X86InstrInfo_8cpp.html#ae1f976188a3bbf728f260f581ff87b12">getFallThroughMBB</a>(&amp;MBB, TBB);</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FBB &amp;&amp; <span class="stringliteral">&quot;MBB cannot be the last block in function when the false &quot;</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;                    <span class="stringliteral">&quot;body is a fall-through.&quot;</span>);</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;    }</div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;    <span class="comment">// Synthesize COND_E_AND_NP with two branches.</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(X86::JCC_1)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(FBB).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">X86::COND_NE</a>);</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;    ++Count;</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(X86::JCC_1)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063">X86::COND_NP</a>);</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;    ++Count;</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;  <span class="keywordflow">default</span>: {</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(X86::JCC_1)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(CC);</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;    ++Count;</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;  }</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;  }</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;  <span class="keywordflow">if</span> (!FallThru) {</div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;    <span class="comment">// Two-way Conditional branch. Insert the second branch.</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(X86::JMP_1)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(FBB);</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;    ++Count;</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;  }</div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;  <span class="keywordflow">return</span> Count;</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;}</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ac284bf73ce7ebcde0eb46a600f6caba8">X86InstrInfo::</a></div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#ac284bf73ce7ebcde0eb46a600f6caba8"> 2830</a></span>&#160;<a class="code" href="classllvm_1_1X86InstrInfo.html#ac284bf73ce7ebcde0eb46a600f6caba8">canInsertSelect</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;                <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;                <span class="keywordtype">unsigned</span> TrueReg, <span class="keywordtype">unsigned</span> FalseReg,</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;                <span class="keywordtype">int</span> &amp;CondCycles, <span class="keywordtype">int</span> &amp;TrueCycles, <span class="keywordtype">int</span> &amp;FalseCycles)<span class="keyword"> const </span>{</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;  <span class="comment">// Not all subtargets have cmov instructions.</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;  <span class="keywordflow">if</span> (!Subtarget.hasCMov())</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;  <span class="keywordflow">if</span> (Cond.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() != 1)</div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;  <span class="comment">// We cannot do the composite conditions, at least not in SSA form.</span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>)Cond[0].getImm() &gt; <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea2484e939ba4da4cd9030456de2f5fb75">X86::LAST_VALID_COND</a>)</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;  <span class="comment">// Check register classes.</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;    RI.getCommonSubClass(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(TrueReg), MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(FalseReg));</div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;  <span class="keywordflow">if</span> (!RC)</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;  <span class="comment">// We have cmov instructions for 16, 32, and 64 bit general purpose registers.</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;  <span class="keywordflow">if</span> (X86::GR16RegClass.hasSubClassEq(RC) ||</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;      X86::GR32RegClass.hasSubClassEq(RC) ||</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;      X86::GR64RegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;    <span class="comment">// This latency applies to Pentium M, Merom, Wolfdale, Nehalem, and Sandy</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;    <span class="comment">// Bridge. Probably Ivy Bridge as well.</span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;    CondCycles = 2;</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;    TrueCycles = 2;</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;    FalseCycles = 2;</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;  }</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;  <span class="comment">// Can&#39;t do vectors.</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;}</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;</div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#af5583fbb95e5c40effafc318d9ea49ec"> 2866</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#af5583fbb95e5c40effafc318d9ea49ec">X86InstrInfo::insertSelect</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;                                <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <span class="keywordtype">unsigned</span> DstReg,</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;                                <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond, <span class="keywordtype">unsigned</span> TrueReg,</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;                                <span class="keywordtype">unsigned</span> FalseReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>();</div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC = *MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(DstReg);</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Cond.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 1 &amp;&amp; <span class="stringliteral">&quot;Invalid Cond array&quot;</span>);</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;  <span class="keywordtype">unsigned</span> Opc = <a class="code" href="namespacellvm_1_1X86.html#ac8a693a45afc9781cf2dcb482cba5781">X86::getCMovOpcode</a>(TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(RC) / 8,</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;                                    <span class="keyword">false</span> <span class="comment">/*HasMemoryOperand*/</span>);</div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opc), DstReg)</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FalseReg)</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TrueReg)</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Cond[0].getImm());</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;}</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="comment">/// Test if the given register is a physical h register.</span></div><div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#aa612e3445dd582769ddde75a5c392414"> 2884</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#aa612e3445dd582769ddde75a5c392414">isHReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;  <span class="keywordflow">return</span> X86::GR8_ABCD_HRegClass.contains(Reg);</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;}</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;</div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="comment">// Try and copy between VR128/VR64 and GR64 registers.</span></div><div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a86c845e0c20ff3050cc964d56125c3f5"> 2889</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="X86InstrInfo_8cpp.html#a86c845e0c20ff3050cc964d56125c3f5">CopyToFromAsymmetricReg</a>(<span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget) {</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;  <span class="keywordtype">bool</span> HasAVX = Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#ad53602fc659b337387df05d2f8f0aac5">hasAVX</a>();</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;  <span class="keywordtype">bool</span> HasAVX512 = Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a8caa24f675e22c202d5eb8937e54def1">hasAVX512</a>();</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;  <span class="comment">// SrcReg(MaskReg) -&gt; DestReg(GR64)</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;  <span class="comment">// SrcReg(MaskReg) -&gt; DestReg(GR32)</span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;  <span class="comment">// All KMASK RegClasses hold the same k registers, can be tested against anyone.</span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;  <span class="keywordflow">if</span> (X86::VK16RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;    <span class="keywordflow">if</span> (X86::GR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg)) {</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#ae5cfceffd11f580d611580000b5906f0">hasBWI</a>());</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;      <span class="keywordflow">return</span> X86::KMOVQrk;</div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;    }</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;    <span class="keywordflow">if</span> (X86::GR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg))</div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;      <span class="keywordflow">return</span> Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#ae5cfceffd11f580d611580000b5906f0">hasBWI</a>() ? X86::KMOVDrk : X86::KMOVWrk;</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;  }</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;  <span class="comment">// SrcReg(GR64) -&gt; DestReg(MaskReg)</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;  <span class="comment">// SrcReg(GR32) -&gt; DestReg(MaskReg)</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;  <span class="comment">// All KMASK RegClasses hold the same k registers, can be tested against anyone.</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;  <span class="keywordflow">if</span> (X86::VK16RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg)) {</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;    <span class="keywordflow">if</span> (X86::GR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#ae5cfceffd11f580d611580000b5906f0">hasBWI</a>());</div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;      <span class="keywordflow">return</span> X86::KMOVQkr;</div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;    }</div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;    <span class="keywordflow">if</span> (X86::GR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))</div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;      <span class="keywordflow">return</span> Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#ae5cfceffd11f580d611580000b5906f0">hasBWI</a>() ? X86::KMOVDkr : X86::KMOVWkr;</div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;  }</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;</div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;  <span class="comment">// SrcReg(VR128) -&gt; DestReg(GR64)</span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;  <span class="comment">// SrcReg(VR64)  -&gt; DestReg(GR64)</span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;  <span class="comment">// SrcReg(GR64)  -&gt; DestReg(VR128)</span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;  <span class="comment">// SrcReg(GR64)  -&gt; DestReg(VR64)</span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;  <span class="keywordflow">if</span> (X86::GR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg)) {</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;    <span class="keywordflow">if</span> (X86::VR128XRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;      <span class="comment">// Copy from a VR128 register to a GR64 register.</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;      <span class="keywordflow">return</span> HasAVX512 ? X86::VMOVPQIto64Zrr :</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;             HasAVX    ? X86::VMOVPQIto64rr  :</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;                         X86::MOVPQIto64rr;</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;    <span class="keywordflow">if</span> (X86::VR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))</div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;      <span class="comment">// Copy from a VR64 register to a GR64 register.</span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;      <span class="keywordflow">return</span> X86::MMX_MOVD64from64rr;</div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (X86::GR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;    <span class="comment">// Copy from a GR64 register to a VR128 register.</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;    <span class="keywordflow">if</span> (X86::VR128XRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg))</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;      <span class="keywordflow">return</span> HasAVX512 ? X86::VMOV64toPQIZrr :</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;             HasAVX    ? X86::VMOV64toPQIrr  :</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;                         X86::MOV64toPQIrr;</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;    <span class="comment">// Copy from a GR64 register to a VR64 register.</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;    <span class="keywordflow">if</span> (X86::VR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg))</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;      <span class="keywordflow">return</span> X86::MMX_MOVD64to64rr;</div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;  }</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;  <span class="comment">// SrcReg(VR128) -&gt; DestReg(GR32)</span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;  <span class="comment">// SrcReg(GR32)  -&gt; DestReg(VR128)</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;</div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;  <span class="keywordflow">if</span> (X86::GR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;      X86::VR128XRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;    <span class="comment">// Copy from a VR128 register to a GR32 register.</span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;    <span class="keywordflow">return</span> HasAVX512 ? X86::VMOVPDI2DIZrr :</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;           HasAVX    ? X86::VMOVPDI2DIrr  :</div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;                       X86::MOVPDI2DIrr;</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;  <span class="keywordflow">if</span> (X86::VR128XRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;      X86::GR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;    <span class="comment">// Copy from a VR128 register to a VR128 register.</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;    <span class="keywordflow">return</span> HasAVX512 ? X86::VMOVDI2PDIZrr :</div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;           HasAVX    ? X86::VMOVDI2PDIrr  :</div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;                       X86::MOVDI2PDIrr;</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;}</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;</div><div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a0a2f7f58e13ef845dec03afe1e85e64d"> 2965</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a0a2f7f58e13ef845dec03afe1e85e64d">X86InstrInfo::copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;                               <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg,</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;                               <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> KillSrc)<span class="keyword"> const </span>{</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;  <span class="comment">// First deal with the normal symmetric copies.</span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;  <span class="keywordtype">bool</span> HasAVX = Subtarget.hasAVX();</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;  <span class="keywordtype">bool</span> HasVLX = Subtarget.hasVLX();</div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;  <span class="keywordflow">if</span> (X86::GR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;    Opc = X86::MOV64rr;</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (X86::GR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;    Opc = X86::MOV32rr;</div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (X86::GR16RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;    Opc = X86::MOV16rr;</div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (X86::GR8RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg)) {</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;    <span class="comment">// Copying to or from a physical H register on x86-64 requires a NOREX</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;    <span class="comment">// move.  Otherwise use a normal move.</span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="X86InstrInfo_8cpp.html#aa612e3445dd582769ddde75a5c392414">isHReg</a>(DestReg) || <a class="code" href="X86InstrInfo_8cpp.html#aa612e3445dd582769ddde75a5c392414">isHReg</a>(SrcReg)) &amp;&amp;</div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;        Subtarget.is64Bit()) {</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;      Opc = X86::MOV8rr_NOREX;</div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;      <span class="comment">// Both operands must be encodable without an REX prefix.</span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(X86::GR8_NOREXRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg, DestReg) &amp;&amp;</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;             <span class="stringliteral">&quot;8-bit H register can not be copied outside GR8_NOREX&quot;</span>);</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;      Opc = X86::MOV8rr;</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;  }</div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (X86::VR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;    Opc = X86::MMX_MOVQ64rr;</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (X86::VR128XRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg)) {</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;    <span class="keywordflow">if</span> (HasVLX)</div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;      Opc = X86::VMOVAPSZ128rr;</div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (X86::VR128RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;      Opc = HasAVX ? X86::VMOVAPSrr : X86::MOVAPSrr;</div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;      <span class="comment">// If this an extended register and we don&#39;t have VLX we need to use a</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;      <span class="comment">// 512-bit move.</span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;      Opc = X86::VMOVAPSZrr;</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a>();</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;      DestReg = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">getMatchingSuperReg</a>(DestReg, X86::sub_xmm,</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;                                         &amp;X86::VR512RegClass);</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;      SrcReg = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">getMatchingSuperReg</a>(SrcReg, X86::sub_xmm,</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;                                        &amp;X86::VR512RegClass);</div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;    }</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (X86::VR256XRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg)) {</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;    <span class="keywordflow">if</span> (HasVLX)</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;      Opc = X86::VMOVAPSZ256rr;</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (X86::VR256RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;      Opc = X86::VMOVAPSYrr;</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;      <span class="comment">// If this an extended register and we don&#39;t have VLX we need to use a</span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;      <span class="comment">// 512-bit move.</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;      Opc = X86::VMOVAPSZrr;</div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a>();</div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;      DestReg = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">getMatchingSuperReg</a>(DestReg, X86::sub_ymm,</div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;                                         &amp;X86::VR512RegClass);</div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;      SrcReg = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">getMatchingSuperReg</a>(SrcReg, X86::sub_ymm,</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;                                        &amp;X86::VR512RegClass);</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;    }</div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (X86::VR512RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;    Opc = X86::VMOVAPSZrr;</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;  <span class="comment">// All KMASK RegClasses hold the same k registers, can be tested against anyone.</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (X86::VK16RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;    Opc = Subtarget.hasBWI() ? X86::KMOVQkk : X86::KMOVWkk;</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;  <span class="keywordflow">if</span> (!Opc)</div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;    Opc = <a class="code" href="X86InstrInfo_8cpp.html#a86c845e0c20ff3050cc964d56125c3f5">CopyToFromAsymmetricReg</a>(DestReg, SrcReg, Subtarget);</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;  <span class="keywordflow">if</span> (Opc) {</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(Opc), DestReg)</div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;  }</div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;  <span class="keywordflow">if</span> (SrcReg == X86::EFLAGS || DestReg == X86::EFLAGS) {</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;    <span class="comment">// FIXME: We use a fatal error here because historically LLVM has tried</span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;    <span class="comment">// lower some of these physreg copies and we want to ensure we get</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;    <span class="comment">// reasonable bug reports if someone encounters a case no other testing</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;    <span class="comment">// found. This path should be removed after the LLVM 7 release.</span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Unable to copy EFLAGS physical register!&quot;</span>);</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;  }</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;</div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Cannot copy &quot;</span> &lt;&lt; RI.getName(SrcReg) &lt;&lt; <span class="stringliteral">&quot; to &quot;</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;                    &lt;&lt; RI.getName(DestReg) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;  <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Cannot emit physreg copy instruction&quot;</span>);</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;}</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;</div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<a class="code" href="classllvm_1_1Optional.html">Optional&lt;DestSourcePair&gt;</a></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a053f70c6f37604da3536209e2b86a05c"> 3051</a></span>&#160;<a class="code" href="classllvm_1_1X86InstrInfo.html#a053f70c6f37604da3536209e2b86a05c">X86InstrInfo::isCopyInstrImpl</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a9a1c2054afa973564e0c2dd7fc5d2382">isMoveReg</a>())</div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a>{MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)};</div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;}</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;</div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a99d86287e15091756e5c76ad041daaf9"> 3057</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="X86InstrInfo_8cpp.html#a99d86287e15091756e5c76ad041daaf9">getLoadStoreRegOpcode</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;                                      <span class="keywordtype">bool</span> isStackAligned,</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;STI,</div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;                                      <span class="keywordtype">bool</span> load) {</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;  <span class="keywordtype">bool</span> HasAVX = STI.<a class="code" href="classllvm_1_1X86Subtarget.html#ad53602fc659b337387df05d2f8f0aac5">hasAVX</a>();</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;  <span class="keywordtype">bool</span> HasAVX512 = STI.<a class="code" href="classllvm_1_1X86Subtarget.html#a8caa24f675e22c202d5eb8937e54def1">hasAVX512</a>();</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;  <span class="keywordtype">bool</span> HasVLX = STI.<a class="code" href="classllvm_1_1X86Subtarget.html#a0e4f70f282c8a4e3c76d398cdfd4aebf">hasVLX</a>();</div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;</div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;  <span class="keywordflow">switch</span> (STI.<a class="code" href="classllvm_1_1X86Subtarget.html#a041a75fdb93d865fe4deba6aaaa49067">getRegisterInfo</a>()-&gt;getSpillSize(*RC)) {</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown spill size&quot;</span>);</div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(X86::GR8RegClass.hasSubClassEq(RC) &amp;&amp; <span class="stringliteral">&quot;Unknown 1-byte regclass&quot;</span>);</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;    <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1X86Subtarget.html#a585e2c88cc5436a4b5230fa451eb0fd6">is64Bit</a>())</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;      <span class="comment">// Copying to or from a physical H register on x86-64 requires a NOREX</span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;      <span class="comment">// move.  Otherwise use a normal move.</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86InstrInfo_8cpp.html#aa612e3445dd582769ddde75a5c392414">isHReg</a>(Reg) || X86::GR8_ABCD_HRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;        <span class="keywordflow">return</span> load ? X86::MOV8rm_NOREX : X86::MOV8mr_NOREX;</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;    <span class="keywordflow">return</span> load ? X86::MOV8rm : X86::MOV8mr;</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;    <span class="keywordflow">if</span> (X86::VK16RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;      <span class="keywordflow">return</span> load ? X86::KMOVWkm : X86::KMOVWmk;</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(X86::GR16RegClass.hasSubClassEq(RC) &amp;&amp; <span class="stringliteral">&quot;Unknown 2-byte regclass&quot;</span>);</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;    <span class="keywordflow">return</span> load ? X86::MOV16rm : X86::MOV16mr;</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;    <span class="keywordflow">if</span> (X86::GR32RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;      <span class="keywordflow">return</span> load ? X86::MOV32rm : X86::MOV32mr;</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;    <span class="keywordflow">if</span> (X86::FR32XRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;      <span class="keywordflow">return</span> load ?</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;        (HasAVX512 ? X86::VMOVSSZrm_alt :</div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;         HasAVX    ? X86::VMOVSSrm_alt :</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;                     X86::MOVSSrm_alt) :</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;        (HasAVX512 ? X86::VMOVSSZmr :</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;         HasAVX    ? X86::VMOVSSmr :</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;                     X86::MOVSSmr);</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;    <span class="keywordflow">if</span> (X86::RFP32RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;      <span class="keywordflow">return</span> load ? X86::LD_Fp32m : X86::ST_Fp32m;</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;    <span class="keywordflow">if</span> (X86::VK32RegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(STI.<a class="code" href="classllvm_1_1X86Subtarget.html#ae5cfceffd11f580d611580000b5906f0">hasBWI</a>() &amp;&amp; <span class="stringliteral">&quot;KMOVD requires BWI&quot;</span>);</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;      <span class="keywordflow">return</span> load ? X86::KMOVDkm : X86::KMOVDmk;</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;    }</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;    <span class="comment">// All of these mask pair classes have the same spill size, the same kind</span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;    <span class="comment">// of kmov instructions can be used with all of them.</span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;    <span class="keywordflow">if</span> (X86::VK1PAIRRegClass.hasSubClassEq(RC) ||</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;        X86::VK2PAIRRegClass.hasSubClassEq(RC) ||</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;        X86::VK4PAIRRegClass.hasSubClassEq(RC) ||</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;        X86::VK8PAIRRegClass.hasSubClassEq(RC) ||</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;        X86::VK16PAIRRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;      <span class="keywordflow">return</span> load ? X86::MASKPAIR16LOAD : X86::MASKPAIR16STORE;</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown 4-byte regclass&quot;</span>);</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;    <span class="keywordflow">if</span> (X86::GR64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;      <span class="keywordflow">return</span> load ? X86::MOV64rm : X86::MOV64mr;</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;    <span class="keywordflow">if</span> (X86::FR64XRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;      <span class="keywordflow">return</span> load ?</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;        (HasAVX512 ? X86::VMOVSDZrm_alt :</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;         HasAVX    ? X86::VMOVSDrm_alt :</div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;                     X86::MOVSDrm_alt) :</div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;        (HasAVX512 ? X86::VMOVSDZmr :</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;         HasAVX    ? X86::VMOVSDmr :</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;                     X86::MOVSDmr);</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;    <span class="keywordflow">if</span> (X86::VR64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;      <span class="keywordflow">return</span> load ? X86::MMX_MOVQ64rm : X86::MMX_MOVQ64mr;</div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;    <span class="keywordflow">if</span> (X86::RFP64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;      <span class="keywordflow">return</span> load ? X86::LD_Fp64m : X86::ST_Fp64m;</div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;    <span class="keywordflow">if</span> (X86::VK64RegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(STI.<a class="code" href="classllvm_1_1X86Subtarget.html#ae5cfceffd11f580d611580000b5906f0">hasBWI</a>() &amp;&amp; <span class="stringliteral">&quot;KMOVQ requires BWI&quot;</span>);</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;      <span class="keywordflow">return</span> load ? X86::KMOVQkm : X86::KMOVQmk;</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;    }</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown 8-byte regclass&quot;</span>);</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;  <span class="keywordflow">case</span> 10:</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(X86::RFP80RegClass.hasSubClassEq(RC) &amp;&amp; <span class="stringliteral">&quot;Unknown 10-byte regclass&quot;</span>);</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;    <span class="keywordflow">return</span> load ? X86::LD_Fp80m : X86::ST_FpP80m;</div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;  <span class="keywordflow">case</span> 16: {</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;    <span class="keywordflow">if</span> (X86::VR128XRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;      <span class="comment">// If stack is realigned we can use aligned stores.</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;      <span class="keywordflow">if</span> (isStackAligned)</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;        <span class="keywordflow">return</span> load ?</div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;          (HasVLX    ? X86::VMOVAPSZ128rm :</div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;           HasAVX512 ? X86::VMOVAPSZ128rm_NOVLX :</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;           HasAVX    ? X86::VMOVAPSrm :</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;                       X86::MOVAPSrm):</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;          (HasVLX    ? X86::VMOVAPSZ128mr :</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;           HasAVX512 ? X86::VMOVAPSZ128mr_NOVLX :</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;           HasAVX    ? X86::VMOVAPSmr :</div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;                       X86::MOVAPSmr);</div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;        <span class="keywordflow">return</span> load ?</div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;          (HasVLX    ? X86::VMOVUPSZ128rm :</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;           HasAVX512 ? X86::VMOVUPSZ128rm_NOVLX :</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;           HasAVX    ? X86::VMOVUPSrm :</div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;                       X86::MOVUPSrm):</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;          (HasVLX    ? X86::VMOVUPSZ128mr :</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;           HasAVX512 ? X86::VMOVUPSZ128mr_NOVLX :</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;           HasAVX    ? X86::VMOVUPSmr :</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;                       X86::MOVUPSmr);</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;    }</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;    <span class="keywordflow">if</span> (X86::BNDRRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;      <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1X86Subtarget.html#a585e2c88cc5436a4b5230fa451eb0fd6">is64Bit</a>())</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;        <span class="keywordflow">return</span> load ? X86::BNDMOV64rm : X86::BNDMOV64mr;</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;        <span class="keywordflow">return</span> load ? X86::BNDMOV32rm : X86::BNDMOV32mr;</div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;    }</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown 16-byte regclass&quot;</span>);</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;  }</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(X86::VR256XRegClass.hasSubClassEq(RC) &amp;&amp; <span class="stringliteral">&quot;Unknown 32-byte regclass&quot;</span>);</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;    <span class="comment">// If stack is realigned we can use aligned stores.</span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;    <span class="keywordflow">if</span> (isStackAligned)</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;      <span class="keywordflow">return</span> load ?</div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;        (HasVLX    ? X86::VMOVAPSZ256rm :</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;         HasAVX512 ? X86::VMOVAPSZ256rm_NOVLX :</div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;                     X86::VMOVAPSYrm) :</div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;        (HasVLX    ? X86::VMOVAPSZ256mr :</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;         HasAVX512 ? X86::VMOVAPSZ256mr_NOVLX :</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;                     X86::VMOVAPSYmr);</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;      <span class="keywordflow">return</span> load ?</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;        (HasVLX    ? X86::VMOVUPSZ256rm :</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;         HasAVX512 ? X86::VMOVUPSZ256rm_NOVLX :</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;                     X86::VMOVUPSYrm) :</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;        (HasVLX    ? X86::VMOVUPSZ256mr :</div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;         HasAVX512 ? X86::VMOVUPSZ256mr_NOVLX :</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;                     X86::VMOVUPSYmr);</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(X86::VR512RegClass.hasSubClassEq(RC) &amp;&amp; <span class="stringliteral">&quot;Unknown 64-byte regclass&quot;</span>);</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(STI.<a class="code" href="classllvm_1_1X86Subtarget.html#a8caa24f675e22c202d5eb8937e54def1">hasAVX512</a>() &amp;&amp; <span class="stringliteral">&quot;Using 512-bit register requires AVX512&quot;</span>);</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;    <span class="keywordflow">if</span> (isStackAligned)</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;      <span class="keywordflow">return</span> load ? X86::VMOVAPSZrm : X86::VMOVAPSZmr;</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;      <span class="keywordflow">return</span> load ? X86::VMOVUPSZrm : X86::VMOVUPSZmr;</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;  }</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;}</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;</div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a81de9aa238b39fecfda4787223e08631"> 3192</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a81de9aa238b39fecfda4787223e08631">X86InstrInfo::getMemOperandWithOffset</a>(</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MemOp, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp, int64_t &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MemOp.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;  <span class="keywordtype">int</span> MemRefBegin = <a class="code" href="namespacellvm_1_1X86II.html#ad571a5a542b484586224d3a8df631646">X86II::getMemoryOperandNo</a>(Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>);</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;  <span class="keywordflow">if</span> (MemRefBegin &lt; 0)</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;  MemRefBegin += <a class="code" href="namespacellvm_1_1X86II.html#af0baab1b1dfea49cbffeb8727aebd429">X86II::getOperandBias</a>(Desc);</div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;  BaseOp = &amp;MemOp.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MemRefBegin + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;  <span class="keywordflow">if</span> (!BaseOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) <span class="comment">// Can be an MO_FrameIndex</span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;  <span class="keywordflow">if</span> (MemOp.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MemRefBegin + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa353f20f0404222671129b3d31f7ffc7b">X86::AddrScaleAmt</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 1)</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;  <span class="keywordflow">if</span> (MemOp.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MemRefBegin + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() !=</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;      X86::NoRegister)</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;DispMO = MemOp.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MemRefBegin + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>);</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;</div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;  <span class="comment">// Displacement can be symbolic</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;  <span class="keywordflow">if</span> (!DispMO.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;  Offset = DispMO.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;  <span class="keywordflow">if</span> (!BaseOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;}</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;</div><div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a21a2420f203d397dc05bb05a7f226218"> 3227</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="X86InstrInfo_8cpp.html#a21a2420f203d397dc05bb05a7f226218">getStoreRegOpcode</a>(<span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;                                  <span class="keywordtype">bool</span> isStackAligned,</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;STI) {</div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#a99d86287e15091756e5c76ad041daaf9">getLoadStoreRegOpcode</a>(SrcReg, RC, isStackAligned, STI, <span class="keyword">false</span>);</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;}</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;</div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a4904bc6c8c115d60693fba83092530bf"> 3235</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="X86InstrInfo_8cpp.html#a4904bc6c8c115d60693fba83092530bf">getLoadRegOpcode</a>(<span class="keywordtype">unsigned</span> DestReg,</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;                                 <span class="keywordtype">bool</span> isStackAligned,</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;STI) {</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#a99d86287e15091756e5c76ad041daaf9">getLoadStoreRegOpcode</a>(DestReg, RC, isStackAligned, STI, <span class="keyword">true</span>);</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;}</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;</div><div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a9dd118773db4c3ae8f680afe955ec3cc"> 3242</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a9dd118773db4c3ae8f680afe955ec3cc">X86InstrInfo::storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;                                       <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;                                       <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FrameIdx,</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FrameIdx) &gt;= TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a>(*RC) &amp;&amp;</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;         <span class="stringliteral">&quot;Stack slot too small for store&quot;</span>);</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;  <span class="keywordtype">unsigned</span> Alignment = std::max&lt;uint32_t&gt;(TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a>(*RC), 16);</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a25f1d7ccf87af8d87fcb950f7ed758b5">isAligned</a> =</div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;      (Subtarget.getFrameLowering()-&gt;getStackAlignment() &gt;= Alignment) ||</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;      RI.canRealignStack(MF);</div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;  <span class="keywordtype">unsigned</span> Opc = <a class="code" href="X86InstrInfo_8cpp.html#a21a2420f203d397dc05bb05a7f226218">getStoreRegOpcode</a>(SrcReg, RC, isAligned, Subtarget);</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;  <a class="code" href="namespacellvm.html#ad73248c76f67b663abacff7aff17fd2c">addFrameReference</a>(<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(Opc)), FrameIdx)</div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill));</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;}</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;</div><div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a630026d03cddcfe75d74e19372b870db"> 3259</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a630026d03cddcfe75d74e19372b870db">X86InstrInfo::loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;                                        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;                                        <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FrameIdx,</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;  <span class="keywordtype">unsigned</span> Alignment = std::max&lt;uint32_t&gt;(TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a>(*RC), 16);</div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a25f1d7ccf87af8d87fcb950f7ed758b5">isAligned</a> =</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;      (Subtarget.getFrameLowering()-&gt;getStackAlignment() &gt;= Alignment) ||</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;      RI.canRealignStack(MF);</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;  <span class="keywordtype">unsigned</span> Opc = <a class="code" href="X86InstrInfo_8cpp.html#a4904bc6c8c115d60693fba83092530bf">getLoadRegOpcode</a>(DestReg, RC, isAligned, Subtarget);</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;  <a class="code" href="namespacellvm.html#ad73248c76f67b663abacff7aff17fd2c">addFrameReference</a>(<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(Opc), DestReg), FrameIdx);</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;}</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;</div><div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a5055f07fe26326947b497cf96f51a6b7"> 3273</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a5055f07fe26326947b497cf96f51a6b7">X86InstrInfo::analyzeCompare</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;                                  <span class="keywordtype">unsigned</span> &amp;SrcReg2, <span class="keywordtype">int</span> &amp;CmpMask,</div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;                                  <span class="keywordtype">int</span> &amp;CmpValue)<span class="keyword"> const </span>{</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;  <span class="keywordflow">case</span> X86::CMP64ri32:</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;  <span class="keywordflow">case</span> X86::CMP64ri8:</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;  <span class="keywordflow">case</span> X86::CMP32ri:</div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;  <span class="keywordflow">case</span> X86::CMP32ri8:</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;  <span class="keywordflow">case</span> X86::CMP16ri:</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;  <span class="keywordflow">case</span> X86::CMP16ri8:</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;  <span class="keywordflow">case</span> X86::CMP8ri:</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;    SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;    SrcReg2 = 0;</div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;      CmpMask = ~0;</div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;      CmpValue = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;      CmpMask = CmpValue = 0;</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;    }</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;  <span class="comment">// A SUB can be used to perform comparison.</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;  <span class="keywordflow">case</span> X86::SUB64rm:</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;  <span class="keywordflow">case</span> X86::SUB32rm:</div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;  <span class="keywordflow">case</span> X86::SUB16rm:</div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;  <span class="keywordflow">case</span> X86::SUB8rm:</div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;    SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;    SrcReg2 = 0;</div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;    CmpMask = 0;</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;    CmpValue = 0;</div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;  <span class="keywordflow">case</span> X86::SUB64rr:</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;  <span class="keywordflow">case</span> X86::SUB32rr:</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;  <span class="keywordflow">case</span> X86::SUB16rr:</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;  <span class="keywordflow">case</span> X86::SUB8rr:</div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;    SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;    SrcReg2 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;    CmpMask = 0;</div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;    CmpValue = 0;</div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;  <span class="keywordflow">case</span> X86::SUB64ri32:</div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;  <span class="keywordflow">case</span> X86::SUB64ri8:</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;  <span class="keywordflow">case</span> X86::SUB32ri:</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;  <span class="keywordflow">case</span> X86::SUB32ri8:</div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;  <span class="keywordflow">case</span> X86::SUB16ri:</div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;  <span class="keywordflow">case</span> X86::SUB16ri8:</div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;  <span class="keywordflow">case</span> X86::SUB8ri:</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;    SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;    SrcReg2 = 0;</div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;      CmpMask = ~0;</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;      CmpValue = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;      CmpMask = CmpValue = 0;</div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;    }</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;  <span class="keywordflow">case</span> X86::CMP64rr:</div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;  <span class="keywordflow">case</span> X86::CMP32rr:</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;  <span class="keywordflow">case</span> X86::CMP16rr:</div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;  <span class="keywordflow">case</span> X86::CMP8rr:</div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;    SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;    SrcReg2 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;    CmpMask = 0;</div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;    CmpValue = 0;</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;  <span class="keywordflow">case</span> X86::TEST8rr:</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;  <span class="keywordflow">case</span> X86::TEST16rr:</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;  <span class="keywordflow">case</span> X86::TEST32rr:</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;  <span class="keywordflow">case</span> X86::TEST64rr:</div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;    SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != SrcReg)</div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;    <span class="comment">// Compare against zero.</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;    SrcReg2 = 0;</div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;    CmpMask = ~0;</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;    CmpValue = 0;</div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;  }</div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;}</div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="comment">/// Check whether the first instruction, whose only</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment">/// purpose is to update flags, can be made redundant.</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="comment">/// CMPrr can be made redundant by SUBrr if the operands are the same.</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="comment">/// This function can be extended later on.</span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="comment">/// SrcReg, SrcRegs: register operands for FlagI.</span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="comment">/// ImmValue: immediate for FlagI if it takes an immediate.</span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#ad5a357cf01f28a03938ad81fe4e90b54"> 3360</a></span>&#160;<span class="comment"></span><span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#ad5a357cf01f28a03938ad81fe4e90b54">isRedundantFlagInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;FlagI,</div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;                                        <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">unsigned</span> SrcReg2,</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;                                        <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba372e5bf78ae924c43fcba961e1ebedb8">ImmMask</a>, <span class="keywordtype">int</span> ImmValue,</div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OI) {</div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;  <span class="keywordflow">if</span> (((FlagI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::CMP64rr &amp;&amp; OI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::SUB64rr) ||</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;       (FlagI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::CMP32rr &amp;&amp; OI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::SUB32rr) ||</div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;       (FlagI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::CMP16rr &amp;&amp; OI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::SUB16rr) ||</div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;       (FlagI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::CMP8rr &amp;&amp; OI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::SUB8rr)) &amp;&amp;</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;      ((OI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == SrcReg &amp;&amp;</div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;        OI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == SrcReg2) ||</div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;       (OI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == SrcReg2 &amp;&amp;</div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;        OI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == SrcReg)))</div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;</div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;  <span class="keywordflow">if</span> (ImmMask != 0 &amp;&amp;</div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;      ((FlagI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::CMP64ri32 &amp;&amp;</div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;        OI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::SUB64ri32) ||</div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;       (FlagI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::CMP64ri8 &amp;&amp;</div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;        OI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::SUB64ri8) ||</div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;       (FlagI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::CMP32ri &amp;&amp; OI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::SUB32ri) ||</div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;       (FlagI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::CMP32ri8 &amp;&amp;</div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;        OI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::SUB32ri8) ||</div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;       (FlagI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::CMP16ri &amp;&amp; OI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::SUB16ri) ||</div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;       (FlagI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::CMP16ri8 &amp;&amp;</div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;        OI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::SUB16ri8) ||</div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;       (FlagI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::CMP8ri &amp;&amp; OI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::SUB8ri)) &amp;&amp;</div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;      OI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == SrcReg &amp;&amp;</div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;      OI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == ImmValue)</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;}</div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="comment">/// Check whether the definition can be converted</span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="comment">/// to remove a comparison against zero.</span></div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a817bd5974ff30b055904b472012c20b1"> 3394</a></span>&#160;<span class="comment"></span><span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#a817bd5974ff30b055904b472012c20b1">isDefConvertible</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">bool</span> &amp;NoSignFlag) {</div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;  NoSignFlag = <span class="keyword">false</span>;</div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;</div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;  <span class="comment">// The shift instructions only modify ZF if their shift count is non-zero.</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;  <span class="comment">// N.B.: The processor truncates the shift count depending on the encoding.</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;  <span class="keywordflow">case</span> X86::SAR8ri:    <span class="keywordflow">case</span> X86::SAR16ri:  <span class="keywordflow">case</span> X86::SAR32ri:<span class="keywordflow">case</span> X86::SAR64ri:</div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;  <span class="keywordflow">case</span> X86::SHR8ri:    <span class="keywordflow">case</span> X86::SHR16ri:  <span class="keywordflow">case</span> X86::SHR32ri:<span class="keywordflow">case</span> X86::SHR64ri:</div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;     <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#ae372a7cb5c41995dc7cb976b3d5e9636">getTruncatedShiftCount</a>(MI, 2) != 0;</div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;</div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;  <span class="comment">// Some left shift instructions can be turned into LEA instructions but only</span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;  <span class="comment">// if their flags aren&#39;t used. Avoid transforming such instructions.</span></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;  <span class="keywordflow">case</span> X86::SHL8ri:    <span class="keywordflow">case</span> X86::SHL16ri:  <span class="keywordflow">case</span> X86::SHL32ri:<span class="keywordflow">case</span> X86::SHL64ri:{</div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;    <span class="keywordtype">unsigned</span> ShAmt = <a class="code" href="X86InstrInfo_8cpp.html#ae372a7cb5c41995dc7cb976b3d5e9636">getTruncatedShiftCount</a>(MI, 2);</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86InstrInfo_8cpp.html#a349feaf4bcc809481e099a4b5cbed1e2">isTruncatedShiftCountForLEA</a>(ShAmt)) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;    <span class="keywordflow">return</span> ShAmt != 0;</div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;  }</div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;</div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;  <span class="keywordflow">case</span> X86::SHRD16rri8:<span class="keywordflow">case</span> X86::SHRD32rri8:<span class="keywordflow">case</span> X86::SHRD64rri8:</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;  <span class="keywordflow">case</span> X86::SHLD16rri8:<span class="keywordflow">case</span> X86::SHLD32rri8:<span class="keywordflow">case</span> X86::SHLD64rri8:</div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;     <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#ae372a7cb5c41995dc7cb976b3d5e9636">getTruncatedShiftCount</a>(MI, 3) != 0;</div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;</div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;  <span class="keywordflow">case</span> X86::SUB64ri32: <span class="keywordflow">case</span> X86::SUB64ri8: <span class="keywordflow">case</span> X86::SUB32ri:</div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;  <span class="keywordflow">case</span> X86::SUB32ri8:  <span class="keywordflow">case</span> X86::SUB16ri:  <span class="keywordflow">case</span> X86::SUB16ri8:</div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;  <span class="keywordflow">case</span> X86::SUB8ri:    <span class="keywordflow">case</span> X86::SUB64rr:  <span class="keywordflow">case</span> X86::SUB32rr:</div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;  <span class="keywordflow">case</span> X86::SUB16rr:   <span class="keywordflow">case</span> X86::SUB8rr:   <span class="keywordflow">case</span> X86::SUB64rm:</div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;  <span class="keywordflow">case</span> X86::SUB32rm:   <span class="keywordflow">case</span> X86::SUB16rm:  <span class="keywordflow">case</span> X86::SUB8rm:</div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;  <span class="keywordflow">case</span> X86::DEC64r:    <span class="keywordflow">case</span> X86::DEC32r:   <span class="keywordflow">case</span> X86::DEC16r: <span class="keywordflow">case</span> X86::DEC8r:</div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;  <span class="keywordflow">case</span> X86::ADD64ri32: <span class="keywordflow">case</span> X86::ADD64ri8: <span class="keywordflow">case</span> X86::ADD32ri:</div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;  <span class="keywordflow">case</span> X86::ADD32ri8:  <span class="keywordflow">case</span> X86::ADD16ri:  <span class="keywordflow">case</span> X86::ADD16ri8:</div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;  <span class="keywordflow">case</span> X86::ADD8ri:    <span class="keywordflow">case</span> X86::ADD64rr:  <span class="keywordflow">case</span> X86::ADD32rr:</div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;  <span class="keywordflow">case</span> X86::ADD16rr:   <span class="keywordflow">case</span> X86::ADD8rr:   <span class="keywordflow">case</span> X86::ADD64rm:</div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;  <span class="keywordflow">case</span> X86::ADD32rm:   <span class="keywordflow">case</span> X86::ADD16rm:  <span class="keywordflow">case</span> X86::ADD8rm:</div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;  <span class="keywordflow">case</span> X86::INC64r:    <span class="keywordflow">case</span> X86::INC32r:   <span class="keywordflow">case</span> X86::INC16r: <span class="keywordflow">case</span> X86::INC8r:</div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;  <span class="keywordflow">case</span> X86::AND64ri32: <span class="keywordflow">case</span> X86::AND64ri8: <span class="keywordflow">case</span> X86::AND32ri:</div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;  <span class="keywordflow">case</span> X86::AND32ri8:  <span class="keywordflow">case</span> X86::AND16ri:  <span class="keywordflow">case</span> X86::AND16ri8:</div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;  <span class="keywordflow">case</span> X86::AND8ri:    <span class="keywordflow">case</span> X86::AND64rr:  <span class="keywordflow">case</span> X86::AND32rr:</div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;  <span class="keywordflow">case</span> X86::AND16rr:   <span class="keywordflow">case</span> X86::AND8rr:   <span class="keywordflow">case</span> X86::AND64rm:</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;  <span class="keywordflow">case</span> X86::AND32rm:   <span class="keywordflow">case</span> X86::AND16rm:  <span class="keywordflow">case</span> X86::AND8rm:</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;  <span class="keywordflow">case</span> X86::XOR64ri32: <span class="keywordflow">case</span> X86::XOR64ri8: <span class="keywordflow">case</span> X86::XOR32ri:</div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;  <span class="keywordflow">case</span> X86::XOR32ri8:  <span class="keywordflow">case</span> X86::XOR16ri:  <span class="keywordflow">case</span> X86::XOR16ri8:</div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;  <span class="keywordflow">case</span> X86::XOR8ri:    <span class="keywordflow">case</span> X86::XOR64rr:  <span class="keywordflow">case</span> X86::XOR32rr:</div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;  <span class="keywordflow">case</span> X86::XOR16rr:   <span class="keywordflow">case</span> X86::XOR8rr:   <span class="keywordflow">case</span> X86::XOR64rm:</div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;  <span class="keywordflow">case</span> X86::XOR32rm:   <span class="keywordflow">case</span> X86::XOR16rm:  <span class="keywordflow">case</span> X86::XOR8rm:</div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;  <span class="keywordflow">case</span> X86::OR64ri32:  <span class="keywordflow">case</span> X86::OR64ri8:  <span class="keywordflow">case</span> X86::OR32ri:</div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;  <span class="keywordflow">case</span> X86::OR32ri8:   <span class="keywordflow">case</span> X86::OR16ri:   <span class="keywordflow">case</span> X86::OR16ri8:</div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;  <span class="keywordflow">case</span> X86::OR8ri:     <span class="keywordflow">case</span> X86::OR64rr:   <span class="keywordflow">case</span> X86::OR32rr:</div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;  <span class="keywordflow">case</span> X86::OR16rr:    <span class="keywordflow">case</span> X86::OR8rr:    <span class="keywordflow">case</span> X86::OR64rm:</div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;  <span class="keywordflow">case</span> X86::OR32rm:    <span class="keywordflow">case</span> X86::OR16rm:   <span class="keywordflow">case</span> X86::OR8rm:</div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;  <span class="keywordflow">case</span> X86::ADC64ri32: <span class="keywordflow">case</span> X86::ADC64ri8: <span class="keywordflow">case</span> X86::ADC32ri:</div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;  <span class="keywordflow">case</span> X86::ADC32ri8:  <span class="keywordflow">case</span> X86::ADC16ri:  <span class="keywordflow">case</span> X86::ADC16ri8:</div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;  <span class="keywordflow">case</span> X86::ADC8ri:    <span class="keywordflow">case</span> X86::ADC64rr:  <span class="keywordflow">case</span> X86::ADC32rr:</div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;  <span class="keywordflow">case</span> X86::ADC16rr:   <span class="keywordflow">case</span> X86::ADC8rr:   <span class="keywordflow">case</span> X86::ADC64rm:</div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;  <span class="keywordflow">case</span> X86::ADC32rm:   <span class="keywordflow">case</span> X86::ADC16rm:  <span class="keywordflow">case</span> X86::ADC8rm:</div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;  <span class="keywordflow">case</span> X86::SBB64ri32: <span class="keywordflow">case</span> X86::SBB64ri8: <span class="keywordflow">case</span> X86::SBB32ri:</div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;  <span class="keywordflow">case</span> X86::SBB32ri8:  <span class="keywordflow">case</span> X86::SBB16ri:  <span class="keywordflow">case</span> X86::SBB16ri8:</div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;  <span class="keywordflow">case</span> X86::SBB8ri:    <span class="keywordflow">case</span> X86::SBB64rr:  <span class="keywordflow">case</span> X86::SBB32rr:</div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;  <span class="keywordflow">case</span> X86::SBB16rr:   <span class="keywordflow">case</span> X86::SBB8rr:   <span class="keywordflow">case</span> X86::SBB64rm:</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;  <span class="keywordflow">case</span> X86::SBB32rm:   <span class="keywordflow">case</span> X86::SBB16rm:  <span class="keywordflow">case</span> X86::SBB8rm:</div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;  <span class="keywordflow">case</span> X86::NEG8r:     <span class="keywordflow">case</span> X86::NEG16r:   <span class="keywordflow">case</span> X86::NEG32r: <span class="keywordflow">case</span> X86::NEG64r:</div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;  <span class="keywordflow">case</span> X86::SAR8r1:    <span class="keywordflow">case</span> X86::SAR16r1:  <span class="keywordflow">case</span> X86::SAR32r1:<span class="keywordflow">case</span> X86::SAR64r1:</div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;  <span class="keywordflow">case</span> X86::SHR8r1:    <span class="keywordflow">case</span> X86::SHR16r1:  <span class="keywordflow">case</span> X86::SHR32r1:<span class="keywordflow">case</span> X86::SHR64r1:</div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;  <span class="keywordflow">case</span> X86::SHL8r1:    <span class="keywordflow">case</span> X86::SHL16r1:  <span class="keywordflow">case</span> X86::SHL32r1:<span class="keywordflow">case</span> X86::SHL64r1:</div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;  <span class="keywordflow">case</span> X86::ANDN32rr:  <span class="keywordflow">case</span> X86::ANDN32rm:</div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;  <span class="keywordflow">case</span> X86::ANDN64rr:  <span class="keywordflow">case</span> X86::ANDN64rm:</div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;  <span class="keywordflow">case</span> X86::BLSI32rr:  <span class="keywordflow">case</span> X86::BLSI32rm:</div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;  <span class="keywordflow">case</span> X86::BLSI64rr:  <span class="keywordflow">case</span> X86::BLSI64rm:</div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;  <span class="keywordflow">case</span> X86::BLSMSK32rr:<span class="keywordflow">case</span> X86::BLSMSK32rm:</div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;  <span class="keywordflow">case</span> X86::BLSMSK64rr:<span class="keywordflow">case</span> X86::BLSMSK64rm:</div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;  <span class="keywordflow">case</span> X86::BLSR32rr:  <span class="keywordflow">case</span> X86::BLSR32rm:</div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;  <span class="keywordflow">case</span> X86::BLSR64rr:  <span class="keywordflow">case</span> X86::BLSR64rm:</div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;  <span class="keywordflow">case</span> X86::BZHI32rr:  <span class="keywordflow">case</span> X86::BZHI32rm:</div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;  <span class="keywordflow">case</span> X86::BZHI64rr:  <span class="keywordflow">case</span> X86::BZHI64rm:</div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT16rr: <span class="keywordflow">case</span> X86::LZCNT16rm:</div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT32rr: <span class="keywordflow">case</span> X86::LZCNT32rm:</div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT64rr: <span class="keywordflow">case</span> X86::LZCNT64rm:</div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT16rr:<span class="keywordflow">case</span> X86::POPCNT16rm:</div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT32rr:<span class="keywordflow">case</span> X86::POPCNT32rm:</div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT64rr:<span class="keywordflow">case</span> X86::POPCNT64rm:</div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT16rr: <span class="keywordflow">case</span> X86::TZCNT16rm:</div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT32rr: <span class="keywordflow">case</span> X86::TZCNT32rm:</div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT64rr: <span class="keywordflow">case</span> X86::TZCNT64rm:</div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;  <span class="keywordflow">case</span> X86::BLCFILL32rr: <span class="keywordflow">case</span> X86::BLCFILL32rm:</div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;  <span class="keywordflow">case</span> X86::BLCFILL64rr: <span class="keywordflow">case</span> X86::BLCFILL64rm:</div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;  <span class="keywordflow">case</span> X86::BLCI32rr:    <span class="keywordflow">case</span> X86::BLCI32rm:</div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;  <span class="keywordflow">case</span> X86::BLCI64rr:    <span class="keywordflow">case</span> X86::BLCI64rm:</div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;  <span class="keywordflow">case</span> X86::BLCIC32rr:   <span class="keywordflow">case</span> X86::BLCIC32rm:</div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;  <span class="keywordflow">case</span> X86::BLCIC64rr:   <span class="keywordflow">case</span> X86::BLCIC64rm:</div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;  <span class="keywordflow">case</span> X86::BLCMSK32rr:  <span class="keywordflow">case</span> X86::BLCMSK32rm:</div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;  <span class="keywordflow">case</span> X86::BLCMSK64rr:  <span class="keywordflow">case</span> X86::BLCMSK64rm:</div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;  <span class="keywordflow">case</span> X86::BLCS32rr:    <span class="keywordflow">case</span> X86::BLCS32rm:</div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;  <span class="keywordflow">case</span> X86::BLCS64rr:    <span class="keywordflow">case</span> X86::BLCS64rm:</div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;  <span class="keywordflow">case</span> X86::BLSFILL32rr: <span class="keywordflow">case</span> X86::BLSFILL32rm:</div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;  <span class="keywordflow">case</span> X86::BLSFILL64rr: <span class="keywordflow">case</span> X86::BLSFILL64rm:</div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;  <span class="keywordflow">case</span> X86::BLSIC32rr:   <span class="keywordflow">case</span> X86::BLSIC32rm:</div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;  <span class="keywordflow">case</span> X86::BLSIC64rr:   <span class="keywordflow">case</span> X86::BLSIC64rm:</div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;  <span class="keywordflow">case</span> X86::T1MSKC32rr:  <span class="keywordflow">case</span> X86::T1MSKC32rm:</div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;  <span class="keywordflow">case</span> X86::T1MSKC64rr:  <span class="keywordflow">case</span> X86::T1MSKC64rm:</div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;  <span class="keywordflow">case</span> X86::TZMSK32rr:   <span class="keywordflow">case</span> X86::TZMSK32rm:</div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;  <span class="keywordflow">case</span> X86::TZMSK64rr:   <span class="keywordflow">case</span> X86::TZMSK64rm:</div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;  <span class="keywordflow">case</span> X86::BEXTR32rr:   <span class="keywordflow">case</span> X86::BEXTR64rr:</div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;  <span class="keywordflow">case</span> X86::BEXTR32rm:   <span class="keywordflow">case</span> X86::BEXTR64rm:</div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;  <span class="keywordflow">case</span> X86::BEXTRI32ri:  <span class="keywordflow">case</span> X86::BEXTRI32mi:</div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;  <span class="keywordflow">case</span> X86::BEXTRI64ri:  <span class="keywordflow">case</span> X86::BEXTRI64mi:</div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;    <span class="comment">// BEXTR doesn&#39;t update the sign flag so we can&#39;t use it.</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;    NoSignFlag = <span class="keyword">true</span>;</div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;  }</div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;}</div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="comment">/// Check whether the use can be converted to remove a comparison against zero.</span></div><div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a5aec9d53fd9df74ba7e6267f36bfd142"> 3508</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> <a class="code" href="X86InstrInfo_8cpp.html#a5aec9d53fd9df74ba7e6267f36bfd142">isUseDefConvertible</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">X86::COND_INVALID</a>;</div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;  <span class="keywordflow">case</span> X86::NEG8r:</div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;  <span class="keywordflow">case</span> X86::NEG16r:</div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;  <span class="keywordflow">case</span> X86::NEG32r:</div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;  <span class="keywordflow">case</span> X86::NEG64r:</div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">X86::COND_AE</a>;</div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT16rr:</div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT32rr:</div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT64rr:</div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">X86::COND_B</a>;</div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT16rr:</div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT32rr:</div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT64rr:</div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1">X86::COND_E</a>;</div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT16rr:</div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT32rr:</div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT64rr:</div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">X86::COND_B</a>;</div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;  <span class="keywordflow">case</span> X86::BSF16rr:</div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;  <span class="keywordflow">case</span> X86::BSF32rr:</div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;  <span class="keywordflow">case</span> X86::BSF64rr:</div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;  <span class="keywordflow">case</span> X86::BSR16rr:</div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;  <span class="keywordflow">case</span> X86::BSR32rr:</div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;  <span class="keywordflow">case</span> X86::BSR64rr:</div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1">X86::COND_E</a>;</div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;  <span class="keywordflow">case</span> X86::BLSI32rr:</div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;  <span class="keywordflow">case</span> X86::BLSI64rr:</div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">X86::COND_AE</a>;</div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;  <span class="keywordflow">case</span> X86::BLSR32rr:</div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;  <span class="keywordflow">case</span> X86::BLSR64rr:</div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;  <span class="keywordflow">case</span> X86::BLSMSK32rr:</div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;  <span class="keywordflow">case</span> X86::BLSMSK64rr:</div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">X86::COND_B</a>;</div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;  <span class="comment">// TODO: TBM instructions.</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;  }</div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;}</div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="comment">/// Check if there exists an earlier instruction that</span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="comment">/// operates on the same source operands and sets flags in the same way as</span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="comment">/// Compare; remove Compare if possible.</span></div><div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a046c2cc3b6b3727154f2a6b4ac8e057b"> 3550</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a046c2cc3b6b3727154f2a6b4ac8e057b">X86InstrInfo::optimizeCompareInstr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;                                        <span class="keywordtype">unsigned</span> SrcReg2, <span class="keywordtype">int</span> CmpMask,</div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;                                        <span class="keywordtype">int</span> CmpValue,</div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;  <span class="comment">// Check whether we can replace SUB with CMP.</span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;  <span class="keywordflow">switch</span> (CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;  <span class="keywordflow">case</span> X86::SUB64ri32:</div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;  <span class="keywordflow">case</span> X86::SUB64ri8:</div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;  <span class="keywordflow">case</span> X86::SUB32ri:</div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;  <span class="keywordflow">case</span> X86::SUB32ri8:</div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;  <span class="keywordflow">case</span> X86::SUB16ri:</div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;  <span class="keywordflow">case</span> X86::SUB16ri8:</div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;  <span class="keywordflow">case</span> X86::SUB8ri:</div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;  <span class="keywordflow">case</span> X86::SUB64rm:</div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;  <span class="keywordflow">case</span> X86::SUB32rm:</div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;  <span class="keywordflow">case</span> X86::SUB16rm:</div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;  <span class="keywordflow">case</span> X86::SUB8rm:</div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;  <span class="keywordflow">case</span> X86::SUB64rr:</div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;  <span class="keywordflow">case</span> X86::SUB32rr:</div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;  <span class="keywordflow">case</span> X86::SUB16rr:</div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;  <span class="keywordflow">case</span> X86::SUB8rr: {</div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;    <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6808b0f3ed9cfc2673de84764c7cb0a6">use_nodbg_empty</a>(CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;    <span class="comment">// There is no use of the destination register, we can replace SUB with CMP.</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;    <span class="keywordtype">unsigned</span> NewOpcode = 0;</div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;    <span class="keywordflow">switch</span> (CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unreachable!&quot;</span>);</div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;    <span class="keywordflow">case</span> X86::SUB64rm:   NewOpcode = X86::CMP64rm;   <span class="keywordflow">break</span>;</div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;    <span class="keywordflow">case</span> X86::SUB32rm:   NewOpcode = X86::CMP32rm;   <span class="keywordflow">break</span>;</div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;    <span class="keywordflow">case</span> X86::SUB16rm:   NewOpcode = X86::CMP16rm;   <span class="keywordflow">break</span>;</div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;    <span class="keywordflow">case</span> X86::SUB8rm:    NewOpcode = X86::CMP8rm;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;    <span class="keywordflow">case</span> X86::SUB64rr:   NewOpcode = X86::CMP64rr;   <span class="keywordflow">break</span>;</div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;    <span class="keywordflow">case</span> X86::SUB32rr:   NewOpcode = X86::CMP32rr;   <span class="keywordflow">break</span>;</div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;    <span class="keywordflow">case</span> X86::SUB16rr:   NewOpcode = X86::CMP16rr;   <span class="keywordflow">break</span>;</div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;    <span class="keywordflow">case</span> X86::SUB8rr:    NewOpcode = X86::CMP8rr;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;    <span class="keywordflow">case</span> X86::SUB64ri32: NewOpcode = X86::CMP64ri32; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;    <span class="keywordflow">case</span> X86::SUB64ri8:  NewOpcode = X86::CMP64ri8;  <span class="keywordflow">break</span>;</div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;    <span class="keywordflow">case</span> X86::SUB32ri:   NewOpcode = X86::CMP32ri;   <span class="keywordflow">break</span>;</div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;    <span class="keywordflow">case</span> X86::SUB32ri8:  NewOpcode = X86::CMP32ri8;  <span class="keywordflow">break</span>;</div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;    <span class="keywordflow">case</span> X86::SUB16ri:   NewOpcode = X86::CMP16ri;   <span class="keywordflow">break</span>;</div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;    <span class="keywordflow">case</span> X86::SUB16ri8:  NewOpcode = X86::CMP16ri8;  <span class="keywordflow">break</span>;</div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;    <span class="keywordflow">case</span> X86::SUB8ri:    NewOpcode = X86::CMP8ri;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;    }</div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;    CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(NewOpcode));</div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;    CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(0);</div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;    <span class="comment">// Fall through to optimize Cmp if Cmp is CMPrr or CMPri.</span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;    <span class="keywordflow">if</span> (NewOpcode == X86::CMP64rm || NewOpcode == X86::CMP32rm ||</div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;        NewOpcode == X86::CMP16rm || NewOpcode == X86::CMP8rm)</div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;  }</div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;  }</div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;</div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;  <span class="comment">// Get the unique definition of SrcReg.</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(SrcReg);</div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;  <span class="keywordflow">if</span> (!MI) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;</div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;  <span class="comment">// CmpInstr is the first instruction of the BB.</span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = CmpInstr, <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;</div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;  <span class="comment">// If we are comparing against zero, check whether we can use MI to update</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;  <span class="comment">// EFLAGS. If MI is not in the same BB as CmpInstr, do not optimize.</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;  <span class="keywordtype">bool</span> IsCmpZero = (CmpMask != 0 &amp;&amp; CmpValue == 0);</div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;  <span class="keywordflow">if</span> (IsCmpZero &amp;&amp; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() != CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>())</div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;</div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;  <span class="comment">// If we have a use of the source register between the def and our compare</span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;  <span class="comment">// instruction we can eliminate the compare iff the use sets EFLAGS in the</span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;  <span class="comment">// right way.</span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;  <span class="keywordtype">bool</span> ShouldUpdateCC = <span class="keyword">false</span>;</div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;  <span class="keywordtype">bool</span> NoSignFlag = <span class="keyword">false</span>;</div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;  <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> NewCC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">X86::COND_INVALID</a>;</div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;  <span class="keywordflow">if</span> (IsCmpZero &amp;&amp; !<a class="code" href="X86InstrInfo_8cpp.html#a817bd5974ff30b055904b472012c20b1">isDefConvertible</a>(*MI, NoSignFlag)) {</div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;    <span class="comment">// Scan forward from the use until we hit the use we&#39;re looking for or the</span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;    <span class="comment">// compare instruction.</span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> J = MI;; ++J) {</div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;      <span class="comment">// Do we have a convertible instruction?</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;      NewCC = <a class="code" href="X86InstrInfo_8cpp.html#a5aec9d53fd9df74ba7e6267f36bfd142">isUseDefConvertible</a>(*J);</div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;      <span class="keywordflow">if</span> (NewCC != <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">X86::COND_INVALID</a> &amp;&amp; J-&gt;getOperand(1).isReg() &amp;&amp;</div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;          J-&gt;getOperand(1).getReg() == SrcReg) {</div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(J-&gt;definesRegister(X86::EFLAGS) &amp;&amp; <span class="stringliteral">&quot;Must be an EFLAGS def!&quot;</span>);</div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;        ShouldUpdateCC = <span class="keyword">true</span>; <span class="comment">// Update CC later on.</span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;        <span class="comment">// This is not a def of SrcReg, but still a def of EFLAGS. Keep going</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;        <span class="comment">// with the new def.</span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;        Def = J;</div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;        MI = &amp;*<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>;</div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;      }</div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;</div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;      <span class="keywordflow">if</span> (J == I)</div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;    }</div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;  }</div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;</div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;  <span class="comment">// We are searching for an earlier instruction that can make CmpInstr</span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;  <span class="comment">// redundant and that instruction will be saved in Sub.</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Sub = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a>();</div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;</div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;  <span class="comment">// We iterate backward, starting from the instruction before CmpInstr and</span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;  <span class="comment">// stop when reaching the definition of a source register or done with the BB.</span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;  <span class="comment">// RI points to the instruction before CmpInstr.</span></div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;  <span class="comment">// If the definition is in this basic block, RE points to the definition;</span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;  <span class="comment">// otherwise, RE is the rend of the basic block.</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::reverse_iterator</a></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;      RI = ++I.<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html#a13dd64c40d9f175e578ade3ef60ea351">getReverse</a>(),</div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;      RE = CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() == MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()</div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;               ? Def.getReverse() <span class="comment">/* points to MI */</span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;               : CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">rend</a>();</div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Movr0Inst = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;  <span class="keywordflow">for</span> (; RI != RE; ++RI) {</div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr = *RI;</div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;    <span class="comment">// Check whether CmpInstr can be made redundant by the current instruction.</span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;    <span class="keywordflow">if</span> (!IsCmpZero &amp;&amp; <a class="code" href="X86InstrInfo_8cpp.html#ad5a357cf01f28a03938ad81fe4e90b54">isRedundantFlagInstr</a>(CmpInstr, SrcReg, SrcReg2, CmpMask,</div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;                                           CmpValue, Instr)) {</div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;      Sub = &amp;Instr;</div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;    }</div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;</div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;    <span class="keywordflow">if</span> (Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">modifiesRegister</a>(X86::EFLAGS, TRI) ||</div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;        Instr.<a class="code" href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">readsRegister</a>(X86::EFLAGS, TRI)) {</div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;      <span class="comment">// This instruction modifies or uses EFLAGS.</span></div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;</div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;      <span class="comment">// MOV32r0 etc. are implemented with xor which clobbers condition code.</span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;      <span class="comment">// They are safe to move up, if the definition to EFLAGS is dead and</span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;      <span class="comment">// earlier instructions do not read or write EFLAGS.</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;      <span class="keywordflow">if</span> (!Movr0Inst &amp;&amp; Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::MOV32r0 &amp;&amp;</div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;          Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a544a7d98a1211395b7bc5c70af0819c5">registerDefIsDead</a>(X86::EFLAGS, TRI)) {</div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;        Movr0Inst = &amp;Instr;</div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;      }</div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;</div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;      <span class="comment">// We can&#39;t remove CmpInstr.</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;    }</div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;  }</div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;</div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;  <span class="comment">// Return false if no candidates exist.</span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;  <span class="keywordflow">if</span> (!IsCmpZero &amp;&amp; !Sub)</div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;</div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;  <span class="keywordtype">bool</span> IsSwapped =</div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;      (SrcReg2 != 0 &amp;&amp; Sub &amp;&amp; Sub-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == SrcReg2 &amp;&amp;</div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;       Sub-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == SrcReg);</div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;</div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;  <span class="comment">// Scan forward from the instruction after CmpInstr for uses of EFLAGS.</span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;  <span class="comment">// It is safe to remove CmpInstr if EFLAGS is redefined or killed.</span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;  <span class="comment">// If we are done with the basic block, we need to check whether EFLAGS is</span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;  <span class="comment">// live-out.</span></div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;  <span class="keywordtype">bool</span> IsSafe = <span class="keyword">false</span>;</div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;MachineInstr*, X86::CondCode&gt;</a>, 4&gt; OpsToUpdate;</div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;  <span class="keywordflow">for</span> (++I; I != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;    <span class="keywordtype">bool</span> ModifyEFLAGS = Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">modifiesRegister</a>(X86::EFLAGS, TRI);</div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;    <span class="keywordtype">bool</span> UseEFLAGS = Instr.<a class="code" href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">readsRegister</a>(X86::EFLAGS, TRI);</div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;    <span class="comment">// We should check the usage if this instruction uses and updates EFLAGS.</span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;    <span class="keywordflow">if</span> (!UseEFLAGS &amp;&amp; ModifyEFLAGS) {</div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;      <span class="comment">// It is safe to remove CmpInstr if EFLAGS is updated again.</span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;      IsSafe = <span class="keyword">true</span>;</div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;    }</div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;    <span class="keywordflow">if</span> (!UseEFLAGS &amp;&amp; !ModifyEFLAGS)</div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;</div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;    <span class="comment">// EFLAGS is used by this instruction.</span></div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> OldCC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">X86::COND_INVALID</a>;</div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;    <span class="keywordflow">if</span> (IsCmpZero || IsSwapped) {</div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;      <span class="comment">// We decode the condition code from opcode.</span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;      <span class="keywordflow">if</span> (Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a5891cdb51072f67e65f7ebd9be1205e7">isBranch</a>())</div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;        OldCC = <a class="code" href="namespacellvm_1_1X86.html#a0f2b2ef8f4560ffd46c7966e8315142f">X86::getCondFromBranch</a>(Instr);</div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;        OldCC = <a class="code" href="namespacellvm_1_1X86.html#aa4843a98a8b18a9d745dfe2a882ccf3b">X86::getCondFromSETCC</a>(Instr);</div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;        <span class="keywordflow">if</span> (OldCC == <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">X86::COND_INVALID</a>)</div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;          OldCC = <a class="code" href="namespacellvm_1_1X86.html#aff28d9a4811f627c5254a305f36b55cd">X86::getCondFromCMov</a>(Instr);</div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;      }</div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;      <span class="keywordflow">if</span> (OldCC == <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">X86::COND_INVALID</a>) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;    }</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> ReplacementCC = <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">X86::COND_INVALID</a>;</div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;    <span class="keywordflow">if</span> (IsCmpZero) {</div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;      <span class="keywordflow">switch</span> (OldCC) {</div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;      <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">X86::COND_A</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">X86::COND_AE</a>:</div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">X86::COND_B</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">X86::COND_BE</a>:</div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73">X86::COND_G</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea3547c8602aab6b0319c8052f8583613b">X86::COND_GE</a>:</div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaf40beda0a4322699215cb85d7d6667b6">X86::COND_L</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef">X86::COND_LE</a>:</div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea914c19eb31606e70fd4f8dfff6d86038">X86::COND_O</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade1f36af81eae7e7b5b333d77de5feeb">X86::COND_NO</a>:</div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;        <span class="comment">// CF and OF are used, we can&#39;t perform this optimization.</span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaeb72ca445848c39685fff16f97825475">X86::COND_S</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea73469030600320118cd4a02f934ca9bc">X86::COND_NS</a>:</div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;        <span class="comment">// If SF is used, but the instruction doesn&#39;t update the SF, then we</span></div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;        <span class="comment">// can&#39;t do the optimization.</span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;        <span class="keywordflow">if</span> (NoSignFlag)</div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;      }</div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;</div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;      <span class="comment">// If we&#39;re updating the condition code check if we have to reverse the</span></div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;      <span class="comment">// condition.</span></div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;      <span class="keywordflow">if</span> (ShouldUpdateCC)</div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;        <span class="keywordflow">switch</span> (OldCC) {</div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;        <span class="keywordflow">default</span>:</div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1">X86::COND_E</a>:</div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;          ReplacementCC = NewCC;</div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">X86::COND_NE</a>:</div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;          ReplacementCC = <a class="code" href="ARCInstrInfo_8cpp.html#a40ae235e5bf2733d4f58d46f0d185b83">GetOppositeBranchCondition</a>(NewCC);</div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;        }</div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IsSwapped) {</div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;      <span class="comment">// If we have SUB(r1, r2) and CMP(r2, r1), the condition code needs</span></div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;      <span class="comment">// to be changed from r2 &gt; r1 to r1 &lt; r2, from r2 &lt; r1 to r1 &gt; r2, etc.</span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;      <span class="comment">// We swap the condition code and synthesize the new opcode.</span></div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;      ReplacementCC = <a class="code" href="X86InstrInfo_8cpp.html#aaa1eed53016f5d7e12499da95c6bb8de">getSwappedCondition</a>(OldCC);</div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;      <span class="keywordflow">if</span> (ReplacementCC == <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">X86::COND_INVALID</a>) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;    }</div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;</div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;    <span class="keywordflow">if</span> ((ShouldUpdateCC || IsSwapped) &amp;&amp; ReplacementCC != OldCC) {</div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;      <span class="comment">// Push the MachineInstr to OpsToUpdate.</span></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;      <span class="comment">// If it is safe to remove CmpInstr, the condition code of these</span></div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;      <span class="comment">// instructions will be modified.</span></div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;      OpsToUpdate.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(std::make_pair(&amp;*I, ReplacementCC));</div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;    }</div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;    <span class="keywordflow">if</span> (ModifyEFLAGS || Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a00f710c1642b1b04a0af75484f7fbfc4">killsRegister</a>(X86::EFLAGS, TRI)) {</div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;      <span class="comment">// It is safe to remove CmpInstr if EFLAGS is updated again or killed.</span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;      IsSafe = <span class="keyword">true</span>;</div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;    }</div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;  }</div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;</div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;  <span class="comment">// If EFLAGS is not killed nor re-defined, we should check whether it is</span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;  <span class="comment">// live-out. If it is live-out, do not optimize.</span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;  <span class="keywordflow">if</span> ((IsCmpZero || IsSwapped) &amp;&amp; !IsSafe) {</div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06add2496ae8d635f9f169602771c88d376">Successor</a> : MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4d2c96836214c1f13357ffb99125fb4a">successors</a>())</div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06add2496ae8d635f9f169602771c88d376">Successor</a>-&gt;isLiveIn(X86::EFLAGS))</div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;  }</div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;</div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;  <span class="comment">// The instruction to be updated is either Sub or MI.</span></div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;  Sub = IsCmpZero ? <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : Sub;</div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;  <span class="comment">// Move Movr0Inst to the appropriate place before Sub.</span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;  <span class="keywordflow">if</span> (Movr0Inst) {</div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;    <span class="comment">// Look backwards until we find a def that doesn&#39;t use the current EFLAGS.</span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;    Def = Sub;</div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::reverse_iterator</a> InsertI = Def.<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html#a13dd64c40d9f175e578ade3ef60ea351">getReverse</a>(),</div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;                                        InsertE = Sub-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">rend</a>();</div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;    <span class="keywordflow">for</span> (; InsertI != InsertE; ++InsertI) {</div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Instr = &amp;*InsertI;</div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;      <span class="keywordflow">if</span> (!Instr-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">readsRegister</a>(X86::EFLAGS, TRI) &amp;&amp;</div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;          Instr-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">modifiesRegister</a>(X86::EFLAGS, TRI)) {</div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;        Sub-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a00c9d82d8d59adedd1734fed16051c73">remove</a>(Movr0Inst);</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;        Instr-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a>(Instr),</div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;                                   Movr0Inst);</div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;      }</div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;    }</div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;    <span class="keywordflow">if</span> (InsertI == InsertE)</div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;  }</div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;</div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;  <span class="comment">// Make sure Sub instruction defines EFLAGS and mark the def live.</span></div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *FlagDef = Sub-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7ee93f7417bb2c7fb2355ee530a22d5a">findRegisterDefOperand</a>(X86::EFLAGS);</div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FlagDef &amp;&amp; <span class="stringliteral">&quot;Unable to locate a def EFLAGS operand&quot;</span>);</div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;  FlagDef-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">setIsDead</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;</div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;  CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;</div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;  <span class="comment">// Modify the condition code of instructions in OpsToUpdate.</span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;Op : OpsToUpdate) {</div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;    Op.first-&gt;getOperand(Op.first-&gt;getDesc().getNumOperands() - 1)</div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;        .setImm(Op.second);</div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;  }</div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;}</div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="comment">/// Try to remove the load by folding it to a register</span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="comment">/// operand at the use. We fold the load instructions if load defines a virtual</span></div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="comment">/// register, the virtual register is used once in the same BB, and the</span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="comment">/// instructions in-between do not load or store, and have no side effects.</span></div><div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#ae93b570972bf5795dab9fcecb76542a4"> 3831</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1X86InstrInfo.html#ae93b570972bf5795dab9fcecb76542a4">X86InstrInfo::optimizeLoadInstr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;                                              <span class="keywordtype">unsigned</span> &amp;FoldAsLoadDefReg,</div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;                                              <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;  <span class="comment">// Check whether we can move DefMI here.</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;  DefMI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(FoldAsLoadDefReg);</div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DefMI);</div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;  <span class="keywordtype">bool</span> SawStore = <span class="keyword">false</span>;</div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;  <span class="keywordflow">if</span> (!DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0dc6dbc2630fd5d1e5ca7ef3b51b1d63">isSafeToMove</a>(<span class="keyword">nullptr</span>, SawStore))</div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;</div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;  <span class="comment">// Collect information about virtual register operands of MI.</span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 1&gt;</a> SrcOperandIds;</div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;    <span class="keywordflow">if</span> (Reg != FoldAsLoadDefReg)</div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;    <span class="comment">// Do not fold if we have a subreg use or a def.</span></div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() || MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>())</div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;    SrcOperandIds.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(i);</div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;  }</div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;  <span class="keywordflow">if</span> (SrcOperandIds.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>())</div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;</div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;  <span class="comment">// Check whether we can fold the def into SrcOperandId.</span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *FoldMI = foldMemoryOperand(MI, SrcOperandIds, *DefMI)) {</div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;    FoldAsLoadDefReg = 0;</div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;    <span class="keywordflow">return</span> FoldMI;</div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;  }</div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;</div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;}</div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="comment">/// Expand a single-def pseudo instruction to a two-addr</span></div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="comment">/// instruction with two undef reads of the register being defined.</span></div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="comment">/// This is used for mapping:</span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="comment">///   %xmm4 = V_SET0</span></div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="comment">/// to:</span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="comment">///   %xmm4 = PXORrr undef %xmm4, undef %xmm4</span></div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#afee96ecb8e8588a068aa3c1743b63352"> 3875</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#afee96ecb8e8588a068aa3c1743b63352">Expand2AddrUndef</a>(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc) {</div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() == 3 &amp;&amp; <span class="stringliteral">&quot;Expected two-addr instruction.&quot;</span>);</div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;  MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(Desc);</div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;</div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;  <span class="comment">// MachineInstr::addOperand() will insert explicit operands before any</span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;  <span class="comment">// implicit operands.</span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>);</div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;  <span class="comment">// But we don&#39;t trust that.</span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == Reg &amp;&amp;</div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;         MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == Reg &amp;&amp; <span class="stringliteral">&quot;Misplaced operand&quot;</span>);</div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;}</div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="comment">/// Expand a single-def pseudo instruction to a two-addr</span></div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="comment">/// instruction with two %k0 reads.</span></div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="comment">/// This is used for mapping:</span></div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="comment">///   %k4 = K_SET1</span></div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="comment">/// to:</span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="comment">///   %k4 = KXNORrr %k0, %k0</span></div><div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#aeef87ce6112e411c3727f892533dc132"> 3896</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#aeef87ce6112e411c3727f892533dc132">Expand2AddrKreg</a>(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() == 3 &amp;&amp; <span class="stringliteral">&quot;Expected two-addr instruction.&quot;</span>);</div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;  MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(Desc);</div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>);</div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;}</div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;</div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a1e962b46ba9784205ea3eba9c0b10ded"> 3904</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#a1e962b46ba9784205ea3eba9c0b10ded">expandMOV32r1</a>(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;                          <span class="keywordtype">bool</span> MinusOne) {</div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;</div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;  <span class="comment">// Insert the XOR.</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a54ce61c9315f4d35304a86cb34388921">getInstr</a>(), DL, TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(X86::XOR32rr), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;      .addReg(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>)</div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>);</div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;</div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;  <span class="comment">// Turn the pseudo into an INC or DEC.</span></div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;  MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(MinusOne ? X86::DEC32r : X86::INC32r));</div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg);</div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;</div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;}</div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;</div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a0d585a5fdebc1deeffc750a2a3308d89"> 3922</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#a0d585a5fdebc1deeffc750a2a3308d89">ExpandMOVImmSExti8</a>(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget) {</div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;  int64_t Imm = MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Imm != 0 &amp;&amp; <span class="stringliteral">&quot;Using push/pop for 0 is not efficient.&quot;</span>);</div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a54ce61c9315f4d35304a86cb34388921">getInstr</a>();</div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;</div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ARM_1_1WinEH.html#abbeb84a95402989ddf5e26b616f8d9b4">StackAdjustment</a>;</div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;</div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;  <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a585e2c88cc5436a4b5230fa451eb0fd6">is64Bit</a>()) {</div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::MOV64ImmSExti8 ||</div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;           MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::MOV32ImmSExti8);</div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;</div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;    <span class="comment">// Can&#39;t use push/pop lowering if the function might write to the red zone.</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;    <a class="code" href="classllvm_1_1X86MachineFunctionInfo.html">X86MachineFunctionInfo</a> *X86FI =</div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;        MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1X86MachineFunctionInfo.html">X86MachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;    <span class="keywordflow">if</span> (X86FI-&gt;getUsesRedZone()) {</div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;      MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() ==</div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;                           X86::MOV32ImmSExti8 ? X86::MOV32ri : X86::MOV64ri));</div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;    }</div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;</div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;    <span class="comment">// 64-bit mode doesn&#39;t have 32-bit push/pop, so use 64-bit operations and</span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;    <span class="comment">// widen the register if necessary.</span></div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;    StackAdjustment = 8;</div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(X86::PUSH64i8)).addImm(Imm);</div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;    MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(X86::POP64r));</div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;    MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0)</div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;        .<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(<a class="code" href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">getX86SubSuperRegister</a>(MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 64));</div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::MOV32ImmSExti8);</div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;    StackAdjustment = 4;</div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(X86::PUSH32i8)).addImm(Imm);</div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;    MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(X86::POP32r));</div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;  }</div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;</div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;  <span class="comment">// Build CFI if necessary.</span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86FrameLowering.html">X86FrameLowering</a> *TFL = Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a2c4217328c851adecdf240e4cb156d68">getFrameLowering</a>();</div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;  <span class="keywordtype">bool</span> IsWin64Prologue = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a171c7253c2b03171bdf22c1bd910f674">getMCAsmInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCAsmInfo.html#ac158349781823fe8ff9e02d3a3533d55">usesWindowsCFI</a>();</div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;  <span class="keywordtype">bool</span> NeedsDwarfCFI = !IsWin64Prologue &amp;&amp; MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4f117e439113383ea819a6f7beb8ff0b">needsFrameMoves</a>();</div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;  <span class="keywordtype">bool</span> EmitCFI = !TFL-&gt;<a class="code" href="classllvm_1_1X86FrameLowering.html#a27de32522776b0243eaa10ae9e0c27d4">hasFP</a>(MF) &amp;&amp; NeedsDwarfCFI;</div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;  <span class="keywordflow">if</span> (EmitCFI) {</div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;    TFL-&gt;<a class="code" href="classllvm_1_1X86FrameLowering.html#aac5cdabca786f05ce19346a010afc8ba">BuildCFI</a>(MBB, I, DL,</div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;        <a class="code" href="classllvm_1_1MCCFIInstruction.html#aba5c12cfe1d792d770234e2811c8a12e">MCCFIInstruction::createAdjustCfaOffset</a>(<span class="keyword">nullptr</span>, StackAdjustment));</div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;    TFL-&gt;<a class="code" href="classllvm_1_1X86FrameLowering.html#aac5cdabca786f05ce19346a010afc8ba">BuildCFI</a>(MBB, std::next(I), DL,</div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;        <a class="code" href="classllvm_1_1MCCFIInstruction.html#aba5c12cfe1d792d770234e2811c8a12e">MCCFIInstruction::createAdjustCfaOffset</a>(<span class="keyword">nullptr</span>, -StackAdjustment));</div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;  }</div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;</div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;}</div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;</div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="comment">// LoadStackGuard has so far only been implemented for 64-bit MachO. Different</span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="comment">// code sequence is needed for other targets.</span></div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a6fbe25c9b97dceec5e6265b2bca2f716"> 3978</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="X86InstrInfo_8cpp.html#a6fbe25c9b97dceec5e6265b2bca2f716">expandLoadStackGuard</a>(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) {</div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV =</div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;      cast&lt;GlobalValue&gt;((*MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>())-&gt;getValue());</div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;  <span class="keyword">auto</span> Flags = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> |</div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;               <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a> |</div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;               <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>;</div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html#aa70144cee705b3f0db7f53ff3bf004e9">MachinePointerInfo::getGOT</a>(*MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()), Flags, 8, 8);</div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a54ce61c9315f4d35304a86cb34388921">getInstr</a>();</div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;</div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(X86::MOV64rm), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).addReg(X86::RIP).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(1)</div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">addGlobalAddress</a>(GV, 0, <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84ae39565b585476b7142228e439e80372e">X86II::MO_GOTPCREL</a>).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0)</div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;  MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a61c8331c23c1b12c1b2a84d18539eac1">setDebugLoc</a>(DL);</div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;  MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(X86::MOV64rm));</div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(1).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0);</div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;}</div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;</div><div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#ab69e2cd15cb4ac3f0262a15fdd65befa"> 4000</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#ab69e2cd15cb4ac3f0262a15fdd65befa">expandXorFP</a>(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) {</div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;();</div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86RegisterInfo.html">X86RegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a041a75fdb93d865fe4deba6aaaa49067">getRegisterInfo</a>();</div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;  <span class="keywordtype">unsigned</span> XorOp =</div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;      MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::XOR64_FP ? X86::XOR64rr : X86::XOR32rr;</div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;  MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(XorOp));</div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TRI-&gt;getFrameRegister(MF), <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>);</div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;}</div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;</div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="comment">// This is used to handle spills for 128/256-bit registers when we have AVX512,</span></div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="comment">// but not VLX. If it uses an extended register we need to use an instruction</span></div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="comment">// that loads the lower 128/256-bit, but is available with only AVX512F.</span></div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#acf2585460bbea1e2bac210c9588d4bc4"> 4015</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#acf2585460bbea1e2bac210c9588d4bc4">expandNOVLXLoad</a>(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;LoadDesc,</div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;BroadcastDesc,</div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;                            <span class="keywordtype">unsigned</span> SubIdx) {</div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg = MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;  <span class="comment">// Check if DestReg is XMM16-31 or YMM16-31.</span></div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;  <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(DestReg) &lt; 16) {</div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;    <span class="comment">// We can use a normal VEX encoded load.</span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;    MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(LoadDesc);</div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;    <span class="comment">// Use a 128/256-bit VBROADCAST instruction.</span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;    MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(BroadcastDesc);</div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;    <span class="comment">// Change the destination to a 512-bit register.</span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;    DestReg = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">getMatchingSuperReg</a>(DestReg, SubIdx, &amp;X86::VR512RegClass);</div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;    MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(DestReg);</div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;  }</div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;}</div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;</div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="comment">// This is used to handle spills for 128/256-bit registers when we have AVX512,</span></div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="comment">// but not VLX. If it uses an extended register we need to use an instruction</span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="comment">// that stores the lower 128/256-bit, but is available with only AVX512F.</span></div><div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a44f31fb5ea31b5062b22b05cb8fddee4"> 4038</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#a44f31fb5ea31b5062b22b05cb8fddee4">expandNOVLXStore</a>(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;StoreDesc,</div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;ExtractDesc,</div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;                             <span class="keywordtype">unsigned</span> SubIdx) {</div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;  <span class="comment">// Check if DestReg is XMM16-31 or YMM16-31.</span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;  <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(SrcReg) &lt; 16) {</div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;    <span class="comment">// We can use a normal VEX encoded store.</span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;    MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(StoreDesc);</div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;    <span class="comment">// Use a VEXTRACTF instruction.</span></div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;    MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(ExtractDesc);</div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;    <span class="comment">// Change the destination to a 512-bit register.</span></div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;    SrcReg = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">getMatchingSuperReg</a>(SrcReg, SubIdx, &amp;X86::VR512RegClass);</div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;    MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(SrcReg);</div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0x0); <span class="comment">// Append immediate to extract from the lower bits.</span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;  }</div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;</div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;}</div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;</div><div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a6203308c1da11d69cb3bd6c23b90b207"> 4060</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#a6203308c1da11d69cb3bd6c23b90b207">expandSHXDROT</a>(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc) {</div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;  MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(Desc);</div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;  int64_t ShiftAmt = MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;  <span class="comment">// Temporarily remove the immediate so we can add another source register.</span></div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;  MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(2);</div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;  <span class="comment">// Add the register. Don&#39;t copy the kill flag if there is one.</span></div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;             <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>()));</div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;  <span class="comment">// Add back the immediate.</span></div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(ShiftAmt);</div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;}</div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;</div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a5ba48cabad5945f96c69984f907e4fa0"> 4073</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a5ba48cabad5945f96c69984f907e4fa0">X86InstrInfo::expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;  <span class="keywordtype">bool</span> HasAVX = Subtarget.hasAVX();</div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;  <span class="keywordflow">case</span> X86::MOV32r0:</div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#afee96ecb8e8588a068aa3c1743b63352">Expand2AddrUndef</a>(MIB, <span class="keyword">get</span>(X86::XOR32rr));</div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;  <span class="keywordflow">case</span> X86::MOV32r1:</div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#a1e962b46ba9784205ea3eba9c0b10ded">expandMOV32r1</a>(MIB, *<span class="keyword">this</span>, <span class="comment">/*MinusOne=*/</span> <span class="keyword">false</span>);</div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;  <span class="keywordflow">case</span> X86::MOV32r_1:</div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#a1e962b46ba9784205ea3eba9c0b10ded">expandMOV32r1</a>(MIB, *<span class="keyword">this</span>, <span class="comment">/*MinusOne=*/</span> <span class="keyword">true</span>);</div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;  <span class="keywordflow">case</span> X86::MOV32ImmSExti8:</div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;  <span class="keywordflow">case</span> X86::MOV64ImmSExti8:</div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#a0d585a5fdebc1deeffc750a2a3308d89">ExpandMOVImmSExti8</a>(MIB, *<span class="keyword">this</span>, Subtarget);</div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;  <span class="keywordflow">case</span> X86::SETB_C8r:</div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#afee96ecb8e8588a068aa3c1743b63352">Expand2AddrUndef</a>(MIB, <span class="keyword">get</span>(X86::SBB8rr));</div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;  <span class="keywordflow">case</span> X86::SETB_C16r:</div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#afee96ecb8e8588a068aa3c1743b63352">Expand2AddrUndef</a>(MIB, <span class="keyword">get</span>(X86::SBB16rr));</div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;  <span class="keywordflow">case</span> X86::SETB_C32r:</div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#afee96ecb8e8588a068aa3c1743b63352">Expand2AddrUndef</a>(MIB, <span class="keyword">get</span>(X86::SBB32rr));</div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;  <span class="keywordflow">case</span> X86::SETB_C64r:</div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#afee96ecb8e8588a068aa3c1743b63352">Expand2AddrUndef</a>(MIB, <span class="keyword">get</span>(X86::SBB64rr));</div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;  <span class="keywordflow">case</span> X86::MMX_SET0:</div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#afee96ecb8e8588a068aa3c1743b63352">Expand2AddrUndef</a>(MIB, <span class="keyword">get</span>(X86::MMX_PXORirr));</div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;  <span class="keywordflow">case</span> X86::V_SET0:</div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;  <span class="keywordflow">case</span> X86::FsFLD0SS:</div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;  <span class="keywordflow">case</span> X86::FsFLD0SD:</div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;  <span class="keywordflow">case</span> X86::FsFLD0F128:</div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#afee96ecb8e8588a068aa3c1743b63352">Expand2AddrUndef</a>(MIB, <span class="keyword">get</span>(HasAVX ? X86::VXORPSrr : X86::XORPSrr));</div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;  <span class="keywordflow">case</span> X86::AVX_SET0: {</div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(HasAVX &amp;&amp; <span class="stringliteral">&quot;AVX not supported&quot;</span>);</div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a>();</div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MIB-&gt;getOperand(0).getReg();</div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> XReg = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(SrcReg, X86::sub_xmm);</div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;    MIB-&gt;getOperand(0).setReg(XReg);</div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;    <a class="code" href="X86InstrInfo_8cpp.html#afee96ecb8e8588a068aa3c1743b63352">Expand2AddrUndef</a>(MIB, <span class="keyword">get</span>(X86::VXORPSrr));</div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;    MIB.addReg(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;  }</div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_128_SET0:</div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_FsFLD0SS:</div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_FsFLD0SD:</div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_FsFLD0F128: {</div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;    <span class="keywordtype">bool</span> HasVLX = Subtarget.hasVLX();</div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MIB-&gt;getOperand(0).getReg();</div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a>();</div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;    <span class="keywordflow">if</span> (HasVLX || TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(SrcReg) &lt; 16)</div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#afee96ecb8e8588a068aa3c1743b63352">Expand2AddrUndef</a>(MIB,</div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;                              <span class="keyword">get</span>(HasVLX ? X86::VPXORDZ128rr : X86::VXORPSrr));</div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;    <span class="comment">// Extended register without VLX. Use a larger XOR.</span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;    SrcReg =</div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;        TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">getMatchingSuperReg</a>(SrcReg, X86::sub_xmm, &amp;X86::VR512RegClass);</div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;    MIB-&gt;getOperand(0).setReg(SrcReg);</div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#afee96ecb8e8588a068aa3c1743b63352">Expand2AddrUndef</a>(MIB, <span class="keyword">get</span>(X86::VPXORDZrr));</div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;  }</div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_256_SET0:</div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_512_SET0: {</div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;    <span class="keywordtype">bool</span> HasVLX = Subtarget.hasVLX();</div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MIB-&gt;getOperand(0).getReg();</div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a>();</div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;    <span class="keywordflow">if</span> (HasVLX || TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(SrcReg) &lt; 16) {</div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> XReg = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(SrcReg, X86::sub_xmm);</div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;      MIB-&gt;getOperand(0).setReg(XReg);</div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;      <a class="code" href="X86InstrInfo_8cpp.html#afee96ecb8e8588a068aa3c1743b63352">Expand2AddrUndef</a>(MIB,</div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;                       <span class="keyword">get</span>(HasVLX ? X86::VPXORDZ128rr : X86::VXORPSrr));</div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;      MIB.addReg(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;    }</div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::AVX512_256_SET0) {</div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;      <span class="comment">// No VLX so we must reference a zmm.</span></div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;      <span class="keywordtype">unsigned</span> ZReg =</div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;        TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">getMatchingSuperReg</a>(SrcReg, X86::sub_ymm, &amp;X86::VR512RegClass);</div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;      MIB-&gt;getOperand(0).setReg(ZReg);</div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;    }</div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#afee96ecb8e8588a068aa3c1743b63352">Expand2AddrUndef</a>(MIB, <span class="keyword">get</span>(X86::VPXORDZrr));</div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;  }</div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;  <span class="keywordflow">case</span> X86::V_SETALLONES:</div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#afee96ecb8e8588a068aa3c1743b63352">Expand2AddrUndef</a>(MIB, <span class="keyword">get</span>(HasAVX ? X86::VPCMPEQDrr : X86::PCMPEQDrr));</div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;  <span class="keywordflow">case</span> X86::AVX2_SETALLONES:</div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#afee96ecb8e8588a068aa3c1743b63352">Expand2AddrUndef</a>(MIB, <span class="keyword">get</span>(X86::VPCMPEQDYrr));</div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;  <span class="keywordflow">case</span> X86::AVX1_SETALLONES: {</div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MIB-&gt;getOperand(0).getReg();</div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;    <span class="comment">// VCMPPSYrri with an immediate 0xf should produce VCMPTRUEPS.</span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;    MIB-&gt;setDesc(<span class="keyword">get</span>(X86::VCMPPSYrri));</div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;    MIB.addReg(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>).addReg(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>).addImm(0xf);</div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;  }</div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_512_SETALLONES: {</div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MIB-&gt;getOperand(0).getReg();</div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;    MIB-&gt;setDesc(<span class="keyword">get</span>(X86::VPTERNLOGDZrri));</div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;    <span class="comment">// VPTERNLOGD needs 3 register inputs and an immediate.</span></div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;    <span class="comment">// 0xff will return 1s for any input.</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;    MIB.addReg(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>).addReg(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>)</div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;       .addReg(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>).addImm(0xff);</div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;  }</div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_512_SEXT_MASK_32:</div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_512_SEXT_MASK_64: {</div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MIB-&gt;getOperand(0).getReg();</div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> MaskReg = MIB-&gt;getOperand(1).getReg();</div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;    <span class="keywordtype">unsigned</span> MaskState = <a class="code" href="namespacellvm.html#aa5bbb47ecb2be0bf50b8cafb94dee081">getRegState</a>(MIB-&gt;getOperand(1));</div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;    <span class="keywordtype">unsigned</span> Opc = (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::AVX512_512_SEXT_MASK_64) ?</div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;                   X86::VPTERNLOGQZrrikz : X86::VPTERNLOGDZrrikz;</div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(1);</div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;    MIB-&gt;setDesc(<span class="keyword">get</span>(Opc));</div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;    <span class="comment">// VPTERNLOG needs 3 register inputs and an immediate.</span></div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;    <span class="comment">// 0xff will return 1s for any input.</span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;    MIB.addReg(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>).addReg(MaskReg, MaskState)</div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;       .addReg(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>).addReg(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>).addImm(0xff);</div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;  }</div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ128rm_NOVLX:</div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#acf2585460bbea1e2bac210c9588d4bc4">expandNOVLXLoad</a>(MIB, &amp;<a class="code" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a>(), <span class="keyword">get</span>(X86::VMOVAPSrm),</div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;                           <span class="keyword">get</span>(X86::VBROADCASTF32X4rm), X86::sub_xmm);</div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ128rm_NOVLX:</div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#acf2585460bbea1e2bac210c9588d4bc4">expandNOVLXLoad</a>(MIB, &amp;<a class="code" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a>(), <span class="keyword">get</span>(X86::VMOVUPSrm),</div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;                           <span class="keyword">get</span>(X86::VBROADCASTF32X4rm), X86::sub_xmm);</div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ256rm_NOVLX:</div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#acf2585460bbea1e2bac210c9588d4bc4">expandNOVLXLoad</a>(MIB, &amp;<a class="code" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a>(), <span class="keyword">get</span>(X86::VMOVAPSYrm),</div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;                           <span class="keyword">get</span>(X86::VBROADCASTF64X4rm), X86::sub_ymm);</div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ256rm_NOVLX:</div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#acf2585460bbea1e2bac210c9588d4bc4">expandNOVLXLoad</a>(MIB, &amp;<a class="code" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a>(), <span class="keyword">get</span>(X86::VMOVUPSYrm),</div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;                           <span class="keyword">get</span>(X86::VBROADCASTF64X4rm), X86::sub_ymm);</div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ128mr_NOVLX:</div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#a44f31fb5ea31b5062b22b05cb8fddee4">expandNOVLXStore</a>(MIB, &amp;<a class="code" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a>(), <span class="keyword">get</span>(X86::VMOVAPSmr),</div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;                            <span class="keyword">get</span>(X86::VEXTRACTF32x4Zmr), X86::sub_xmm);</div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ128mr_NOVLX:</div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#a44f31fb5ea31b5062b22b05cb8fddee4">expandNOVLXStore</a>(MIB, &amp;<a class="code" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a>(), <span class="keyword">get</span>(X86::VMOVUPSmr),</div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;                            <span class="keyword">get</span>(X86::VEXTRACTF32x4Zmr), X86::sub_xmm);</div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ256mr_NOVLX:</div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#a44f31fb5ea31b5062b22b05cb8fddee4">expandNOVLXStore</a>(MIB, &amp;<a class="code" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a>(), <span class="keyword">get</span>(X86::VMOVAPSYmr),</div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;                            <span class="keyword">get</span>(X86::VEXTRACTF64x4Zmr), X86::sub_ymm);</div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ256mr_NOVLX:</div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#a44f31fb5ea31b5062b22b05cb8fddee4">expandNOVLXStore</a>(MIB, &amp;<a class="code" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a>(), <span class="keyword">get</span>(X86::VMOVUPSYmr),</div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;                            <span class="keyword">get</span>(X86::VEXTRACTF64x4Zmr), X86::sub_ymm);</div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;  <span class="keywordflow">case</span> X86::MOV32ri64: {</div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MIB-&gt;getOperand(0).getReg();</div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Reg32 = RI.getSubReg(Reg, X86::sub_32bit);</div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(X86::MOV32ri));</div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;    MIB-&gt;getOperand(0).setReg(Reg32);</div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;    MIB.addReg(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;  }</div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;</div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;  <span class="comment">// KNL does not recognize dependency-breaking idioms for mask registers,</span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;  <span class="comment">// so kxnor %k1, %k1, %k2 has a RAW dependence on %k1.</span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;  <span class="comment">// Using %k0 as the undef input register is a performance heuristic based</span></div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;  <span class="comment">// on the assumption that %k0 is used less frequently than the other mask</span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;  <span class="comment">// registers, since it is not usable as a write mask.</span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;  <span class="comment">// FIXME: A more advanced approach would be to choose the best input mask</span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;  <span class="comment">// register based on context.</span></div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;  <span class="keywordflow">case</span> X86::KSET0W: <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#aeef87ce6112e411c3727f892533dc132">Expand2AddrKreg</a>(MIB, <span class="keyword">get</span>(X86::KXORWrr), X86::K0);</div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;  <span class="keywordflow">case</span> X86::KSET0D: <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#aeef87ce6112e411c3727f892533dc132">Expand2AddrKreg</a>(MIB, <span class="keyword">get</span>(X86::KXORDrr), X86::K0);</div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;  <span class="keywordflow">case</span> X86::KSET0Q: <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#aeef87ce6112e411c3727f892533dc132">Expand2AddrKreg</a>(MIB, <span class="keyword">get</span>(X86::KXORQrr), X86::K0);</div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;  <span class="keywordflow">case</span> X86::KSET1W: <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#aeef87ce6112e411c3727f892533dc132">Expand2AddrKreg</a>(MIB, <span class="keyword">get</span>(X86::KXNORWrr), X86::K0);</div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;  <span class="keywordflow">case</span> X86::KSET1D: <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#aeef87ce6112e411c3727f892533dc132">Expand2AddrKreg</a>(MIB, <span class="keyword">get</span>(X86::KXNORDrr), X86::K0);</div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;  <span class="keywordflow">case</span> X86::KSET1Q: <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#aeef87ce6112e411c3727f892533dc132">Expand2AddrKreg</a>(MIB, <span class="keyword">get</span>(X86::KXNORQrr), X86::K0);</div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::LOAD_STACK_GUARD:</div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;    <a class="code" href="X86InstrInfo_8cpp.html#a6fbe25c9b97dceec5e6265b2bca2f716">expandLoadStackGuard</a>(MIB, *<span class="keyword">this</span>);</div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;  <span class="keywordflow">case</span> X86::XOR64_FP:</div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;  <span class="keywordflow">case</span> X86::XOR32_FP:</div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#ab69e2cd15cb4ac3f0262a15fdd65befa">expandXorFP</a>(MIB, *<span class="keyword">this</span>);</div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;  <span class="keywordflow">case</span> X86::SHLDROT32ri: <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#a6203308c1da11d69cb3bd6c23b90b207">expandSHXDROT</a>(MIB, <span class="keyword">get</span>(X86::SHLD32rri8));</div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;  <span class="keywordflow">case</span> X86::SHLDROT64ri: <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#a6203308c1da11d69cb3bd6c23b90b207">expandSHXDROT</a>(MIB, <span class="keyword">get</span>(X86::SHLD64rri8));</div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;  <span class="keywordflow">case</span> X86::SHRDROT32ri: <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#a6203308c1da11d69cb3bd6c23b90b207">expandSHXDROT</a>(MIB, <span class="keyword">get</span>(X86::SHRD32rri8));</div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;  <span class="keywordflow">case</span> X86::SHRDROT64ri: <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#a6203308c1da11d69cb3bd6c23b90b207">expandSHXDROT</a>(MIB, <span class="keyword">get</span>(X86::SHRD64rri8));</div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;  <span class="keywordflow">case</span> X86::ADD8rr_DB:    MIB-&gt;setDesc(<span class="keyword">get</span>(X86::OR8rr));    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;  <span class="keywordflow">case</span> X86::ADD16rr_DB:   MIB-&gt;setDesc(<span class="keyword">get</span>(X86::OR16rr));   <span class="keywordflow">break</span>;</div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;  <span class="keywordflow">case</span> X86::ADD32rr_DB:   MIB-&gt;setDesc(<span class="keyword">get</span>(X86::OR32rr));   <span class="keywordflow">break</span>;</div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;  <span class="keywordflow">case</span> X86::ADD64rr_DB:   MIB-&gt;setDesc(<span class="keyword">get</span>(X86::OR64rr));   <span class="keywordflow">break</span>;</div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;  <span class="keywordflow">case</span> X86::ADD8ri_DB:    MIB-&gt;setDesc(<span class="keyword">get</span>(X86::OR8ri));    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;  <span class="keywordflow">case</span> X86::ADD16ri_DB:   MIB-&gt;setDesc(<span class="keyword">get</span>(X86::OR16ri));   <span class="keywordflow">break</span>;</div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;  <span class="keywordflow">case</span> X86::ADD32ri_DB:   MIB-&gt;setDesc(<span class="keyword">get</span>(X86::OR32ri));   <span class="keywordflow">break</span>;</div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;  <span class="keywordflow">case</span> X86::ADD64ri32_DB: MIB-&gt;setDesc(<span class="keyword">get</span>(X86::OR64ri32)); <span class="keywordflow">break</span>;</div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;  <span class="keywordflow">case</span> X86::ADD16ri8_DB:  MIB-&gt;setDesc(<span class="keyword">get</span>(X86::OR16ri8));  <span class="keywordflow">break</span>;</div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;  <span class="keywordflow">case</span> X86::ADD32ri8_DB:  MIB-&gt;setDesc(<span class="keyword">get</span>(X86::OR32ri8));  <span class="keywordflow">break</span>;</div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;  <span class="keywordflow">case</span> X86::ADD64ri8_DB:  MIB-&gt;setDesc(<span class="keyword">get</span>(X86::OR64ri8));  <span class="keywordflow">break</span>;</div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;  }</div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;}</div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<span class="comment">/// Return true for all instructions that only update</span></div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="comment">/// the first 32 or 64-bits of the destination register and leave the rest</span></div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="comment">/// unmodified. This can be used to avoid folding loads if the instructions</span></div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="comment">/// only update part of the destination register, and the non-updated part is</span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="comment">/// not needed. e.g. cvtss2sd, sqrtss. Unfolding the load from these</span></div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="comment">/// instructions breaks the partial register dependency and it can improve</span></div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="comment">/// performance. e.g.:</span></div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="comment">///   movss (%rdi), %xmm0</span></div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="comment">///   cvtss2sd %xmm0, %xmm0</span></div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="comment">/// Instead of</span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="comment">///   cvtss2sd (%rdi), %xmm0</span></div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="comment">/// FIXME: This should be turned into a TSFlags.</span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a84f1ffceb5b450823b8947738b7307ae"> 4270</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#a84f1ffceb5b450823b8947738b7307ae">hasPartialRegUpdate</a>(<span class="keywordtype">unsigned</span> Opcode,</div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget,</div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;                                <span class="keywordtype">bool</span> ForLoadFold = <span class="keyword">false</span>) {</div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;  <span class="keywordflow">case</span> X86::CVTSI2SSrr:</div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;  <span class="keywordflow">case</span> X86::CVTSI2SSrm:</div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;  <span class="keywordflow">case</span> X86::CVTSI642SSrr:</div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;  <span class="keywordflow">case</span> X86::CVTSI642SSrm:</div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;  <span class="keywordflow">case</span> X86::CVTSI2SDrr:</div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;  <span class="keywordflow">case</span> X86::CVTSI2SDrm:</div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;  <span class="keywordflow">case</span> X86::CVTSI642SDrr:</div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;  <span class="keywordflow">case</span> X86::CVTSI642SDrm:</div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;    <span class="comment">// Load folding won&#39;t effect the undef register update since the input is</span></div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;    <span class="comment">// a GPR.</span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;    <span class="keywordflow">return</span> !ForLoadFold;</div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;  <span class="keywordflow">case</span> X86::CVTSD2SSrr:</div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;  <span class="keywordflow">case</span> X86::CVTSD2SSrm:</div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;  <span class="keywordflow">case</span> X86::CVTSS2SDrr:</div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;  <span class="keywordflow">case</span> X86::CVTSS2SDrm:</div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;  <span class="keywordflow">case</span> X86::MOVHPDrm:</div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;  <span class="keywordflow">case</span> X86::MOVHPSrm:</div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;  <span class="keywordflow">case</span> X86::MOVLPDrm:</div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;  <span class="keywordflow">case</span> X86::MOVLPSrm:</div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;  <span class="keywordflow">case</span> X86::RCPSSr:</div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;  <span class="keywordflow">case</span> X86::RCPSSm:</div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;  <span class="keywordflow">case</span> X86::RCPSSr_Int:</div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;  <span class="keywordflow">case</span> X86::RCPSSm_Int:</div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;  <span class="keywordflow">case</span> X86::ROUNDSDr:</div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;  <span class="keywordflow">case</span> X86::ROUNDSDm:</div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;  <span class="keywordflow">case</span> X86::ROUNDSSr:</div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;  <span class="keywordflow">case</span> X86::ROUNDSSm:</div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;  <span class="keywordflow">case</span> X86::RSQRTSSr:</div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;  <span class="keywordflow">case</span> X86::RSQRTSSm:</div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;  <span class="keywordflow">case</span> X86::RSQRTSSr_Int:</div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;  <span class="keywordflow">case</span> X86::RSQRTSSm_Int:</div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;  <span class="keywordflow">case</span> X86::SQRTSSr:</div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;  <span class="keywordflow">case</span> X86::SQRTSSm:</div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;  <span class="keywordflow">case</span> X86::SQRTSSr_Int:</div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;  <span class="keywordflow">case</span> X86::SQRTSSm_Int:</div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;  <span class="keywordflow">case</span> X86::SQRTSDr:</div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;  <span class="keywordflow">case</span> X86::SQRTSDm:</div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;  <span class="keywordflow">case</span> X86::SQRTSDr_Int:</div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;  <span class="keywordflow">case</span> X86::SQRTSDm_Int:</div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;  <span class="comment">// GPR</span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT32rm:</div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT32rr:</div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT64rm:</div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT64rr:</div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;    <span class="keywordflow">return</span> Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a1c92bdcd3556507db25fbbb07d6fe642">hasPOPCNTFalseDeps</a>();</div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT32rm:</div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT32rr:</div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT64rm:</div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT64rr:</div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT32rm:</div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT32rr:</div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT64rm:</div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT64rr:</div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;    <span class="keywordflow">return</span> Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#ae588ff2ce84986b00f991c0958f10a21">hasLZCNTFalseDeps</a>();</div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;  }</div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;</div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;}</div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="comment">/// Inform the BreakFalseDeps pass how many idle</span></div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="comment">/// instructions we would like before a partial register update.</span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#af94193776566ea8e90fc662cb038b0a1"> 4336</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#af94193776566ea8e90fc662cb038b0a1">X86InstrInfo::getPartialRegUpdateClearance</a>(</div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;  <span class="keywordflow">if</span> (OpNum != 0 || !<a class="code" href="X86InstrInfo_8cpp.html#a84f1ffceb5b450823b8947738b7307ae">hasPartialRegUpdate</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), Subtarget))</div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;</div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;  <span class="comment">// If MI is marked as reading Reg, the partial register update is wanted.</span></div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg)) {</div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a3be9857a09c82046b77a71918b5e214f">readsReg</a>() || MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac823eae276c8bfe6d8c819a3927b7333">readsVirtualRegister</a>(Reg))</div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">readsRegister</a>(Reg, TRI))</div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;  }</div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;</div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;  <span class="comment">// If any instructions in the clearance range are reading Reg, insert a</span></div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;  <span class="comment">// dependency breaking instruction, which is inexpensive and is likely to</span></div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;  <span class="comment">// be hidden in other instruction&#39;s cycles.</span></div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#a4915babd6475978bae6f349ffaa8a07c">PartialRegUpdateClearance</a>;</div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;}</div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;</div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="comment">// Return true for any instruction the copies the high bits of the first source</span></div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="comment">// operand into the unused high bits of the destination operand.</span></div><div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a1b4c000c36eee09deb771ebf364a9dcd"> 4361</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#a1b4c000c36eee09deb771ebf364a9dcd">hasUndefRegUpdate</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> &amp;OpNum,</div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;                              <span class="keywordtype">bool</span> ForLoadFold = <span class="keyword">false</span>) {</div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;  <span class="comment">// Set the OpNum parameter to the first source operand.</span></div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;  OpNum = 1;</div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SSrr:</div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SSrm:</div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SSrr_Int:</div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SSrm_Int:</div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI642SSrr:</div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI642SSrm:</div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI642SSrr_Int:</div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI642SSrm_Int:</div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SDrr:</div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SDrm:</div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SDrr_Int:</div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SDrm_Int:</div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI642SDrr:</div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI642SDrm:</div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI642SDrr_Int:</div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI642SDrm_Int:</div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;  <span class="comment">// AVX-512</span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SSZrr:</div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SSZrm:</div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SSZrr_Int:</div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SSZrrb_Int:</div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SSZrm_Int:</div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI642SSZrr:</div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI642SSZrm:</div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI642SSZrr_Int:</div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI642SSZrrb_Int:</div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI642SSZrm_Int:</div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SDZrr:</div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SDZrm:</div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SDZrr_Int:</div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI2SDZrm_Int:</div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI642SDZrr:</div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI642SDZrm:</div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI642SDZrr_Int:</div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI642SDZrrb_Int:</div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSI642SDZrm_Int:</div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI2SSZrr:</div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI2SSZrm:</div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI2SSZrr_Int:</div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI2SSZrrb_Int:</div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI2SSZrm_Int:</div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI642SSZrr:</div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI642SSZrm:</div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI642SSZrr_Int:</div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI642SSZrrb_Int:</div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI642SSZrm_Int:</div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI2SDZrr:</div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI2SDZrm:</div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI2SDZrr_Int:</div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI2SDZrm_Int:</div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI642SDZrr:</div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI642SDZrm:</div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI642SDZrr_Int:</div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI642SDZrrb_Int:</div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI642SDZrm_Int:</div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;    <span class="comment">// Load folding won&#39;t effect the undef register update since the input is</span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;    <span class="comment">// a GPR.</span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;    <span class="keywordflow">return</span> !ForLoadFold;</div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSD2SSrr:</div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSD2SSrm:</div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSD2SSrr_Int:</div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSD2SSrm_Int:</div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSS2SDrr:</div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSS2SDrm:</div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSS2SDrr_Int:</div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSS2SDrm_Int:</div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;  <span class="keywordflow">case</span> X86::VRCPSSr:</div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;  <span class="keywordflow">case</span> X86::VRCPSSr_Int:</div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;  <span class="keywordflow">case</span> X86::VRCPSSm:</div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;  <span class="keywordflow">case</span> X86::VRCPSSm_Int:</div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;  <span class="keywordflow">case</span> X86::VROUNDSDr:</div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;  <span class="keywordflow">case</span> X86::VROUNDSDm:</div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;  <span class="keywordflow">case</span> X86::VROUNDSDr_Int:</div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;  <span class="keywordflow">case</span> X86::VROUNDSDm_Int:</div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;  <span class="keywordflow">case</span> X86::VROUNDSSr:</div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;  <span class="keywordflow">case</span> X86::VROUNDSSm:</div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;  <span class="keywordflow">case</span> X86::VROUNDSSr_Int:</div><div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;  <span class="keywordflow">case</span> X86::VROUNDSSm_Int:</div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;  <span class="keywordflow">case</span> X86::VRSQRTSSr:</div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;  <span class="keywordflow">case</span> X86::VRSQRTSSr_Int:</div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;  <span class="keywordflow">case</span> X86::VRSQRTSSm:</div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;  <span class="keywordflow">case</span> X86::VRSQRTSSm_Int:</div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSr:</div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSr_Int:</div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSm:</div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSm_Int:</div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDr:</div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDr_Int:</div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDm:</div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDm_Int:</div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;  <span class="comment">// AVX-512</span></div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSD2SSZrr:</div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSD2SSZrr_Int:</div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSD2SSZrrb_Int:</div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSD2SSZrm:</div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSD2SSZrm_Int:</div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSS2SDZrr:</div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSS2SDZrr_Int:</div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSS2SDZrrb_Int:</div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSS2SDZrm:</div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;  <span class="keywordflow">case</span> X86::VCVTSS2SDZrm_Int:</div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;  <span class="keywordflow">case</span> X86::VGETEXPSDZr:</div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;  <span class="keywordflow">case</span> X86::VGETEXPSDZrb:</div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;  <span class="keywordflow">case</span> X86::VGETEXPSDZm:</div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;  <span class="keywordflow">case</span> X86::VGETEXPSSZr:</div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;  <span class="keywordflow">case</span> X86::VGETEXPSSZrb:</div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;  <span class="keywordflow">case</span> X86::VGETEXPSSZm:</div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;  <span class="keywordflow">case</span> X86::VGETMANTSDZrri:</div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;  <span class="keywordflow">case</span> X86::VGETMANTSDZrrib:</div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;  <span class="keywordflow">case</span> X86::VGETMANTSDZrmi:</div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;  <span class="keywordflow">case</span> X86::VGETMANTSSZrri:</div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;  <span class="keywordflow">case</span> X86::VGETMANTSSZrrib:</div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;  <span class="keywordflow">case</span> X86::VGETMANTSSZrmi:</div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;  <span class="keywordflow">case</span> X86::VRNDSCALESDZr:</div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;  <span class="keywordflow">case</span> X86::VRNDSCALESDZr_Int:</div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;  <span class="keywordflow">case</span> X86::VRNDSCALESDZrb_Int:</div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;  <span class="keywordflow">case</span> X86::VRNDSCALESDZm:</div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;  <span class="keywordflow">case</span> X86::VRNDSCALESDZm_Int:</div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;  <span class="keywordflow">case</span> X86::VRNDSCALESSZr:</div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;  <span class="keywordflow">case</span> X86::VRNDSCALESSZr_Int:</div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;  <span class="keywordflow">case</span> X86::VRNDSCALESSZrb_Int:</div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;  <span class="keywordflow">case</span> X86::VRNDSCALESSZm:</div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;  <span class="keywordflow">case</span> X86::VRNDSCALESSZm_Int:</div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;  <span class="keywordflow">case</span> X86::VRCP14SDZrr:</div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;  <span class="keywordflow">case</span> X86::VRCP14SDZrm:</div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;  <span class="keywordflow">case</span> X86::VRCP14SSZrr:</div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;  <span class="keywordflow">case</span> X86::VRCP14SSZrm:</div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;  <span class="keywordflow">case</span> X86::VRCP28SDZr:</div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;  <span class="keywordflow">case</span> X86::VRCP28SDZrb:</div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;  <span class="keywordflow">case</span> X86::VRCP28SDZm:</div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;  <span class="keywordflow">case</span> X86::VRCP28SSZr:</div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;  <span class="keywordflow">case</span> X86::VRCP28SSZrb:</div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;  <span class="keywordflow">case</span> X86::VRCP28SSZm:</div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;  <span class="keywordflow">case</span> X86::VREDUCESSZrmi:</div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;  <span class="keywordflow">case</span> X86::VREDUCESSZrri:</div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;  <span class="keywordflow">case</span> X86::VREDUCESSZrrib:</div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;  <span class="keywordflow">case</span> X86::VRSQRT14SDZrr:</div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;  <span class="keywordflow">case</span> X86::VRSQRT14SDZrm:</div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;  <span class="keywordflow">case</span> X86::VRSQRT14SSZrr:</div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;  <span class="keywordflow">case</span> X86::VRSQRT14SSZrm:</div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;  <span class="keywordflow">case</span> X86::VRSQRT28SDZr:</div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;  <span class="keywordflow">case</span> X86::VRSQRT28SDZrb:</div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;  <span class="keywordflow">case</span> X86::VRSQRT28SDZm:</div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;  <span class="keywordflow">case</span> X86::VRSQRT28SSZr:</div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;  <span class="keywordflow">case</span> X86::VRSQRT28SSZrb:</div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;  <span class="keywordflow">case</span> X86::VRSQRT28SSZm:</div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSZr:</div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSZr_Int:</div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSZrb_Int:</div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSZm:</div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSZm_Int:</div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDZr:</div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDZr_Int:</div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDZrb_Int:</div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDZm:</div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDZm_Int:</div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSZrrk:</div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDZrrk:</div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;    OpNum = 3;</div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSZrrkz:</div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDZrrkz:</div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;    OpNum = 2;</div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;  }</div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;</div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;}</div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="comment">/// Inform the BreakFalseDeps pass how many idle instructions we would like</span></div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="comment">/// before certain undef register reads.</span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="comment">/// This catches the VCVTSI2SD family of instructions:</span></div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="comment">/// vcvtsi2sdq %rax, undef %xmm0, %xmm14</span></div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="comment">/// We should to be careful *not* to catch VXOR idioms which are presumably</span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="comment">/// handled specially in the pipeline:</span></div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="comment">/// vxorps undef %xmm1, undef %xmm1, %xmm1</span></div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="comment">/// Like getPartialRegUpdateClearance, this makes a strong assumption that the</span></div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="comment">/// high bits that are passed-through are not live.</span></div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span></div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a6c9419f3964be165d2b20c10956825b6"> 4551</a></span>&#160;<a class="code" href="classllvm_1_1X86InstrInfo.html#a6c9419f3964be165d2b20c10956825b6">X86InstrInfo::getUndefRegClearance</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> &amp;OpNum,</div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="X86InstrInfo_8cpp.html#a1b4c000c36eee09deb771ebf364a9dcd">hasUndefRegUpdate</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), OpNum))</div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;</div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpNum);</div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>() &amp;&amp; <a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#a7272e3ce44cf49074565f2babb10f810">UndefRegClearance</a>;</div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;  }</div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;}</div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;</div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#ad8756402b6bd331b493dc7c0b3efd984"> 4563</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ad8756402b6bd331b493dc7c0b3efd984">X86InstrInfo::breakPartialRegDependency</a>(</div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNum, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpNum).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;  <span class="comment">// If MI kills this register, the false dependence is already broken.</span></div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a00f710c1642b1b04a0af75484f7fbfc4">killsRegister</a>(Reg, TRI))</div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;</div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;  <span class="keywordflow">if</span> (X86::VR128RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;    <span class="comment">// These instructions are all floating point domain, so xorps is the best</span></div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;    <span class="comment">// choice.</span></div><div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;    <span class="keywordtype">unsigned</span> Opc = Subtarget.hasAVX() ? X86::VXORPSrr : X86::XORPSrr;</div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(Opc), Reg)</div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>)</div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>);</div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac78902263d351fd8540aeb449d9cb53f">addRegisterKilled</a>(Reg, TRI, <span class="keyword">true</span>);</div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (X86::VR256RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;    <span class="comment">// Use vxorps to clear the full ymm register.</span></div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;    <span class="comment">// It wants to read and write the xmm sub-register.</span></div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> XReg = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, X86::sub_xmm);</div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(X86::VXORPSrr), XReg)</div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(XReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>)</div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(XReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>)</div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac78902263d351fd8540aeb449d9cb53f">addRegisterKilled</a>(Reg, TRI, <span class="keyword">true</span>);</div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (X86::GR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;    <span class="comment">// Using XOR32rr because it has shorter encoding and zeros up the upper bits</span></div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;    <span class="comment">// as well.</span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> XReg = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, X86::sub_32bit);</div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(X86::XOR32rr), XReg)</div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(XReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>)</div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(XReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>)</div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac78902263d351fd8540aeb449d9cb53f">addRegisterKilled</a>(Reg, TRI, <span class="keyword">true</span>);</div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (X86::GR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(X86::XOR32rr), Reg)</div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>)</div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>);</div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac78902263d351fd8540aeb449d9cb53f">addRegisterKilled</a>(Reg, TRI, <span class="keyword">true</span>);</div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;  }</div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;}</div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;</div><div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a00870d00a6899aedeef7ebdd65fc1724"> 4604</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="X86InstrInfo_8cpp.html#a00870d00a6899aedeef7ebdd65fc1724">addOperands</a>(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> MOs,</div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;                        <span class="keywordtype">int</span> PtrOffset = 0) {</div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;  <span class="keywordtype">unsigned</span> NumAddrOps = MOs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>();</div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;</div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;  <span class="keywordflow">if</span> (NumAddrOps &lt; 4) {</div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;    <span class="comment">// FrameIndex only - add an immediate offset (whether its zero or not).</span></div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumAddrOps; ++i)</div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MOs[i]);</div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;    <a class="code" href="namespacellvm.html#ac69ffa25019a9273380556dacb1ba33b">addOffset</a>(MIB, PtrOffset);</div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;    <span class="comment">// General Memory Addressing - we need to add any offset to an existing</span></div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;    <span class="comment">// offset.</span></div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MOs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 5 &amp;&amp; <span class="stringliteral">&quot;Unexpected memory operand list length&quot;</span>);</div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumAddrOps; ++i) {</div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MOs[i];</div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;      <span class="keywordflow">if</span> (i == 3 &amp;&amp; PtrOffset != 0) {</div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;        MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#abbb3f07cf719444939f1967d76aeea5e">addDisp</a>(MO, PtrOffset);</div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;        MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MO);</div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;      }</div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;    }</div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;  }</div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;}</div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;</div><div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a1216c0733931de570c17ed44556139bf"> 4628</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="X86InstrInfo_8cpp.html#a1216c0733931de570c17ed44556139bf">updateOperandRegConstraints</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;                                        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI,</div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) {</div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>();</div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;</div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> Idx : llvm::seq&lt;int&gt;(0, NewMI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>())) {</div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = NewMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx);</div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;    <span class="comment">// We only need to update constraints on virtual register operands.</span></div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg))</div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;</div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;    <span class="keyword">auto</span> *NewRC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(</div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;        Reg, TII.<a class="code" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a>(NewMI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>(), Idx, &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, MF));</div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;    <span class="keywordflow">if</span> (!NewRC) {</div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;WARNING: Unable to update register constraint for operand &quot;</span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;                 &lt;&lt; Idx &lt;&lt; <span class="stringliteral">&quot; of instruction:\n&quot;</span>;</div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;          NewMI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>(); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;    }</div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;  }</div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;}</div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;</div><div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a2aa5c9b128250a6bcec250c3b1dc7cf4"> 4654</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="X86InstrInfo_8cpp.html#a2aa5c9b128250a6bcec250c3b1dc7cf4">FuseTwoAddrInst</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> Opcode,</div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;                                     <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> MOs,</div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt,</div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) {</div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;  <span class="comment">// Create the base instruction with the memory operand as the first part.</span></div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;  <span class="comment">// Omit the implicit operands, something BuildMI can&#39;t do.</span></div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI =</div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;      MF.<a class="code" href="classllvm_1_1MachineFunction.html#a667320dc205c1106d0b0c800ccecb4ba">CreateMachineInstr</a>(TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Opcode), MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">true</span>);</div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB(MF, NewMI);</div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a00870d00a6899aedeef7ebdd65fc1724">addOperands</a>(MIB, MOs);</div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;</div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;  <span class="comment">// Loop over the rest of the ri operands, converting them over.</span></div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;  <span class="keywordtype">unsigned</span> NumOps = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() - 2;</div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumOps; ++i) {</div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i + 2);</div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MO);</div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;  }</div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = NumOps + 2, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MO);</div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;  }</div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;</div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a1216c0733931de570c17ed44556139bf">updateOperandRegConstraints</a>(MF, *NewMI, TII);</div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;</div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = InsertPt-&gt;getParent();</div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;  MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(InsertPt, NewMI);</div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;</div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;  <span class="keywordflow">return</span> MIB;</div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;}</div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;</div><div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a008e18991b424ca6592046dd10494d0c"> 4685</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="X86InstrInfo_8cpp.html#a008e18991b424ca6592046dd10494d0c">FuseInst</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> Opcode,</div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;                              <span class="keywordtype">unsigned</span> OpNo, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> MOs,</div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;                              <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt,</div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;                              <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;                              <span class="keywordtype">int</span> PtrOffset = 0) {</div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;  <span class="comment">// Omit the implicit operands, something BuildMI can&#39;t do.</span></div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI =</div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;      MF.<a class="code" href="classllvm_1_1MachineFunction.html#a667320dc205c1106d0b0c800ccecb4ba">CreateMachineInstr</a>(TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Opcode), MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">true</span>);</div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB(MF, NewMI);</div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;</div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;    <span class="keywordflow">if</span> (i == OpNo) {</div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;Expected to fold into reg operand!&quot;</span>);</div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;      <a class="code" href="X86InstrInfo_8cpp.html#a00870d00a6899aedeef7ebdd65fc1724">addOperands</a>(MIB, MOs, PtrOffset);</div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MO);</div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;    }</div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;  }</div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;</div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a1216c0733931de570c17ed44556139bf">updateOperandRegConstraints</a>(MF, *NewMI, TII);</div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;</div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;  <span class="comment">// Copy the NoFPExcept flag from the instruction we&#39;re fusing.</span></div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a33365204be9cb132de322e3713253b57">getFlag</a>(MachineInstr::MIFlag::NoFPExcept))</div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;    NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aba86b0738c2ab2a52688b846c45bfe59">setFlag</a>(MachineInstr::MIFlag::NoFPExcept);</div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;</div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = InsertPt-&gt;getParent();</div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;  MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(InsertPt, NewMI);</div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;</div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;  <span class="keywordflow">return</span> MIB;</div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;}</div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;</div><div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#aea6659b39f8772586ea180ec090d7c5c"> 4717</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="X86InstrInfo_8cpp.html#aea6659b39f8772586ea180ec090d7c5c">MakeM0Inst</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <span class="keywordtype">unsigned</span> Opcode,</div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;                                <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> MOs,</div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;                                <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt,</div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;                                <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*InsertPt-&gt;getParent(), InsertPt,</div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;                                    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Opcode));</div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#a00870d00a6899aedeef7ebdd65fc1724">addOperands</a>(MIB, MOs);</div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;  <span class="keywordflow">return</span> MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;}</div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;</div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *X86InstrInfo::foldMemoryOperandCustom(</div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> MOs, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt,</div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;  <span class="keywordflow">case</span> X86::INSERTPSrr:</div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;  <span class="keywordflow">case</span> X86::VINSERTPSrr:</div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;  <span class="keywordflow">case</span> X86::VINSERTPSZrr:</div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;    <span class="comment">// Attempt to convert the load of inserted vector into a fold load</span></div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;    <span class="comment">// of a single float.</span></div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;    <span class="keywordflow">if</span> (OpNum == 2) {</div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;      <span class="keywordtype">unsigned</span> Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1).getImm();</div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;      <span class="keywordtype">unsigned</span> ZMask = Imm &amp; 15;</div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;      <span class="keywordtype">unsigned</span> DstIdx = (Imm &gt;&gt; 4) &amp; 3;</div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;      <span class="keywordtype">unsigned</span> SrcIdx = (Imm &gt;&gt; 6) &amp; 3;</div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;</div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>(), OpNum, &amp;RI, MF);</div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;      <span class="keywordtype">unsigned</span> RCSize = TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RC) / 8;</div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;      <span class="keywordflow">if</span> ((Size == 0 || Size &gt;= 16) &amp;&amp; RCSize &gt;= 16 &amp;&amp; 4 &lt;= Align) {</div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;        <span class="keywordtype">int</span> PtrOffset = SrcIdx * 4;</div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;        <span class="keywordtype">unsigned</span> NewImm = (DstIdx &lt;&lt; 4) | ZMask;</div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;        <span class="keywordtype">unsigned</span> NewOpCode =</div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;            (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::VINSERTPSZrr) ? X86::VINSERTPSZrm :</div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;            (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::VINSERTPSrr)  ? X86::VINSERTPSrm  :</div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;                                                    X86::INSERTPSrm;</div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI =</div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;            <a class="code" href="X86InstrInfo_8cpp.html#a008e18991b424ca6592046dd10494d0c">FuseInst</a>(MF, NewOpCode, OpNum, MOs, InsertPt, MI, *<span class="keyword">this</span>, PtrOffset);</div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;        NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1).setImm(NewImm);</div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;        <span class="keywordflow">return</span> NewMI;</div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;      }</div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;    }</div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;  <span class="keywordflow">case</span> X86::MOVHLPSrr:</div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;  <span class="keywordflow">case</span> X86::VMOVHLPSrr:</div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;  <span class="keywordflow">case</span> X86::VMOVHLPSZrr:</div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;    <span class="comment">// Move the upper 64-bits of the second operand to the lower 64-bits.</span></div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;    <span class="comment">// To fold the load, adjust the pointer to the upper and use (V)MOVLPS.</span></div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;    <span class="comment">// TODO: In most cases AVX doesn&#39;t have a 8-byte alignment requirement.</span></div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;    <span class="keywordflow">if</span> (OpNum == 2) {</div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>(), OpNum, &amp;RI, MF);</div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;      <span class="keywordtype">unsigned</span> RCSize = TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RC) / 8;</div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;      <span class="keywordflow">if</span> ((Size == 0 || Size &gt;= 16) &amp;&amp; RCSize &gt;= 16 &amp;&amp; 8 &lt;= Align) {</div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;        <span class="keywordtype">unsigned</span> NewOpCode =</div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;            (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::VMOVHLPSZrr) ? X86::VMOVLPSZ128rm :</div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;            (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::VMOVHLPSrr)  ? X86::VMOVLPSrm     :</div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;                                                   X86::MOVLPSrm;</div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI =</div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;            <a class="code" href="X86InstrInfo_8cpp.html#a008e18991b424ca6592046dd10494d0c">FuseInst</a>(MF, NewOpCode, OpNum, MOs, InsertPt, MI, *<span class="keyword">this</span>, 8);</div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;        <span class="keywordflow">return</span> NewMI;</div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;      }</div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;    }</div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;  <span class="keywordflow">case</span> X86::UNPCKLPDrr:</div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;    <span class="comment">// If we won&#39;t be able to fold this to the memory form of UNPCKL, use</span></div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;    <span class="comment">// MOVHPD instead. Done as custom because we can&#39;t have this in the load</span></div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;    <span class="comment">// table twice.</span></div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;    <span class="keywordflow">if</span> (OpNum == 2) {</div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>(), OpNum, &amp;RI, MF);</div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;      <span class="keywordtype">unsigned</span> RCSize = TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RC) / 8;</div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;      <span class="keywordflow">if</span> ((Size == 0 || Size &gt;= 16) &amp;&amp; RCSize &gt;= 16 &amp;&amp; Align &lt; 16) {</div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI =</div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;            <a class="code" href="X86InstrInfo_8cpp.html#a008e18991b424ca6592046dd10494d0c">FuseInst</a>(MF, X86::MOVHPDrm, OpNum, MOs, InsertPt, MI, *<span class="keyword">this</span>);</div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;        <span class="keywordflow">return</span> NewMI;</div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;      }</div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;    }</div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;  }</div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;</div><div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;}</div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;</div><div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a03912582e43afd7dad833dee8201240d"> 4801</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#a03912582e43afd7dad833dee8201240d">shouldPreventUndefRegUpdateMemFold</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;                                               <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;  <span class="keywordtype">unsigned</span> Ignored;</div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="X86InstrInfo_8cpp.html#a1b4c000c36eee09deb771ebf364a9dcd">hasUndefRegUpdate</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), Ignored, <span class="comment">/*ForLoadFold*/</span><span class="keyword">true</span>) ||</div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;      !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;</div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;  <span class="comment">// The are two cases we need to handle depending on where in the pipeline</span></div><div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;  <span class="comment">// the folding attempt is being made.</span></div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;  <span class="comment">// -Register has the undef flag set.</span></div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;  <span class="comment">// -Register is produced by the IMPLICIT_DEF instruction.</span></div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;</div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>())</div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;</div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;RegInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *VRegDef = RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;  <span class="keywordflow">return</span> VRegDef &amp;&amp; VRegDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a120ccebe70e1b0ddf72fc776229d0025">isImplicitDef</a>();</div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;}</div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;</div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;</div><div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#adedb49520e68b2501532dfc2b4e9d80d"> 4822</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1X86InstrInfo.html#a7cfc0ecfec922ebf19bd023f3b675604">X86InstrInfo::foldMemoryOperandImpl</a>(</div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> MOs, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt,</div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;    <span class="keywordtype">unsigned</span> Size, <span class="keywordtype">unsigned</span> Align, <span class="keywordtype">bool</span> AllowCommute)<span class="keyword"> const </span>{</div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;  <span class="keywordtype">bool</span> isSlowTwoMemOps = Subtarget.slowTwoMemOps();</div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;  <span class="keywordtype">bool</span> isTwoAddrFold = <span class="keyword">false</span>;</div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;</div><div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;  <span class="comment">// For CPUs that favor the register form of a call or push,</span></div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;  <span class="comment">// do not fold loads into calls or pushes, unless optimizing for size</span></div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;  <span class="comment">// aggressively.</span></div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;  <span class="keywordflow">if</span> (isSlowTwoMemOps &amp;&amp; !MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a548cfb9440f36ba67fc5566b8e967fc6">hasMinSize</a>() &amp;&amp;</div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;      (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::CALL32r || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::CALL64r ||</div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;       MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::PUSH16r || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::PUSH32r ||</div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;       MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::PUSH64r))</div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;</div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;  <span class="comment">// Avoid partial and undef register update stalls unless optimizing for size.</span></div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;  <span class="keywordflow">if</span> (!MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a1c455e007178a24dfb18ac0e200ea02c">hasOptSize</a>() &amp;&amp;</div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;      (<a class="code" href="X86InstrInfo_8cpp.html#a84f1ffceb5b450823b8947738b7307ae">hasPartialRegUpdate</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), Subtarget, <span class="comment">/*ForLoadFold*/</span><span class="keyword">true</span>) ||</div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;       <a class="code" href="X86InstrInfo_8cpp.html#a03912582e43afd7dad833dee8201240d">shouldPreventUndefRegUpdateMemFold</a>(MF, MI)))</div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;</div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;  <span class="keywordtype">unsigned</span> NumOps = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>();</div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;  <span class="keywordtype">bool</span> isTwoAddr =</div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;      NumOps &gt; 1 &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">getOperandConstraint</a>(1, <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>) != -1;</div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;</div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;  <span class="comment">// FIXME: AsmPrinter doesn&#39;t know how to handle</span></div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;  <span class="comment">// X86II::MO_GOT_ABSOLUTE_ADDRESS after folding.</span></div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::ADD32ri &amp;&amp;</div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ab06dda088d3c7686f7dfcdb2b96323f5">getTargetFlags</a>() == <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a5364e197f6bba28989699b6040ce96ca">X86II::MO_GOT_ABSOLUTE_ADDRESS</a>)</div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;</div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;  <span class="comment">// GOTTPOFF relocation loads can only be folded into add instructions.</span></div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;  <span class="comment">// FIXME: Need to exclude other relocations that only support specific</span></div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;  <span class="comment">// instructions.</span></div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;  <span class="keywordflow">if</span> (MOs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a> &amp;&amp;</div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;      MOs[<a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>].getTargetFlags() == <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84ac7ab3243c491b3b6ff673eaf87335fe5">X86II::MO_GOTTPOFF</a> &amp;&amp;</div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != X86::ADD64rr)</div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;</div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;</div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;  <span class="comment">// Attempt to fold any custom cases we have.</span></div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CustomMI =</div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;          foldMemoryOperandCustom(MF, MI, OpNum, MOs, InsertPt, Size, Align))</div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;    <span class="keywordflow">return</span> CustomMI;</div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;</div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html">X86MemoryFoldTableEntry</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;</div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;  <span class="comment">// Folding a memory location into the two-address part of a two-address</span></div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;  <span class="comment">// instruction is different than folding it other places.  It requires</span></div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;  <span class="comment">// replacing the *two* registers with the memory location.</span></div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;  <span class="keywordflow">if</span> (isTwoAddr &amp;&amp; NumOps &gt;= 2 &amp;&amp; OpNum &lt; 2 &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) {</div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;    I = <a class="code" href="namespacellvm.html#a03cd6233fcd6b507b6c6ed371846ef05">lookupTwoAddrFoldTable</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;    isTwoAddrFold = <span class="keyword">true</span>;</div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;    <span class="keywordflow">if</span> (OpNum == 0) {</div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;      <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::MOV32r0) {</div><div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;        NewMI = <a class="code" href="X86InstrInfo_8cpp.html#aea6659b39f8772586ea180ec090d7c5c">MakeM0Inst</a>(*<span class="keyword">this</span>, X86::MOV32mi, MOs, InsertPt, MI);</div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;        <span class="keywordflow">if</span> (NewMI)</div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;          <span class="keywordflow">return</span> NewMI;</div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;      }</div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;    }</div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;</div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;    I = <a class="code" href="namespacellvm.html#ad48033c875e77582c2c5c491d598f88a">lookupFoldTable</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), OpNum);</div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;  }</div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;</div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;  <span class="keywordflow">if</span> (I != <span class="keyword">nullptr</span>) {</div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;    <span class="keywordtype">unsigned</span> Opcode = I-&gt;<a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html#a9d84858a47c7460767f26533da32103c">DstOp</a>;</div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">MinAlign</a> = (I-&gt;<a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html#affcc5e790c3d55a0631822993a377280">Flags</a> &amp; <a class="code" href="namespacellvm.html#a984375439fd126cc0169b04229cf2389ad8c2650433c6088758b5d3b6fe956ce5">TB_ALIGN_MASK</a>) &gt;&gt; <a class="code" href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a699570caf06fde2410a5bcd1e00fd3a0">TB_ALIGN_SHIFT</a>;</div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;    MinAlign = MinAlign ? 1 &lt;&lt; (MinAlign - 1) : 0;</div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;    <span class="keywordflow">if</span> (Align &lt; MinAlign)</div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;    <span class="keywordtype">bool</span> NarrowToMOV32rm = <span class="keyword">false</span>;</div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;    <span class="keywordflow">if</span> (Size) {</div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>(), OpNum,</div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;                                                  &amp;RI, MF);</div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;      <span class="keywordtype">unsigned</span> RCSize = TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RC) / 8;</div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;      <span class="keywordflow">if</span> (Size &lt; RCSize) {</div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;        <span class="comment">// FIXME: Allow scalar intrinsic instructions like ADDSSrm_Int.</span></div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;        <span class="comment">// Check if it&#39;s safe to fold the load. If the size of the object is</span></div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;        <span class="comment">// narrower than the load width, then it&#39;s not.</span></div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;        <span class="keywordflow">if</span> (Opcode != X86::MOV64rm || RCSize != 8 || Size != 4)</div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;        <span class="comment">// If this is a 64-bit load, but the spill slot is 32, then we can do</span></div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;        <span class="comment">// a 32-bit load which is implicitly zero-extended. This likely is</span></div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;        <span class="comment">// due to live interval analysis remat&#39;ing a load from stack slot.</span></div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;        <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>())</div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;        Opcode = X86::MOV32rm;</div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;        NarrowToMOV32rm = <span class="keyword">true</span>;</div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;      }</div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;    }</div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;</div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;    <span class="keywordflow">if</span> (isTwoAddrFold)</div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;      NewMI = <a class="code" href="X86InstrInfo_8cpp.html#a2aa5c9b128250a6bcec250c3b1dc7cf4">FuseTwoAddrInst</a>(MF, Opcode, MOs, InsertPt, MI, *<span class="keyword">this</span>);</div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;      NewMI = <a class="code" href="X86InstrInfo_8cpp.html#a008e18991b424ca6592046dd10494d0c">FuseInst</a>(MF, Opcode, OpNum, MOs, InsertPt, MI, *<span class="keyword">this</span>);</div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;</div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;    <span class="keywordflow">if</span> (NarrowToMOV32rm) {</div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;      <span class="comment">// If this is the special case where we use a MOV32rm to load a 32-bit</span></div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;      <span class="comment">// value and zero-extend the top bits. Change the destination register</span></div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;      <span class="comment">// to a 32-bit one.</span></div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(DstReg))</div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;        NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(RI.getSubReg(DstReg, X86::sub_32bit));</div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;        NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(X86::sub_32bit);</div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;    }</div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;    <span class="keywordflow">return</span> NewMI;</div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;  }</div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;</div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;  <span class="comment">// If the instruction and target operand are commutable, commute the</span></div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;  <span class="comment">// instruction and try again.</span></div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;  <span class="keywordflow">if</span> (AllowCommute) {</div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;    <span class="keywordtype">unsigned</span> CommuteOpIdx1 = OpNum, CommuteOpIdx2 = CommuteAnyOperandIndex;</div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1X86InstrInfo.html#a2c3415ef8f310c64d20ff8772825e0b5">findCommutedOpIndices</a>(MI, CommuteOpIdx1, CommuteOpIdx2)) {</div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;      <span class="keywordtype">bool</span> HasDef = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>();</div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> Reg0 = HasDef ? MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() : <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>();</div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> Reg1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(CommuteOpIdx1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> Reg2 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(CommuteOpIdx2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;      <span class="keywordtype">bool</span> Tied1 =</div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;          0 == MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">getOperandConstraint</a>(CommuteOpIdx1, <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>);</div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;      <span class="keywordtype">bool</span> Tied2 =</div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;          0 == MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">getOperandConstraint</a>(CommuteOpIdx2, <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>);</div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;</div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;      <span class="comment">// If either of the commutable operands are tied to the destination</span></div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;      <span class="comment">// then we can not commute + fold.</span></div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;      <span class="keywordflow">if</span> ((HasDef &amp;&amp; Reg0 == Reg1 &amp;&amp; Tied1) ||</div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;          (HasDef &amp;&amp; Reg0 == Reg2 &amp;&amp; Tied2))</div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;</div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CommutedMI =</div><div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;          commuteInstruction(MI, <span class="keyword">false</span>, CommuteOpIdx1, CommuteOpIdx2);</div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;      <span class="keywordflow">if</span> (!CommutedMI) {</div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;        <span class="comment">// Unable to commute.</span></div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;      }</div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;      <span class="keywordflow">if</span> (CommutedMI != &amp;MI) {</div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;        <span class="comment">// New instruction. We can&#39;t fold from this.</span></div><div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;        CommutedMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;      }</div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;</div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;      <span class="comment">// Attempt to fold with the commuted version of the instruction.</span></div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;      NewMI = <a class="code" href="classllvm_1_1X86InstrInfo.html#a7cfc0ecfec922ebf19bd023f3b675604">foldMemoryOperandImpl</a>(MF, MI, CommuteOpIdx2, MOs, InsertPt,</div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;                                    Size, Align, <span class="comment">/*AllowCommute=*/</span><span class="keyword">false</span>);</div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;      <span class="keywordflow">if</span> (NewMI)</div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;        <span class="keywordflow">return</span> NewMI;</div><div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;</div><div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;      <span class="comment">// Folding failed again - undo the commute before returning.</span></div><div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UncommutedMI =</div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;          commuteInstruction(MI, <span class="keyword">false</span>, CommuteOpIdx1, CommuteOpIdx2);</div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;      <span class="keywordflow">if</span> (!UncommutedMI) {</div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;        <span class="comment">// Unable to commute.</span></div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;      }</div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;      <span class="keywordflow">if</span> (UncommutedMI != &amp;MI) {</div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;        <span class="comment">// New instruction. It doesn&#39;t need to be kept.</span></div><div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;        UncommutedMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;      }</div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;</div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;      <span class="comment">// Return here to prevent duplicate fuse failure report.</span></div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;    }</div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;  }</div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;</div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;  <span class="comment">// No fusion</span></div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86InstrInfo_8cpp.html#a995e0ebed62ed6470b31309afd68373b">PrintFailedFusing</a> &amp;&amp; !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>())</div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;We failed to fuse operand &quot;</span> &lt;&lt; OpNum &lt;&lt; <span class="stringliteral">&quot; in &quot;</span> &lt;&lt; <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;}</div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;</div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a7cfc0ecfec922ebf19bd023f3b675604"> 5000</a></span>&#160;<a class="code" href="classllvm_1_1X86InstrInfo.html#a7cfc0ecfec922ebf19bd023f3b675604">X86InstrInfo::foldMemoryOperandImpl</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;                                    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;                                    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt,</div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;                                    <span class="keywordtype">int</span> FrameIndex, <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS,</div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;                                    <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM)<span class="keyword"> const </span>{</div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;  <span class="comment">// Check switch flag</span></div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86InstrInfo_8cpp.html#a4170f830cdef2554d08ad92494a828fc">NoFusing</a>)</div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;</div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;  <span class="comment">// Avoid partial and undef register update stalls unless optimizing for size.</span></div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;  <span class="keywordflow">if</span> (!MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a1c455e007178a24dfb18ac0e200ea02c">hasOptSize</a>() &amp;&amp;</div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;      (<a class="code" href="X86InstrInfo_8cpp.html#a84f1ffceb5b450823b8947738b7307ae">hasPartialRegUpdate</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), Subtarget, <span class="comment">/*ForLoadFold*/</span><span class="keyword">true</span>) ||</div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;       <a class="code" href="X86InstrInfo_8cpp.html#a03912582e43afd7dad833dee8201240d">shouldPreventUndefRegUpdateMemFold</a>(MF, MI)))</div><div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;</div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;  <span class="comment">// Don&#39;t fold subreg spills, or reloads that use a high subreg.</span></div><div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> Op : Ops) {</div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Op);</div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;    <span class="keyword">auto</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> &amp;&amp; (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() || <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> == X86::sub_8bit_hi))</div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;  }</div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;</div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;  <span class="keywordtype">unsigned</span> Size = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FrameIndex);</div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;  <span class="keywordtype">unsigned</span> Alignment = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(FrameIndex);</div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;  <span class="comment">// If the function stack isn&#39;t realigned we don&#39;t want to fold instructions</span></div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;  <span class="comment">// that need increased alignment.</span></div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;  <span class="keywordflow">if</span> (!RI.needsStackRealignment(MF))</div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;    Alignment =</div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;        std::min(Alignment, Subtarget.getFrameLowering()-&gt;getStackAlignment());</div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;  <span class="keywordflow">if</span> (Ops.size() == 2 &amp;&amp; Ops[0] == 0 &amp;&amp; Ops[1] == 1) {</div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;    <span class="keywordtype">unsigned</span> NewOpc = 0;</div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;    <span class="keywordtype">unsigned</span> RCSize = 0;</div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;    <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;    <span class="keywordflow">case</span> X86::TEST8rr:  NewOpc = X86::CMP8ri; RCSize = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;    <span class="keywordflow">case</span> X86::TEST16rr: NewOpc = X86::CMP16ri8; RCSize = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;    <span class="keywordflow">case</span> X86::TEST32rr: NewOpc = X86::CMP32ri8; RCSize = 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;    <span class="keywordflow">case</span> X86::TEST64rr: NewOpc = X86::CMP64ri8; RCSize = 8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;    }</div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;    <span class="comment">// Check if it&#39;s safe to fold the load. If the size of the object is</span></div><div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;    <span class="comment">// narrower than the load width, then it&#39;s not.</span></div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;    <span class="keywordflow">if</span> (Size &lt; RCSize)</div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;    <span class="comment">// Change to CMPXXri r, 0 first.</span></div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(NewOpc));</div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(0);</div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ops.size() != 1)</div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;</div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a7cfc0ecfec922ebf19bd023f3b675604">foldMemoryOperandImpl</a>(MF, MI, Ops[0],</div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;                               <a class="code" href="classllvm_1_1MachineOperand.html#afda3f1971b3e44709267be818ffd3035">MachineOperand::CreateFI</a>(FrameIndex), InsertPt,</div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;                               Size, Alignment, <span class="comment">/*AllowCommute=*/</span><span class="keyword">true</span>);</div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;}</div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;<span class="comment">/// Check if \p LoadMI is a partial register load that we can&#39;t fold into \p MI</span></div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="comment">/// because the latter uses contents that wouldn&#39;t be defined in the folded</span></div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="comment">/// version.  For instance, this transformation isn&#39;t legal:</span></div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;<span class="comment">///   movss (%rdi), %xmm0</span></div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="comment">///   addps %xmm0, %xmm0</span></div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="comment">/// -&gt;</span></div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="comment">///   addps (%rdi), %xmm0</span></div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="comment">/// But this one is:</span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="comment">///   movss (%rdi), %xmm0</span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="comment">///   addss %xmm0, %xmm0</span></div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="comment">/// -&gt;</span></div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="comment">///   addss (%rdi), %xmm0</span></div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#abed37e9eeb67324751569d54ac13c0ef"> 5070</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#abed37e9eeb67324751569d54ac13c0ef">isNonFoldablePartialRegisterLoad</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoadMI,</div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;UserMI,</div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;  <span class="keywordtype">unsigned</span> Opc = LoadMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;  <span class="keywordtype">unsigned</span> UserOpc = UserMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;      MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(LoadMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;  <span class="keywordtype">unsigned</span> RegSize = TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RC);</div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;</div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;  <span class="keywordflow">if</span> ((Opc == X86::MOVSSrm || Opc == X86::VMOVSSrm || Opc == X86::VMOVSSZrm ||</div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;       Opc == X86::MOVSSrm_alt || Opc == X86::VMOVSSrm_alt ||</div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;       Opc == X86::VMOVSSZrm_alt) &amp;&amp;</div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;      RegSize &gt; 32) {</div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;    <span class="comment">// These instructions only load 32 bits, we can&#39;t fold them if the</span></div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;    <span class="comment">// destination register is wider than 32 bits (4 bytes), and its user</span></div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;    <span class="comment">// instruction isn&#39;t scalar (SS).</span></div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;    <span class="keywordflow">switch</span> (UserOpc) {</div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;    <span class="keywordflow">case</span> X86::ADDSSrr_Int: <span class="keywordflow">case</span> X86::VADDSSrr_Int: <span class="keywordflow">case</span> X86::VADDSSZrr_Int:</div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;    <span class="keywordflow">case</span> X86::CMPSSrr_Int: <span class="keywordflow">case</span> X86::VCMPSSrr_Int: <span class="keywordflow">case</span> X86::VCMPSSZrr_Int:</div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;    <span class="keywordflow">case</span> X86::DIVSSrr_Int: <span class="keywordflow">case</span> X86::VDIVSSrr_Int: <span class="keywordflow">case</span> X86::VDIVSSZrr_Int:</div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;    <span class="keywordflow">case</span> X86::MAXSSrr_Int: <span class="keywordflow">case</span> X86::VMAXSSrr_Int: <span class="keywordflow">case</span> X86::VMAXSSZrr_Int:</div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;    <span class="keywordflow">case</span> X86::MINSSrr_Int: <span class="keywordflow">case</span> X86::VMINSSrr_Int: <span class="keywordflow">case</span> X86::VMINSSZrr_Int:</div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;    <span class="keywordflow">case</span> X86::MULSSrr_Int: <span class="keywordflow">case</span> X86::VMULSSrr_Int: <span class="keywordflow">case</span> X86::VMULSSZrr_Int:</div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;    <span class="keywordflow">case</span> X86::SUBSSrr_Int: <span class="keywordflow">case</span> X86::VSUBSSrr_Int: <span class="keywordflow">case</span> X86::VSUBSSZrr_Int:</div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;    <span class="keywordflow">case</span> X86::VADDSSZrr_Intk: <span class="keywordflow">case</span> X86::VADDSSZrr_Intkz:</div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;    <span class="keywordflow">case</span> X86::VCMPSSZrr_Intk:</div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;    <span class="keywordflow">case</span> X86::VDIVSSZrr_Intk: <span class="keywordflow">case</span> X86::VDIVSSZrr_Intkz:</div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;    <span class="keywordflow">case</span> X86::VMAXSSZrr_Intk: <span class="keywordflow">case</span> X86::VMAXSSZrr_Intkz:</div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;    <span class="keywordflow">case</span> X86::VMINSSZrr_Intk: <span class="keywordflow">case</span> X86::VMINSSZrr_Intkz:</div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;    <span class="keywordflow">case</span> X86::VMULSSZrr_Intk: <span class="keywordflow">case</span> X86::VMULSSZrr_Intkz:</div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;    <span class="keywordflow">case</span> X86::VSUBSSZrr_Intk: <span class="keywordflow">case</span> X86::VSUBSSZrr_Intkz:</div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;    <span class="keywordflow">case</span> X86::VFMADDSS4rr_Int:   <span class="keywordflow">case</span> X86::VFNMADDSS4rr_Int:</div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUBSS4rr_Int:   <span class="keywordflow">case</span> X86::VFNMSUBSS4rr_Int:</div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD132SSr_Int:  <span class="keywordflow">case</span> X86::VFNMADD132SSr_Int:</div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD213SSr_Int:  <span class="keywordflow">case</span> X86::VFNMADD213SSr_Int:</div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD231SSr_Int:  <span class="keywordflow">case</span> X86::VFNMADD231SSr_Int:</div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB132SSr_Int:  <span class="keywordflow">case</span> X86::VFNMSUB132SSr_Int:</div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB213SSr_Int:  <span class="keywordflow">case</span> X86::VFNMSUB213SSr_Int:</div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB231SSr_Int:  <span class="keywordflow">case</span> X86::VFNMSUB231SSr_Int:</div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD132SSZr_Int: <span class="keywordflow">case</span> X86::VFNMADD132SSZr_Int:</div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD213SSZr_Int: <span class="keywordflow">case</span> X86::VFNMADD213SSZr_Int:</div><div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD231SSZr_Int: <span class="keywordflow">case</span> X86::VFNMADD231SSZr_Int:</div><div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB132SSZr_Int: <span class="keywordflow">case</span> X86::VFNMSUB132SSZr_Int:</div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB213SSZr_Int: <span class="keywordflow">case</span> X86::VFNMSUB213SSZr_Int:</div><div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB231SSZr_Int: <span class="keywordflow">case</span> X86::VFNMSUB231SSZr_Int:</div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD132SSZr_Intk: <span class="keywordflow">case</span> X86::VFNMADD132SSZr_Intk:</div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD213SSZr_Intk: <span class="keywordflow">case</span> X86::VFNMADD213SSZr_Intk:</div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD231SSZr_Intk: <span class="keywordflow">case</span> X86::VFNMADD231SSZr_Intk:</div><div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB132SSZr_Intk: <span class="keywordflow">case</span> X86::VFNMSUB132SSZr_Intk:</div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB213SSZr_Intk: <span class="keywordflow">case</span> X86::VFNMSUB213SSZr_Intk:</div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB231SSZr_Intk: <span class="keywordflow">case</span> X86::VFNMSUB231SSZr_Intk:</div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD132SSZr_Intkz: <span class="keywordflow">case</span> X86::VFNMADD132SSZr_Intkz:</div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD213SSZr_Intkz: <span class="keywordflow">case</span> X86::VFNMADD213SSZr_Intkz:</div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD231SSZr_Intkz: <span class="keywordflow">case</span> X86::VFNMADD231SSZr_Intkz:</div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB132SSZr_Intkz: <span class="keywordflow">case</span> X86::VFNMSUB132SSZr_Intkz:</div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB213SSZr_Intkz: <span class="keywordflow">case</span> X86::VFNMSUB213SSZr_Intkz:</div><div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB231SSZr_Intkz: <span class="keywordflow">case</span> X86::VFNMSUB231SSZr_Intkz:</div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;    }</div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;  }</div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;</div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;  <span class="keywordflow">if</span> ((Opc == X86::MOVSDrm || Opc == X86::VMOVSDrm || Opc == X86::VMOVSDZrm ||</div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;       Opc == X86::MOVSDrm_alt || Opc == X86::VMOVSDrm_alt ||</div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;       Opc == X86::VMOVSDZrm_alt) &amp;&amp;</div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;      RegSize &gt; 64) {</div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;    <span class="comment">// These instructions only load 64 bits, we can&#39;t fold them if the</span></div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;    <span class="comment">// destination register is wider than 64 bits (8 bytes), and its user</span></div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;    <span class="comment">// instruction isn&#39;t scalar (SD).</span></div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;    <span class="keywordflow">switch</span> (UserOpc) {</div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;    <span class="keywordflow">case</span> X86::ADDSDrr_Int: <span class="keywordflow">case</span> X86::VADDSDrr_Int: <span class="keywordflow">case</span> X86::VADDSDZrr_Int:</div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;    <span class="keywordflow">case</span> X86::CMPSDrr_Int: <span class="keywordflow">case</span> X86::VCMPSDrr_Int: <span class="keywordflow">case</span> X86::VCMPSDZrr_Int:</div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;    <span class="keywordflow">case</span> X86::DIVSDrr_Int: <span class="keywordflow">case</span> X86::VDIVSDrr_Int: <span class="keywordflow">case</span> X86::VDIVSDZrr_Int:</div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;    <span class="keywordflow">case</span> X86::MAXSDrr_Int: <span class="keywordflow">case</span> X86::VMAXSDrr_Int: <span class="keywordflow">case</span> X86::VMAXSDZrr_Int:</div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;    <span class="keywordflow">case</span> X86::MINSDrr_Int: <span class="keywordflow">case</span> X86::VMINSDrr_Int: <span class="keywordflow">case</span> X86::VMINSDZrr_Int:</div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;    <span class="keywordflow">case</span> X86::MULSDrr_Int: <span class="keywordflow">case</span> X86::VMULSDrr_Int: <span class="keywordflow">case</span> X86::VMULSDZrr_Int:</div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;    <span class="keywordflow">case</span> X86::SUBSDrr_Int: <span class="keywordflow">case</span> X86::VSUBSDrr_Int: <span class="keywordflow">case</span> X86::VSUBSDZrr_Int:</div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;    <span class="keywordflow">case</span> X86::VADDSDZrr_Intk: <span class="keywordflow">case</span> X86::VADDSDZrr_Intkz:</div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;    <span class="keywordflow">case</span> X86::VCMPSDZrr_Intk:</div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;    <span class="keywordflow">case</span> X86::VDIVSDZrr_Intk: <span class="keywordflow">case</span> X86::VDIVSDZrr_Intkz:</div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;    <span class="keywordflow">case</span> X86::VMAXSDZrr_Intk: <span class="keywordflow">case</span> X86::VMAXSDZrr_Intkz:</div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;    <span class="keywordflow">case</span> X86::VMINSDZrr_Intk: <span class="keywordflow">case</span> X86::VMINSDZrr_Intkz:</div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;    <span class="keywordflow">case</span> X86::VMULSDZrr_Intk: <span class="keywordflow">case</span> X86::VMULSDZrr_Intkz:</div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;    <span class="keywordflow">case</span> X86::VSUBSDZrr_Intk: <span class="keywordflow">case</span> X86::VSUBSDZrr_Intkz:</div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;    <span class="keywordflow">case</span> X86::VFMADDSD4rr_Int:   <span class="keywordflow">case</span> X86::VFNMADDSD4rr_Int:</div><div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUBSD4rr_Int:   <span class="keywordflow">case</span> X86::VFNMSUBSD4rr_Int:</div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD132SDr_Int:  <span class="keywordflow">case</span> X86::VFNMADD132SDr_Int:</div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD213SDr_Int:  <span class="keywordflow">case</span> X86::VFNMADD213SDr_Int:</div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD231SDr_Int:  <span class="keywordflow">case</span> X86::VFNMADD231SDr_Int:</div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB132SDr_Int:  <span class="keywordflow">case</span> X86::VFNMSUB132SDr_Int:</div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB213SDr_Int:  <span class="keywordflow">case</span> X86::VFNMSUB213SDr_Int:</div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB231SDr_Int:  <span class="keywordflow">case</span> X86::VFNMSUB231SDr_Int:</div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD132SDZr_Int: <span class="keywordflow">case</span> X86::VFNMADD132SDZr_Int:</div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD213SDZr_Int: <span class="keywordflow">case</span> X86::VFNMADD213SDZr_Int:</div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD231SDZr_Int: <span class="keywordflow">case</span> X86::VFNMADD231SDZr_Int:</div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB132SDZr_Int: <span class="keywordflow">case</span> X86::VFNMSUB132SDZr_Int:</div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB213SDZr_Int: <span class="keywordflow">case</span> X86::VFNMSUB213SDZr_Int:</div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB231SDZr_Int: <span class="keywordflow">case</span> X86::VFNMSUB231SDZr_Int:</div><div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD132SDZr_Intk: <span class="keywordflow">case</span> X86::VFNMADD132SDZr_Intk:</div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD213SDZr_Intk: <span class="keywordflow">case</span> X86::VFNMADD213SDZr_Intk:</div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD231SDZr_Intk: <span class="keywordflow">case</span> X86::VFNMADD231SDZr_Intk:</div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB132SDZr_Intk: <span class="keywordflow">case</span> X86::VFNMSUB132SDZr_Intk:</div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB213SDZr_Intk: <span class="keywordflow">case</span> X86::VFNMSUB213SDZr_Intk:</div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB231SDZr_Intk: <span class="keywordflow">case</span> X86::VFNMSUB231SDZr_Intk:</div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD132SDZr_Intkz: <span class="keywordflow">case</span> X86::VFNMADD132SDZr_Intkz:</div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD213SDZr_Intkz: <span class="keywordflow">case</span> X86::VFNMADD213SDZr_Intkz:</div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;    <span class="keywordflow">case</span> X86::VFMADD231SDZr_Intkz: <span class="keywordflow">case</span> X86::VFNMADD231SDZr_Intkz:</div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB132SDZr_Intkz: <span class="keywordflow">case</span> X86::VFNMSUB132SDZr_Intkz:</div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB213SDZr_Intkz: <span class="keywordflow">case</span> X86::VFNMSUB213SDZr_Intkz:</div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;    <span class="keywordflow">case</span> X86::VFMSUB231SDZr_Intkz: <span class="keywordflow">case</span> X86::VFNMSUB231SDZr_Intkz:</div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;    }</div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;  }</div><div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;</div><div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;}</div><div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;</div><div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a50164cfe569a57c0fcc574d0d1fc1863"> 5191</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1X86InstrInfo.html#a7cfc0ecfec922ebf19bd023f3b675604">X86InstrInfo::foldMemoryOperandImpl</a>(</div><div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoadMI,</div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;    <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS)<span class="keyword"> const </span>{</div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;</div><div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;  <span class="comment">// TODO: Support the case where LoadMI loads a wide register, but MI</span></div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;  <span class="comment">// only uses a subreg.</span></div><div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> Op : Ops) {</div><div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Op).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>())</div><div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;  }</div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;</div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;  <span class="comment">// If loading from a FrameIndex, fold directly from the FrameIndex.</span></div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;  <span class="keywordtype">unsigned</span> NumOps = LoadMI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>();</div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>;</div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1X86InstrInfo.html#a6368ef2530729128fc2510ed5a2c3f04">isLoadFromStackSlot</a>(LoadMI, FrameIndex)) {</div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86InstrInfo_8cpp.html#abed37e9eeb67324751569d54ac13c0ef">isNonFoldablePartialRegisterLoad</a>(LoadMI, MI, MF))</div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a7cfc0ecfec922ebf19bd023f3b675604">foldMemoryOperandImpl</a>(MF, MI, Ops, InsertPt, FrameIndex, LIS);</div><div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;  }</div><div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;</div><div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;  <span class="comment">// Check switch flag</span></div><div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86InstrInfo_8cpp.html#a4170f830cdef2554d08ad92494a828fc">NoFusing</a>) <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;</div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;  <span class="comment">// Avoid partial and undef register update stalls unless optimizing for size.</span></div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;  <span class="keywordflow">if</span> (!MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a1c455e007178a24dfb18ac0e200ea02c">hasOptSize</a>() &amp;&amp;</div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;      (<a class="code" href="X86InstrInfo_8cpp.html#a84f1ffceb5b450823b8947738b7307ae">hasPartialRegUpdate</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), Subtarget, <span class="comment">/*ForLoadFold*/</span><span class="keyword">true</span>) ||</div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;       <a class="code" href="X86InstrInfo_8cpp.html#a03912582e43afd7dad833dee8201240d">shouldPreventUndefRegUpdateMemFold</a>(MF, MI)))</div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;</div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;  <span class="comment">// Determine the alignment of the load.</span></div><div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;  <span class="keywordtype">unsigned</span> Alignment = 0;</div><div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;  <span class="keywordflow">if</span> (LoadMI.<a class="code" href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">hasOneMemOperand</a>())</div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;    Alignment = (*LoadMI.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>())-&gt;<a class="code" href="WinCOFFObjectWriter_8cpp.html#a5d36c914304ad459642fcae234d04021">getAlignment</a>();</div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;    <span class="keywordflow">switch</span> (LoadMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;    <span class="keywordflow">case</span> X86::AVX512_512_SET0:</div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;    <span class="keywordflow">case</span> X86::AVX512_512_SETALLONES:</div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;      Alignment = 64;</div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;    <span class="keywordflow">case</span> X86::AVX2_SETALLONES:</div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;    <span class="keywordflow">case</span> X86::AVX1_SETALLONES:</div><div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;    <span class="keywordflow">case</span> X86::AVX_SET0:</div><div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;    <span class="keywordflow">case</span> X86::AVX512_256_SET0:</div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;      Alignment = 32;</div><div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;    <span class="keywordflow">case</span> X86::V_SET0:</div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;    <span class="keywordflow">case</span> X86::V_SETALLONES:</div><div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;    <span class="keywordflow">case</span> X86::AVX512_128_SET0:</div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;    <span class="keywordflow">case</span> X86::FsFLD0F128:</div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;    <span class="keywordflow">case</span> X86::AVX512_FsFLD0F128:</div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;      Alignment = 16;</div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;    <span class="keywordflow">case</span> X86::MMX_SET0:</div><div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;    <span class="keywordflow">case</span> X86::FsFLD0SD:</div><div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;    <span class="keywordflow">case</span> X86::AVX512_FsFLD0SD:</div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;      Alignment = 8;</div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;    <span class="keywordflow">case</span> X86::FsFLD0SS:</div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;    <span class="keywordflow">case</span> X86::AVX512_FsFLD0SS:</div><div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;      Alignment = 4;</div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;    }</div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;  <span class="keywordflow">if</span> (Ops.size() == 2 &amp;&amp; Ops[0] == 0 &amp;&amp; Ops[1] == 1) {</div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;    <span class="keywordtype">unsigned</span> NewOpc = 0;</div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;    <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;    <span class="keywordflow">case</span> X86::TEST8rr:  NewOpc = X86::CMP8ri; <span class="keywordflow">break</span>;</div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;    <span class="keywordflow">case</span> X86::TEST16rr: NewOpc = X86::CMP16ri8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;    <span class="keywordflow">case</span> X86::TEST32rr: NewOpc = X86::CMP32ri8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;    <span class="keywordflow">case</span> X86::TEST64rr: NewOpc = X86::CMP64ri8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;    }</div><div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;    <span class="comment">// Change to CMPXXri r, 0 first.</span></div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(NewOpc));</div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(0);</div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ops.size() != 1)</div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;</div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;  <span class="comment">// Make sure the subregisters match.</span></div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;  <span class="comment">// Otherwise we risk changing the size of the load.</span></div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;  <span class="keywordflow">if</span> (LoadMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() != MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Ops[0]).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>())</div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;</div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineOperand,X86::AddrNumOperands&gt;</a> MOs;</div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;  <span class="keywordflow">switch</span> (LoadMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;  <span class="keywordflow">case</span> X86::MMX_SET0:</div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;  <span class="keywordflow">case</span> X86::V_SET0:</div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;  <span class="keywordflow">case</span> X86::V_SETALLONES:</div><div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;  <span class="keywordflow">case</span> X86::AVX2_SETALLONES:</div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;  <span class="keywordflow">case</span> X86::AVX1_SETALLONES:</div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;  <span class="keywordflow">case</span> X86::AVX_SET0:</div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_128_SET0:</div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_256_SET0:</div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_512_SET0:</div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_512_SETALLONES:</div><div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;  <span class="keywordflow">case</span> X86::FsFLD0SD:</div><div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_FsFLD0SD:</div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;  <span class="keywordflow">case</span> X86::FsFLD0SS:</div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_FsFLD0SS:</div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;  <span class="keywordflow">case</span> X86::FsFLD0F128:</div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;  <span class="keywordflow">case</span> X86::AVX512_FsFLD0F128: {</div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;    <span class="comment">// Folding a V_SET0 or V_SETALLONES as a load, to ease register pressure.</span></div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;    <span class="comment">// Create a constant-pool entry and operands to load from it.</span></div><div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;</div><div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;    <span class="comment">// Medium and large mode can&#39;t fold loads this way.</span></div><div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;    <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#aacf23642e6d4771780ca75603341a519">getCodeModel</a>() != <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">CodeModel::Small</a> &amp;&amp;</div><div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;        MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#aacf23642e6d4771780ca75603341a519">getCodeModel</a>() != <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa6a2e45ae404e3f797d2d7e9f3a48949">CodeModel::Kernel</a>)</div><div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;</div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;    <span class="comment">// x86-32 PIC requires a PIC base register for constant pools.</span></div><div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;    <span class="keywordtype">unsigned</span> PICBase = 0;</div><div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;    <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a0e5ffac7fd84af772a216629f8bd6da9">isPositionIndependent</a>()) {</div><div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;      <span class="keywordflow">if</span> (Subtarget.is64Bit())</div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;        PICBase = X86::RIP;</div><div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;        <span class="comment">// FIXME: PICBase = getGlobalBaseReg(&amp;MF);</span></div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;        <span class="comment">// This doesn&#39;t work for several reasons.</span></div><div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;        <span class="comment">// 1. GlobalBaseReg may have been spilled.</span></div><div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;        <span class="comment">// 2. It may not be live at MI.</span></div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;    }</div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;</div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;    <span class="comment">// Create a constant-pool entry.</span></div><div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;    <a class="code" href="classllvm_1_1MachineConstantPool.html">MachineConstantPool</a> &amp;MCP = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#aa460158a4019a4043faf6ea76344cbd5">getConstantPool</a>();</div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;    <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty;</div><div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;    <span class="keywordtype">unsigned</span> Opc = LoadMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;    <span class="keywordflow">if</span> (Opc == X86::FsFLD0SS || Opc == X86::AVX512_FsFLD0SS)</div><div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;      Ty = <a class="code" href="classllvm_1_1Type.html#ad5e0fe0efdd88f98a5b5eb512d5351c2">Type::getFloatTy</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>());</div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opc == X86::FsFLD0SD || Opc == X86::AVX512_FsFLD0SD)</div><div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;      Ty = <a class="code" href="classllvm_1_1Type.html#acb145f988329d1d621f73abcafea21d8">Type::getDoubleTy</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>());</div><div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opc == X86::FsFLD0F128 || Opc == X86::AVX512_FsFLD0F128)</div><div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;      Ty = <a class="code" href="classllvm_1_1Type.html#a49f37835a410e050b960dd936a54dd05">Type::getFP128Ty</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>());</div><div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opc == X86::AVX512_512_SET0 || Opc == X86::AVX512_512_SETALLONES)</div><div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;      Ty = <a class="code" href="classllvm_1_1VectorType.html#a8c90e6c50e795b17466482a04947690e">VectorType::get</a>(<a class="code" href="classllvm_1_1Type.html#a30dd396c5b40cd86c1591872e574ccdf">Type::getInt32Ty</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>()),16);</div><div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opc == X86::AVX2_SETALLONES || Opc == X86::AVX_SET0 ||</div><div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;             Opc == X86::AVX512_256_SET0 || Opc == X86::AVX1_SETALLONES)</div><div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;      Ty = <a class="code" href="classllvm_1_1VectorType.html#a8c90e6c50e795b17466482a04947690e">VectorType::get</a>(<a class="code" href="classllvm_1_1Type.html#a30dd396c5b40cd86c1591872e574ccdf">Type::getInt32Ty</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>()), 8);</div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opc == X86::MMX_SET0)</div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;      Ty = <a class="code" href="classllvm_1_1VectorType.html#a8c90e6c50e795b17466482a04947690e">VectorType::get</a>(<a class="code" href="classllvm_1_1Type.html#a30dd396c5b40cd86c1591872e574ccdf">Type::getInt32Ty</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>()), 2);</div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;      Ty = <a class="code" href="classllvm_1_1VectorType.html#a8c90e6c50e795b17466482a04947690e">VectorType::get</a>(<a class="code" href="classllvm_1_1Type.html#a30dd396c5b40cd86c1591872e574ccdf">Type::getInt32Ty</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>()), 4);</div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;</div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;    <span class="keywordtype">bool</span> IsAllOnes = (Opc == X86::V_SETALLONES || Opc == X86::AVX2_SETALLONES ||</div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;                      Opc == X86::AVX512_512_SETALLONES ||</div><div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;                      Opc == X86::AVX1_SETALLONES);</div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = IsAllOnes ? <a class="code" href="classllvm_1_1Constant.html#a4d51384de6e1798bb6aa875aebeea9f0">Constant::getAllOnesValue</a>(Ty) :</div><div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;                                    <a class="code" href="classllvm_1_1Constant.html#aa6574d526b3e38a28f688a7bb4325c2c">Constant::getNullValue</a>(Ty);</div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;    <span class="keywordtype">unsigned</span> CPI = MCP.<a class="code" href="classllvm_1_1MachineConstantPool.html#ad9e4b5817af07b8be3f3ccf9d08df771">getConstantPoolIndex</a>(C, Alignment);</div><div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;</div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;    <span class="comment">// Create operands to load from the constant pool entry.</span></div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;    MOs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(PICBase, <span class="keyword">false</span>));</div><div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;    MOs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(1));</div><div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;    MOs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(0, <span class="keyword">false</span>));</div><div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;    MOs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#aebe6fe7948d0ae093aba94381c73ed67">MachineOperand::CreateCPI</a>(CPI, 0));</div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;    MOs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(0, <span class="keyword">false</span>));</div><div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;  }</div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;  <span class="keywordflow">default</span>: {</div><div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86InstrInfo_8cpp.html#abed37e9eeb67324751569d54ac13c0ef">isNonFoldablePartialRegisterLoad</a>(LoadMI, MI, MF))</div><div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;</div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;    <span class="comment">// Folding a normal load. Just copy the load&#39;s address operands.</span></div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;    MOs.<a class="code" href="classllvm_1_1SmallVectorImpl.html#ac56f67ff590e79d76f8ebd243e4cf442">append</a>(LoadMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0037ac891190e1408b04a48156c3368c">operands_begin</a>() + NumOps - <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>,</div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;               LoadMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0037ac891190e1408b04a48156c3368c">operands_begin</a>() + NumOps);</div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;  }</div><div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;  }</div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a7cfc0ecfec922ebf19bd023f3b675604">foldMemoryOperandImpl</a>(MF, MI, Ops[0], MOs, InsertPt,</div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;                               <span class="comment">/*Size=*/</span>0, Alignment, <span class="comment">/*AllowCommute=*/</span><span class="keyword">true</span>);</div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;}</div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;</div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineMemOperand *, 2&gt;</a></div><div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a479bd4c5fb4daa072c0e9ffff9ab285c"> 5365</a></span>&#160;<a class="code" href="X86InstrInfo_8cpp.html#a479bd4c5fb4daa072c0e9ffff9ab285c">extractLoadMMOs</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineMemOperand *&gt;</a> MMOs, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineMemOperand *, 2&gt;</a> LoadMMOs;</div><div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;</div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO : MMOs) {</div><div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;    <span class="keywordflow">if</span> (!MMO-&gt;isLoad())</div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;</div><div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;    <span class="keywordflow">if</span> (!MMO-&gt;isStore()) {</div><div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;      <span class="comment">// Reuse the MMO.</span></div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;      LoadMMOs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MMO);</div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;      <span class="comment">// Clone the MMO and unset the store flag.</span></div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;      LoadMMOs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;          MMO, MMO-&gt;getFlags() &amp; ~<a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a>::MOStore));</div><div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;    }</div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;  }</div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;</div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;  <span class="keywordflow">return</span> LoadMMOs;</div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;}</div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;</div><div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineMemOperand *, 2&gt;</a></div><div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#ae30281080b2f62966435c42cf24009ff"> 5386</a></span>&#160;<a class="code" href="X86InstrInfo_8cpp.html#ae30281080b2f62966435c42cf24009ff">extractStoreMMOs</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineMemOperand *&gt;</a> MMOs, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineMemOperand *, 2&gt;</a> StoreMMOs;</div><div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;</div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO : MMOs) {</div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;    <span class="keywordflow">if</span> (!MMO-&gt;isStore())</div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;</div><div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;    <span class="keywordflow">if</span> (!MMO-&gt;isLoad()) {</div><div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;      <span class="comment">// Reuse the MMO.</span></div><div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;      StoreMMOs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MMO);</div><div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;      <span class="comment">// Clone the MMO and unset the load flag.</span></div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;      StoreMMOs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;          MMO, MMO-&gt;getFlags() &amp; ~<a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a>::MOLoad));</div><div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;    }</div><div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;  }</div><div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;</div><div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;  <span class="keywordflow">return</span> StoreMMOs;</div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;}</div><div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;</div><div class="line"><a name="l05406"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a1f0eaf6e75d5ef2865a0728b0eb198c1"> 5406</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="X86InstrInfo_8cpp.html#a1f0eaf6e75d5ef2865a0728b0eb198c1">getBroadcastOpcode</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html">X86MemoryFoldTableEntry</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;STI) {</div><div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(STI.<a class="code" href="classllvm_1_1X86Subtarget.html#a8caa24f675e22c202d5eb8937e54def1">hasAVX512</a>() &amp;&amp; <span class="stringliteral">&quot;Expected at least AVX512!&quot;</span>);</div><div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;  <span class="keywordtype">unsigned</span> SpillSize = STI.<a class="code" href="classllvm_1_1X86Subtarget.html#a041a75fdb93d865fe4deba6aaaa49067">getRegisterInfo</a>()-&gt;getSpillSize(*RC);</div><div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((SpillSize == 64 || STI.<a class="code" href="classllvm_1_1X86Subtarget.html#a0e4f70f282c8a4e3c76d398cdfd4aebf">hasVLX</a>()) &amp;&amp;</div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;         <span class="stringliteral">&quot;Can&#39;t broadcast less than 64 bytes without AVX512VL!&quot;</span>);</div><div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;</div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;  <span class="keywordflow">switch</span> (I-&gt;<a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html#affcc5e790c3d55a0631822993a377280">Flags</a> &amp; <a class="code" href="namespacellvm.html#a984375439fd126cc0169b04229cf2389ab67367af6d320936d141dc22810f6957">TB_BCAST_MASK</a>) {</div><div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected broadcast type!&quot;</span>);</div><div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a03c37df61f8c273e8bdbfcb93398c42b">TB_BCAST_D</a>:</div><div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;    <span class="keywordflow">switch</span> (SpillSize) {</div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown spill size&quot;</span>);</div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;    <span class="keywordflow">case</span> 16: <span class="keywordflow">return</span> X86::VPBROADCASTDZ128m;</div><div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;    <span class="keywordflow">case</span> 32: <span class="keywordflow">return</span> X86::VPBROADCASTDZ256m;</div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;    <span class="keywordflow">case</span> 64: <span class="keywordflow">return</span> X86::VPBROADCASTDZm;</div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;    }</div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a12a1bf9665fb6bd1628d7b0098090843">TB_BCAST_Q</a>:</div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;    <span class="keywordflow">switch</span> (SpillSize) {</div><div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown spill size&quot;</span>);</div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;    <span class="keywordflow">case</span> 16: <span class="keywordflow">return</span> X86::VPBROADCASTQZ128m;</div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;    <span class="keywordflow">case</span> 32: <span class="keywordflow">return</span> X86::VPBROADCASTQZ256m;</div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;    <span class="keywordflow">case</span> 64: <span class="keywordflow">return</span> X86::VPBROADCASTQZm;</div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;    }</div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a99eb96ce9758ed647d71a8a60ed1829d">TB_BCAST_SS</a>:</div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;    <span class="keywordflow">switch</span> (SpillSize) {</div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown spill size&quot;</span>);</div><div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;    <span class="keywordflow">case</span> 16: <span class="keywordflow">return</span> X86::VBROADCASTSSZ128m;</div><div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;    <span class="keywordflow">case</span> 32: <span class="keywordflow">return</span> X86::VBROADCASTSSZ256m;</div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;    <span class="keywordflow">case</span> 64: <span class="keywordflow">return</span> X86::VBROADCASTSSZm;</div><div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;    }</div><div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a984375439fd126cc0169b04229cf2389ab5f42773ff8c513697f3e2fefdd7e076">TB_BCAST_SD</a>:</div><div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;    <span class="keywordflow">switch</span> (SpillSize) {</div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown spill size&quot;</span>);</div><div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;    <span class="keywordflow">case</span> 16: <span class="keywordflow">return</span> X86::VMOVDDUPZ128rm;</div><div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;    <span class="keywordflow">case</span> 32: <span class="keywordflow">return</span> X86::VBROADCASTSDZ256m;</div><div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;    <span class="keywordflow">case</span> 64: <span class="keywordflow">return</span> X86::VBROADCASTSDZm;</div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;    }</div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;  }</div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;}</div><div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;</div><div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#acfdd0bed824d5e9e42cb204e461395e8"> 5451</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#acfdd0bed824d5e9e42cb204e461395e8">X86InstrInfo::unfoldMemoryOperand</a>(</div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">bool</span> UnfoldLoad,</div><div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;    <span class="keywordtype">bool</span> UnfoldStore, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;NewMIs)<span class="keyword"> const </span>{</div><div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html">X86MemoryFoldTableEntry</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="namespacellvm.html#aef7d1d4e572a0dc06c96c74a70e0a5b4">lookupUnfoldTable</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;  <span class="keywordflow">if</span> (I == <span class="keyword">nullptr</span>)</div><div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;  <span class="keywordtype">unsigned</span> Opc = I-&gt;<a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html#a9d84858a47c7460767f26533da32103c">DstOp</a>;</div><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a> = I-&gt;<a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html#affcc5e790c3d55a0631822993a377280">Flags</a> &amp; <a class="code" href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a0d7f8d289a0039b0408874c4ea209077">TB_INDEX_MASK</a>;</div><div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;  <span class="keywordtype">bool</span> FoldedLoad = I-&gt;<a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html#affcc5e790c3d55a0631822993a377280">Flags</a> &amp; <a class="code" href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a7b903091e4c353176eb5262ca703c1a6">TB_FOLDED_LOAD</a>;</div><div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;  <span class="keywordtype">bool</span> FoldedStore = I-&gt;<a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html#affcc5e790c3d55a0631822993a377280">Flags</a> &amp; <a class="code" href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a7ee73885c18c45ccdc0925a2580c4a8d">TB_FOLDED_STORE</a>;</div><div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;  <span class="keywordtype">bool</span> FoldedBCast = I-&gt;<a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html#affcc5e790c3d55a0631822993a377280">Flags</a> &amp; <a class="code" href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a6598f8f908e9718a235eae03485539cb">TB_FOLDED_BCAST</a>;</div><div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;  <span class="keywordflow">if</span> (UnfoldLoad &amp;&amp; !FoldedLoad)</div><div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;  UnfoldLoad &amp;= FoldedLoad;</div><div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;  <span class="keywordflow">if</span> (UnfoldStore &amp;&amp; !FoldedStore)</div><div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;  UnfoldStore &amp;= FoldedStore;</div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;</div><div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = <span class="keyword">get</span>(Opc);</div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;</div><div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(MCID, Index, &amp;RI, MF);</div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;  <span class="comment">// TODO: Check if 32-byte or greater accesses are slow too?</span></div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">hasOneMemOperand</a>() &amp;&amp; RC == &amp;X86::VR128RegClass &amp;&amp;</div><div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;      Subtarget.isUnalignedMem16Slow())</div><div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;    <span class="comment">// Without memoperands, loadRegFromAddr and storeRegToStackSlot will</span></div><div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;    <span class="comment">// conservatively assume the address is unaligned. That&#39;s bad for</span></div><div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;    <span class="comment">// performance.</span></div><div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineOperand, X86::AddrNumOperands&gt;</a> AddrOps;</div><div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineOperand,2&gt;</a> BeforeOps;</div><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineOperand,2&gt;</a> AfterOps;</div><div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineOperand,4&gt;</a> ImpOps;</div><div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;    <span class="keywordflow">if</span> (i &gt;= Index &amp;&amp; i &lt; Index + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>)</div><div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;      AddrOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Op);</div><div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Op.<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>())</div><div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;      ImpOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Op);</div><div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (i &lt; Index)</div><div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;      BeforeOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Op);</div><div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (i &gt; Index)</div><div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;      AfterOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Op);</div><div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;  }</div><div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;</div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;  <span class="comment">// Emit the load or broadcast instruction.</span></div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;  <span class="keywordflow">if</span> (UnfoldLoad) {</div><div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;    <span class="keyword">auto</span> MMOs = <a class="code" href="X86InstrInfo_8cpp.html#a479bd4c5fb4daa072c0e9ffff9ab285c">extractLoadMMOs</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae268a410689383a83e98b5e83296e38a">memoperands</a>(), MF);</div><div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;</div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;    <span class="keywordtype">unsigned</span> Opc;</div><div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;    <span class="keywordflow">if</span> (FoldedBCast) {</div><div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;      Opc = <a class="code" href="X86InstrInfo_8cpp.html#a1f0eaf6e75d5ef2865a0728b0eb198c1">getBroadcastOpcode</a>(I, RC, Subtarget);</div><div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;      <span class="keywordtype">unsigned</span> Alignment = std::max&lt;uint32_t&gt;(TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a>(*RC), 16);</div><div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a25f1d7ccf87af8d87fcb950f7ed758b5">isAligned</a> = !MMOs.empty() &amp;&amp; MMOs.front()-&gt;getAlignment() &gt;= Alignment;</div><div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;      Opc = <a class="code" href="X86InstrInfo_8cpp.html#a4904bc6c8c115d60693fba83092530bf">getLoadRegOpcode</a>(Reg, RC, isAligned, Subtarget);</div><div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;    }</div><div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;</div><div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;    <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, DL, <span class="keyword">get</span>(Opc), Reg);</div><div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = AddrOps.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i)</div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(AddrOps[i]);</div><div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a7a959656e31b78bcf94a20794b1a7aaa">setMemRefs</a>(MMOs);</div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;    NewMIs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB);</div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;</div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;    <span class="keywordflow">if</span> (UnfoldStore) {</div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;      <span class="comment">// Address operands cannot be marked isKill.</span></div><div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1; i != 1 + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>; ++i) {</div><div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;        <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = NewMIs[0]-&gt;getOperand(i);</div><div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;        <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;          MO.<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;      }</div><div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;    }</div><div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;  }</div><div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;</div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;  <span class="comment">// Emit the data processing instruction.</span></div><div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DataMI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a667320dc205c1106d0b0c800ccecb4ba">CreateMachineInstr</a>(MCID, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">true</span>);</div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB(MF, DataMI);</div><div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;</div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;  <span class="keywordflow">if</span> (FoldedStore)</div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BeforeOp : BeforeOps)</div><div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(BeforeOp);</div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;  <span class="keywordflow">if</span> (FoldedLoad)</div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg);</div><div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;AfterOp : AfterOps)</div><div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(AfterOp);</div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ImpOp : ImpOps) {</div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ImpOp.getReg(),</div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;               <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(ImpOp.isDef()) |</div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;               <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> |</div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;               <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(ImpOp.isKill()) |</div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;               <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(ImpOp.isDead()) |</div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;               <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(ImpOp.isUndef()));</div><div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;  }</div><div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;  <span class="comment">// Change CMP32ri r, 0 back to TEST32rr r, r, etc.</span></div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;  <span class="keywordflow">switch</span> (DataMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;  <span class="keywordflow">case</span> X86::CMP64ri32:</div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;  <span class="keywordflow">case</span> X86::CMP64ri8:</div><div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;  <span class="keywordflow">case</span> X86::CMP32ri:</div><div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;  <span class="keywordflow">case</span> X86::CMP32ri8:</div><div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;  <span class="keywordflow">case</span> X86::CMP16ri:</div><div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;  <span class="keywordflow">case</span> X86::CMP16ri8:</div><div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;  <span class="keywordflow">case</span> X86::CMP8ri: {</div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO0 = DataMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO1 = DataMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;    <span class="keywordflow">if</span> (MO1.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0) {</div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc;</div><div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;      <span class="keywordflow">switch</span> (DataMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;      <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unreachable!&quot;</span>);</div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;      <span class="keywordflow">case</span> X86::CMP64ri8:</div><div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;      <span class="keywordflow">case</span> X86::CMP64ri32: NewOpc = X86::TEST64rr; <span class="keywordflow">break</span>;</div><div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;      <span class="keywordflow">case</span> X86::CMP32ri8:</div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;      <span class="keywordflow">case</span> X86::CMP32ri:   NewOpc = X86::TEST32rr; <span class="keywordflow">break</span>;</div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;      <span class="keywordflow">case</span> X86::CMP16ri8:</div><div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;      <span class="keywordflow">case</span> X86::CMP16ri:   NewOpc = X86::TEST16rr; <span class="keywordflow">break</span>;</div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;      <span class="keywordflow">case</span> X86::CMP8ri:    NewOpc = X86::TEST8rr; <span class="keywordflow">break</span>;</div><div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;      }</div><div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;      DataMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(NewOpc));</div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;      MO1.<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(MO0.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <span class="keyword">false</span>);</div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;    }</div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;  }</div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;  }</div><div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;  NewMIs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DataMI);</div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;</div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;  <span class="comment">// Emit the store instruction.</span></div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;  <span class="keywordflow">if</span> (UnfoldStore) {</div><div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC = <a class="code" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(MCID, 0, &amp;RI, MF);</div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;    <span class="keyword">auto</span> MMOs = <a class="code" href="X86InstrInfo_8cpp.html#ae30281080b2f62966435c42cf24009ff">extractStoreMMOs</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae268a410689383a83e98b5e83296e38a">memoperands</a>(), MF);</div><div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;    <span class="keywordtype">unsigned</span> Alignment = std::max&lt;uint32_t&gt;(TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a>(*DstRC), 16);</div><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a25f1d7ccf87af8d87fcb950f7ed758b5">isAligned</a> = !MMOs.empty() &amp;&amp; MMOs.front()-&gt;getAlignment() &gt;= Alignment;</div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;    <span class="keywordtype">unsigned</span> Opc = <a class="code" href="X86InstrInfo_8cpp.html#a21a2420f203d397dc05bb05a7f226218">getStoreRegOpcode</a>(Reg, DstRC, isAligned, Subtarget);</div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;    <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, DL, <span class="keyword">get</span>(Opc));</div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = AddrOps.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i)</div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(AddrOps[i]);</div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a7a959656e31b78bcf94a20794b1a7aaa">setMemRefs</a>(MMOs);</div><div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;    NewMIs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB);</div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;  }</div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;</div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;}</div><div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;</div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a3a1f63247cf262f05471b42b998baa93"> 5597</a></span>&#160;<a class="code" href="classllvm_1_1X86InstrInfo.html#acfdd0bed824d5e9e42cb204e461395e8">X86InstrInfo::unfoldMemoryOperand</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;                                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode*&gt;</a> &amp;NewNodes)<span class="keyword"> const </span>{</div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;  <span class="keywordflow">if</span> (!N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>())</div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;</div><div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html">X86MemoryFoldTableEntry</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="namespacellvm.html#aef7d1d4e572a0dc06c96c74a70e0a5b4">lookupUnfoldTable</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>());</div><div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;  <span class="keywordflow">if</span> (I == <span class="keyword">nullptr</span>)</div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;  <span class="keywordtype">unsigned</span> Opc = I-&gt;<a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html#a9d84858a47c7460767f26533da32103c">DstOp</a>;</div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a> = I-&gt;<a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html#affcc5e790c3d55a0631822993a377280">Flags</a> &amp; <a class="code" href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a0d7f8d289a0039b0408874c4ea209077">TB_INDEX_MASK</a>;</div><div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;  <span class="keywordtype">bool</span> FoldedLoad = I-&gt;<a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html#affcc5e790c3d55a0631822993a377280">Flags</a> &amp; <a class="code" href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a7b903091e4c353176eb5262ca703c1a6">TB_FOLDED_LOAD</a>;</div><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;  <span class="keywordtype">bool</span> FoldedStore = I-&gt;<a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html#affcc5e790c3d55a0631822993a377280">Flags</a> &amp; <a class="code" href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a7ee73885c18c45ccdc0925a2580c4a8d">TB_FOLDED_STORE</a>;</div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;  <span class="keywordtype">bool</span> FoldedBCast = I-&gt;<a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html#affcc5e790c3d55a0631822993a377280">Flags</a> &amp; <a class="code" href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a6598f8f908e9718a235eae03485539cb">TB_FOLDED_BCAST</a>;</div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = <span class="keyword">get</span>(Opc);</div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(MCID, Index, &amp;RI, MF);</div><div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;  <span class="keywordtype">unsigned</span> NumDefs = MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#af3ad82efc4fd3797a5d9ed70a55354c8">NumDefs</a>;</div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;  std::vector&lt;SDValue&gt; AddrOps;</div><div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;  std::vector&lt;SDValue&gt; BeforeOps;</div><div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;  std::vector&lt;SDValue&gt; AfterOps;</div><div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;  <span class="keywordtype">unsigned</span> NumOps = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f311fcc2415eee3cb3694013b985304">getNumOperands</a>();</div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumOps-1; ++i) {</div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i);</div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;    <span class="keywordflow">if</span> (i &gt;= Index-NumDefs &amp;&amp; i &lt; Index-NumDefs + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>)</div><div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;      AddrOps.push_back(Op);</div><div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (i &lt; Index-NumDefs)</div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;      BeforeOps.push_back(Op);</div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (i &gt; Index-NumDefs)</div><div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;      AfterOps.push_back(Op);</div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;  }</div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(NumOps-1);</div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;  AddrOps.push_back(Chain);</div><div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;</div><div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;  <span class="comment">// Emit the load instruction.</span></div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">Load</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;  <span class="keywordflow">if</span> (FoldedLoad) {</div><div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = *TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a78ffd11373487cf19f2ca4e75072ae67">legalclasstypes_begin</a>(*RC);</div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;    <span class="keyword">auto</span> MMOs = <a class="code" href="X86InstrInfo_8cpp.html#a479bd4c5fb4daa072c0e9ffff9ab285c">extractLoadMMOs</a>(cast&lt;MachineSDNode&gt;(N)-&gt;memoperands(), MF);</div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;    <span class="keywordflow">if</span> (MMOs.empty() &amp;&amp; RC == &amp;X86::VR128RegClass &amp;&amp;</div><div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;        Subtarget.isUnalignedMem16Slow())</div><div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;      <span class="comment">// Do not introduce a slow unaligned load.</span></div><div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;    <span class="comment">// FIXME: If a VR128 can have size 32, we should be checking if a 32-byte</span></div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;    <span class="comment">// memory access is slow above.</span></div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;</div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;    <span class="keywordtype">unsigned</span> Opc;</div><div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;    <span class="keywordflow">if</span> (FoldedBCast) {</div><div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;      Opc = <a class="code" href="X86InstrInfo_8cpp.html#a1f0eaf6e75d5ef2865a0728b0eb198c1">getBroadcastOpcode</a>(I, RC, Subtarget);</div><div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;      <span class="keywordtype">unsigned</span> Alignment = std::max&lt;uint32_t&gt;(TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a>(*RC), 16);</div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a25f1d7ccf87af8d87fcb950f7ed758b5">isAligned</a> = !MMOs.empty() &amp;&amp; MMOs.front()-&gt;getAlignment() &gt;= Alignment;</div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;      Opc = <a class="code" href="X86InstrInfo_8cpp.html#a4904bc6c8c115d60693fba83092530bf">getLoadRegOpcode</a>(0, RC, isAligned, Subtarget);</div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;    }</div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;</div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;    Load = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(Opc, dl, VT, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, AddrOps);</div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;    NewNodes.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Load);</div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;</div><div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;    <span class="comment">// Preserve memory reference information.</span></div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab33f64f0272fe1831cf4bcdbb6c198c9">setNodeMemRefs</a>(cast&lt;MachineSDNode&gt;(Load), MMOs);</div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;  }</div><div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;</div><div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;  <span class="comment">// Emit the data processing instruction.</span></div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;  std::vector&lt;EVT&gt; VTs;</div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;  <span class="keywordflow">if</span> (MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>() &gt; 0) {</div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;    DstRC = <a class="code" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(MCID, 0, &amp;RI, MF);</div><div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;    VTs.push_back(*TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a78ffd11373487cf19f2ca4e75072ae67">legalclasstypes_begin</a>(*DstRC));</div><div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;  }</div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">getNumValues</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(i);</div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;    <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a> &amp;&amp; i &gt;= (<span class="keywordtype">unsigned</span>)MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>())</div><div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;      VTs.push_back(VT);</div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;  }</div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;  <span class="keywordflow">if</span> (Load)</div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;    BeforeOps.push_back(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Load, 0));</div><div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;  BeforeOps.insert(BeforeOps.end(), AfterOps.begin(), AfterOps.end());</div><div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;  <span class="comment">// Change CMP32ri r, 0 back to TEST32rr r, r, etc.</span></div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;    <span class="keywordflow">case</span> X86::CMP64ri32:</div><div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;    <span class="keywordflow">case</span> X86::CMP64ri8:</div><div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;    <span class="keywordflow">case</span> X86::CMP32ri:</div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;    <span class="keywordflow">case</span> X86::CMP32ri8:</div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;    <span class="keywordflow">case</span> X86::CMP16ri:</div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;    <span class="keywordflow">case</span> X86::CMP16ri8:</div><div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;    <span class="keywordflow">case</span> X86::CMP8ri:</div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a1a86775f3d85d98a31b2751e1eb348ea">isNullConstant</a>(BeforeOps[1])) {</div><div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;        <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;          <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unreachable!&quot;</span>);</div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;          <span class="keywordflow">case</span> X86::CMP64ri8:</div><div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;          <span class="keywordflow">case</span> X86::CMP64ri32: Opc = X86::TEST64rr; <span class="keywordflow">break</span>;</div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;          <span class="keywordflow">case</span> X86::CMP32ri8:</div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;          <span class="keywordflow">case</span> X86::CMP32ri:   Opc = X86::TEST32rr; <span class="keywordflow">break</span>;</div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;          <span class="keywordflow">case</span> X86::CMP16ri8:</div><div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;          <span class="keywordflow">case</span> X86::CMP16ri:   Opc = X86::TEST16rr; <span class="keywordflow">break</span>;</div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;          <span class="keywordflow">case</span> X86::CMP8ri:    Opc = X86::TEST8rr; <span class="keywordflow">break</span>;</div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;        }</div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;        BeforeOps[1] = BeforeOps[0];</div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;      }</div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;  }</div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *NewNode= DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(Opc, dl, VTs, BeforeOps);</div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;  NewNodes.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(NewNode);</div><div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;</div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;  <span class="comment">// Emit the store instruction.</span></div><div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;  <span class="keywordflow">if</span> (FoldedStore) {</div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;    AddrOps.pop_back();</div><div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;    AddrOps.push_back(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(NewNode, 0));</div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;    AddrOps.push_back(Chain);</div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;    <span class="keyword">auto</span> MMOs = <a class="code" href="X86InstrInfo_8cpp.html#ae30281080b2f62966435c42cf24009ff">extractStoreMMOs</a>(cast&lt;MachineSDNode&gt;(N)-&gt;memoperands(), MF);</div><div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;    <span class="keywordflow">if</span> (MMOs.empty() &amp;&amp; RC == &amp;X86::VR128RegClass &amp;&amp;</div><div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;        Subtarget.isUnalignedMem16Slow())</div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;      <span class="comment">// Do not introduce a slow unaligned store.</span></div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;    <span class="comment">// FIXME: If a VR128 can have size 32, we should be checking if a 32-byte</span></div><div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;    <span class="comment">// memory access is slow above.</span></div><div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;    <span class="keywordtype">unsigned</span> Alignment = std::max&lt;uint32_t&gt;(TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a>(*RC), 16);</div><div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a25f1d7ccf87af8d87fcb950f7ed758b5">isAligned</a> = !MMOs.empty() &amp;&amp; MMOs.front()-&gt;getAlignment() &gt;= Alignment;</div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a36b3dd3b84fde3f8494a9b18af131856">Store</a> =</div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(<a class="code" href="X86InstrInfo_8cpp.html#a21a2420f203d397dc05bb05a7f226218">getStoreRegOpcode</a>(0, DstRC, isAligned, Subtarget),</div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;                           dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, AddrOps);</div><div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;    NewNodes.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Store);</div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;</div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;    <span class="comment">// Preserve memory reference information.</span></div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab33f64f0272fe1831cf4bcdbb6c198c9">setNodeMemRefs</a>(cast&lt;MachineSDNode&gt;(Store), MMOs);</div><div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;  }</div><div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;</div><div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;}</div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;</div><div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a2bd8dfcca0e920d494a5d995bdb5001b"> 5728</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a2bd8dfcca0e920d494a5d995bdb5001b">X86InstrInfo::getOpcodeAfterMemoryUnfold</a>(<span class="keywordtype">unsigned</span> Opc,</div><div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;                                      <span class="keywordtype">bool</span> UnfoldLoad, <span class="keywordtype">bool</span> UnfoldStore,</div><div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;                                      <span class="keywordtype">unsigned</span> *LoadRegIndex)<span class="keyword"> const </span>{</div><div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html">X86MemoryFoldTableEntry</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="namespacellvm.html#aef7d1d4e572a0dc06c96c74a70e0a5b4">lookupUnfoldTable</a>(Opc);</div><div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;  <span class="keywordflow">if</span> (I == <span class="keyword">nullptr</span>)</div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;  <span class="keywordtype">bool</span> FoldedLoad = I-&gt;<a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html#affcc5e790c3d55a0631822993a377280">Flags</a> &amp; <a class="code" href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a7b903091e4c353176eb5262ca703c1a6">TB_FOLDED_LOAD</a>;</div><div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;  <span class="keywordtype">bool</span> FoldedStore = I-&gt;<a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html#affcc5e790c3d55a0631822993a377280">Flags</a> &amp; <a class="code" href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a7ee73885c18c45ccdc0925a2580c4a8d">TB_FOLDED_STORE</a>;</div><div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;  <span class="keywordflow">if</span> (UnfoldLoad &amp;&amp; !FoldedLoad)</div><div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;  <span class="keywordflow">if</span> (UnfoldStore &amp;&amp; !FoldedStore)</div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;  <span class="keywordflow">if</span> (LoadRegIndex)</div><div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;    *LoadRegIndex = I-&gt;<a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html#affcc5e790c3d55a0631822993a377280">Flags</a> &amp; <a class="code" href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a0d7f8d289a0039b0408874c4ea209077">TB_INDEX_MASK</a>;</div><div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;  <span class="keywordflow">return</span> I-&gt;<a class="code" href="structllvm_1_1X86MemoryFoldTableEntry.html#a9d84858a47c7460767f26533da32103c">DstOp</a>;</div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;}</div><div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;</div><div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a2d2ea6e61626afee21fc7752c9affa05"> 5746</a></span>&#160;<a class="code" href="classllvm_1_1X86InstrInfo.html#a2d2ea6e61626afee21fc7752c9affa05">X86InstrInfo::areLoadsFromSameBasePtr</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load2,</div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;                                     int64_t &amp;Offset1, int64_t &amp;Offset2)<span class="keyword"> const </span>{</div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;  <span class="keywordflow">if</span> (!Load1-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>() || !Load2-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>())</div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;  <span class="keywordtype">unsigned</span> Opc1 = Load1-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>();</div><div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;  <span class="keywordtype">unsigned</span> Opc2 = Load2-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>();</div><div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;  <span class="keywordflow">switch</span> (Opc1) {</div><div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;  <span class="keywordflow">case</span> X86::MOV8rm:</div><div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;  <span class="keywordflow">case</span> X86::MOV16rm:</div><div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;  <span class="keywordflow">case</span> X86::MOV32rm:</div><div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;  <span class="keywordflow">case</span> X86::MOV64rm:</div><div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;  <span class="keywordflow">case</span> X86::LD_Fp32m:</div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;  <span class="keywordflow">case</span> X86::LD_Fp64m:</div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;  <span class="keywordflow">case</span> X86::LD_Fp80m:</div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;  <span class="keywordflow">case</span> X86::MOVSSrm:</div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;  <span class="keywordflow">case</span> X86::MOVSSrm_alt:</div><div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;  <span class="keywordflow">case</span> X86::MOVSDrm:</div><div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;  <span class="keywordflow">case</span> X86::MOVSDrm_alt:</div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;  <span class="keywordflow">case</span> X86::MMX_MOVD64rm:</div><div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;  <span class="keywordflow">case</span> X86::MMX_MOVQ64rm:</div><div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;  <span class="keywordflow">case</span> X86::MOVAPSrm:</div><div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;  <span class="keywordflow">case</span> X86::MOVUPSrm:</div><div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;  <span class="keywordflow">case</span> X86::MOVAPDrm:</div><div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;  <span class="keywordflow">case</span> X86::MOVUPDrm:</div><div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;  <span class="keywordflow">case</span> X86::MOVDQArm:</div><div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;  <span class="keywordflow">case</span> X86::MOVDQUrm:</div><div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;  <span class="comment">// AVX load instructions</span></div><div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSrm:</div><div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSrm_alt:</div><div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDrm:</div><div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDrm_alt:</div><div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSrm:</div><div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSrm:</div><div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDrm:</div><div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDrm:</div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQArm:</div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQUrm:</div><div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSYrm:</div><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSYrm:</div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDYrm:</div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDYrm:</div><div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQAYrm:</div><div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQUYrm:</div><div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;  <span class="comment">// AVX512 load instructions</span></div><div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSZrm:</div><div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSZrm_alt:</div><div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDZrm:</div><div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDZrm_alt:</div><div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ128rm:</div><div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ128rm:</div><div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ128rm_NOVLX:</div><div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ128rm_NOVLX:</div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDZ128rm:</div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZ128rm:</div><div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Z128rm:</div><div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Z128rm:</div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA32Z128rm:</div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Z128rm:</div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA64Z128rm:</div><div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Z128rm:</div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ256rm:</div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ256rm:</div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ256rm_NOVLX:</div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ256rm_NOVLX:</div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDZ256rm:</div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZ256rm:</div><div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Z256rm:</div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Z256rm:</div><div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA32Z256rm:</div><div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Z256rm:</div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA64Z256rm:</div><div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Z256rm:</div><div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZrm:</div><div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZrm:</div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDZrm:</div><div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZrm:</div><div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Zrm:</div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Zrm:</div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA32Zrm:</div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Zrm:</div><div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA64Zrm:</div><div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Zrm:</div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;  <span class="keywordflow">case</span> X86::KMOVBkm:</div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;  <span class="keywordflow">case</span> X86::KMOVWkm:</div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;  <span class="keywordflow">case</span> X86::KMOVDkm:</div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;  <span class="keywordflow">case</span> X86::KMOVQkm:</div><div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;  }</div><div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;  <span class="keywordflow">switch</span> (Opc2) {</div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;  <span class="keywordflow">case</span> X86::MOV8rm:</div><div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;  <span class="keywordflow">case</span> X86::MOV16rm:</div><div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;  <span class="keywordflow">case</span> X86::MOV32rm:</div><div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;  <span class="keywordflow">case</span> X86::MOV64rm:</div><div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;  <span class="keywordflow">case</span> X86::LD_Fp32m:</div><div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;  <span class="keywordflow">case</span> X86::LD_Fp64m:</div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;  <span class="keywordflow">case</span> X86::LD_Fp80m:</div><div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;  <span class="keywordflow">case</span> X86::MOVSSrm:</div><div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;  <span class="keywordflow">case</span> X86::MOVSSrm_alt:</div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;  <span class="keywordflow">case</span> X86::MOVSDrm:</div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;  <span class="keywordflow">case</span> X86::MOVSDrm_alt:</div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;  <span class="keywordflow">case</span> X86::MMX_MOVD64rm:</div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;  <span class="keywordflow">case</span> X86::MMX_MOVQ64rm:</div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;  <span class="keywordflow">case</span> X86::MOVAPSrm:</div><div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;  <span class="keywordflow">case</span> X86::MOVUPSrm:</div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;  <span class="keywordflow">case</span> X86::MOVAPDrm:</div><div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;  <span class="keywordflow">case</span> X86::MOVUPDrm:</div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;  <span class="keywordflow">case</span> X86::MOVDQArm:</div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;  <span class="keywordflow">case</span> X86::MOVDQUrm:</div><div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;  <span class="comment">// AVX load instructions</span></div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSrm:</div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSrm_alt:</div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDrm:</div><div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDrm_alt:</div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSrm:</div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSrm:</div><div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDrm:</div><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDrm:</div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQArm:</div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQUrm:</div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSYrm:</div><div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSYrm:</div><div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDYrm:</div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDYrm:</div><div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQAYrm:</div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQUYrm:</div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;  <span class="comment">// AVX512 load instructions</span></div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSZrm:</div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSSZrm_alt:</div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDZrm:</div><div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;  <span class="keywordflow">case</span> X86::VMOVSDZrm_alt:</div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ128rm:</div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ128rm:</div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ128rm_NOVLX:</div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ128rm_NOVLX:</div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDZ128rm:</div><div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZ128rm:</div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Z128rm:</div><div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Z128rm:</div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA32Z128rm:</div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Z128rm:</div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA64Z128rm:</div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Z128rm:</div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ256rm:</div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ256rm:</div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZ256rm_NOVLX:</div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZ256rm_NOVLX:</div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDZ256rm:</div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZ256rm:</div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Z256rm:</div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Z256rm:</div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA32Z256rm:</div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Z256rm:</div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA64Z256rm:</div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Z256rm:</div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPSZrm:</div><div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPSZrm:</div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;  <span class="keywordflow">case</span> X86::VMOVAPDZrm:</div><div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;  <span class="keywordflow">case</span> X86::VMOVUPDZrm:</div><div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU8Zrm:</div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU16Zrm:</div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA32Zrm:</div><div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU32Zrm:</div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQA64Zrm:</div><div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;  <span class="keywordflow">case</span> X86::VMOVDQU64Zrm:</div><div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;  <span class="keywordflow">case</span> X86::KMOVBkm:</div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;  <span class="keywordflow">case</span> X86::KMOVWkm:</div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;  <span class="keywordflow">case</span> X86::KMOVDkm:</div><div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;  <span class="keywordflow">case</span> X86::KMOVQkm:</div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;  }</div><div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;</div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;  <span class="comment">// Lambda to check if both the loads have the same value for an operand index.</span></div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;  <span class="keyword">auto</span> HasSameOp = [&amp;](<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;    <span class="keywordflow">return</span> Load1-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) == Load2-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;  };</div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;</div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;  <span class="comment">// All operands except the displacement should match.</span></div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;  <span class="keywordflow">if</span> (!HasSameOp(<a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>) || !HasSameOp(<a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa353f20f0404222671129b3d31f7ffc7b">X86::AddrScaleAmt</a>) ||</div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;      !HasSameOp(<a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>) || !HasSameOp(<a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa8fed367c46e025e4269e9725a94391b6">X86::AddrSegmentReg</a>))</div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;</div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;  <span class="comment">// Chain Operand must be the same.</span></div><div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;  <span class="keywordflow">if</span> (!HasSameOp(5))</div><div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;</div><div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;  <span class="comment">// Now let&#39;s examine if the displacements are constants.</span></div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;  <span class="keyword">auto</span> Disp1 = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Load1-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(<a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>));</div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;  <span class="keyword">auto</span> Disp2 = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Load2-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(<a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>));</div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;  <span class="keywordflow">if</span> (!Disp1 || !Disp2)</div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;</div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;  Offset1 = Disp1-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a75d113cb1b8cc3c14b601d928dccee40">getSExtValue</a>();</div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;  Offset2 = Disp2-&gt;getSExtValue();</div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;}</div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;</div><div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a72ba34ed2a0e75181bfecf7d463156f8"> 5944</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a72ba34ed2a0e75181bfecf7d463156f8">X86InstrInfo::shouldScheduleLoadsNear</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load2,</div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;                                           int64_t Offset1, int64_t Offset2,</div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;                                           <span class="keywordtype">unsigned</span> NumLoads)<span class="keyword"> const </span>{</div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Offset2 &gt; Offset1);</div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;  <span class="keywordflow">if</span> ((Offset2 - Offset1) / 8 &gt; 64)</div><div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;</div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;  <span class="keywordtype">unsigned</span> Opc1 = Load1-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>();</div><div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;  <span class="keywordtype">unsigned</span> Opc2 = Load2-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>();</div><div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;  <span class="keywordflow">if</span> (Opc1 != Opc2)</div><div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;  <span class="comment">// FIXME: overly conservative?</span></div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;</div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;  <span class="keywordflow">switch</span> (Opc1) {</div><div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;  <span class="keywordflow">case</span> X86::LD_Fp32m:</div><div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;  <span class="keywordflow">case</span> X86::LD_Fp64m:</div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;  <span class="keywordflow">case</span> X86::LD_Fp80m:</div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;  <span class="keywordflow">case</span> X86::MMX_MOVD64rm:</div><div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;  <span class="keywordflow">case</span> X86::MMX_MOVQ64rm:</div><div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;  }</div><div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;</div><div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Load1-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;    <span class="comment">// XMM registers. In 64-bit mode we can be a bit more aggressive since we</span></div><div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;    <span class="comment">// have 16 of them to play with.</span></div><div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;    <span class="keywordflow">if</span> (Subtarget.is64Bit()) {</div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;      <span class="keywordflow">if</span> (NumLoads &gt;= 3)</div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NumLoads) {</div><div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;    }</div><div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>:</div><div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>:</div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>:</div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>:</div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>:</div><div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>:</div><div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;    <span class="keywordflow">if</span> (NumLoads)</div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;  }</div><div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;</div><div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;}</div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;</div><div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a9d0e9be1df5eea2fce3507a03ec42c79">X86InstrInfo::</a></div><div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a9d0e9be1df5eea2fce3507a03ec42c79"> 5993</a></span>&#160;<a class="code" href="classllvm_1_1X86InstrInfo.html#a9d0e9be1df5eea2fce3507a03ec42c79">reverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond)<span class="keyword"> const </span>{</div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Cond.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() == 1 &amp;&amp; <span class="stringliteral">&quot;Invalid X86 branch condition!&quot;</span>);</div><div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;  <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> CC = <span class="keyword">static_cast&lt;</span><a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a><span class="keyword">&gt;</span>(Cond[0].getImm());</div><div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;  Cond[0].setImm(<a class="code" href="ARCInstrInfo_8cpp.html#a40ae235e5bf2733d4f58d46f0d185b83">GetOppositeBranchCondition</a>(CC));</div><div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;}</div><div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;</div><div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ae72eac92efac9eb39757874451949d8f">X86InstrInfo::</a></div><div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#ae72eac92efac9eb39757874451949d8f"> 6001</a></span>&#160;<a class="code" href="classllvm_1_1X86InstrInfo.html#ae72eac92efac9eb39757874451949d8f">isSafeToMoveRegClassDefs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;  <span class="comment">// FIXME: Return false for x87 stack register classes for now. We can&#39;t</span></div><div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;  <span class="comment">// allow any loads of these registers before FpGet_ST0_80.</span></div><div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;  <span class="keywordflow">return</span> !(RC == &amp;X86::CCRRegClass || RC == &amp;X86::DFCCRRegClass ||</div><div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;           RC == &amp;X86::RFP32RegClass || RC == &amp;X86::RFP64RegClass ||</div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;           RC == &amp;X86::RFP80RegClass);</div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;}</div><div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="comment">/// Return a virtual register initialized with the</span></div><div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="comment">/// the global base register value. Output instructions required to</span></div><div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;<span class="comment">/// initialize the register in the function entry block, if necessary.</span></div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="comment">/// TODO: Eliminate this and move the code to X86MachineFunctionInfo.</span></div><div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a22361ec9d8730e3f4b55ca39260e47f0"> 6015</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a22361ec9d8730e3f4b55ca39260e47f0">X86InstrInfo::getGlobalBaseReg</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!Subtarget.is64Bit() ||</div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;          MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#aacf23642e6d4771780ca75603341a519">getCodeModel</a>() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa29275c05d0afdbda643f7a0fbad83832">CodeModel::Medium</a> ||</div><div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;          MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#aacf23642e6d4771780ca75603341a519">getCodeModel</a>() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">CodeModel::Large</a>) &amp;&amp;</div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;         <span class="stringliteral">&quot;X86-64 PIC uses RIP relative addressing&quot;</span>);</div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;</div><div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;  <a class="code" href="classllvm_1_1X86MachineFunctionInfo.html">X86MachineFunctionInfo</a> *X86FI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1X86MachineFunctionInfo.html">X86MachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">GlobalBaseReg</a> = X86FI-&gt;<a class="code" href="classllvm_1_1X86MachineFunctionInfo.html#af59bab191d46d33ba24fa65a662944b0">getGlobalBaseReg</a>();</div><div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;  <span class="keywordflow">if</span> (GlobalBaseReg != 0)</div><div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">GlobalBaseReg</a>;</div><div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;</div><div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;  <span class="comment">// Create the register. The code to initialize it is inserted</span></div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;  <span class="comment">// later, by the CGBR pass (below).</span></div><div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;RegInfo = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;  GlobalBaseReg = RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(</div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;      Subtarget.is64Bit() ? &amp;X86::GR64_NOSPRegClass : &amp;X86::GR32_NOSPRegClass);</div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;  X86FI-&gt;<a class="code" href="classllvm_1_1X86MachineFunctionInfo.html#a8baea90e6c6c8393e538633a9354c573">setGlobalBaseReg</a>(GlobalBaseReg);</div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">GlobalBaseReg</a>;</div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;}</div><div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;</div><div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;<span class="comment">// These are the replaceable SSE instructions. Some of these have Int variants</span></div><div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;<span class="comment">// that we don&#39;t include here. We don&#39;t want to replace instructions selected</span></div><div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;<span class="comment">// by intrinsics.</span></div><div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a7e4908de854833bf9a67c1a28465c76a"> 6038</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="X86InstrInfo_8cpp.html#a7e4908de854833bf9a67c1a28465c76a">ReplaceableInstrs</a>[][3] = {</div><div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;  <span class="comment">//PackedSingle     PackedDouble    PackedInt</span></div><div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;  { X86::MOVAPSmr,   X86::MOVAPDmr,  X86::MOVDQAmr  },</div><div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;  { X86::MOVAPSrm,   X86::MOVAPDrm,  X86::MOVDQArm  },</div><div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;  { X86::MOVAPSrr,   X86::MOVAPDrr,  X86::MOVDQArr  },</div><div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;  { X86::MOVUPSmr,   X86::MOVUPDmr,  X86::MOVDQUmr  },</div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;  { X86::MOVUPSrm,   X86::MOVUPDrm,  X86::MOVDQUrm  },</div><div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;  { X86::MOVLPSmr,   X86::MOVLPDmr,  X86::MOVPQI2QImr },</div><div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;  { X86::MOVSDmr,    X86::MOVSDmr,   X86::MOVPQI2QImr },</div><div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;  { X86::MOVSSmr,    X86::MOVSSmr,   X86::MOVPDI2DImr },</div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;  { X86::MOVSDrm,    X86::MOVSDrm,   X86::MOVQI2PQIrm },</div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;  { X86::MOVSDrm_alt,X86::MOVSDrm_alt,X86::MOVQI2PQIrm },</div><div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;  { X86::MOVSSrm,    X86::MOVSSrm,   X86::MOVDI2PDIrm },</div><div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;  { X86::MOVSSrm_alt,X86::MOVSSrm_alt,X86::MOVDI2PDIrm },</div><div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;  { X86::MOVNTPSmr,  X86::MOVNTPDmr, X86::MOVNTDQmr },</div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;  { X86::ANDNPSrm,   X86::ANDNPDrm,  X86::PANDNrm   },</div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;  { X86::ANDNPSrr,   X86::ANDNPDrr,  X86::PANDNrr   },</div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;  { X86::ANDPSrm,    X86::ANDPDrm,   X86::PANDrm    },</div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;  { X86::ANDPSrr,    X86::ANDPDrr,   X86::PANDrr    },</div><div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;  { X86::ORPSrm,     X86::ORPDrm,    X86::PORrm     },</div><div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;  { X86::ORPSrr,     X86::ORPDrr,    X86::PORrr     },</div><div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;  { X86::XORPSrm,    X86::XORPDrm,   X86::PXORrm    },</div><div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;  { X86::XORPSrr,    X86::XORPDrr,   X86::PXORrr    },</div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;  { X86::UNPCKLPDrm, X86::UNPCKLPDrm, X86::PUNPCKLQDQrm },</div><div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;  { X86::MOVLHPSrr,  X86::UNPCKLPDrr, X86::PUNPCKLQDQrr },</div><div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;  { X86::UNPCKHPDrm, X86::UNPCKHPDrm, X86::PUNPCKHQDQrm },</div><div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;  { X86::UNPCKHPDrr, X86::UNPCKHPDrr, X86::PUNPCKHQDQrr },</div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;  { X86::UNPCKLPSrm, X86::UNPCKLPSrm, X86::PUNPCKLDQrm },</div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;  { X86::UNPCKLPSrr, X86::UNPCKLPSrr, X86::PUNPCKLDQrr },</div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;  { X86::UNPCKHPSrm, X86::UNPCKHPSrm, X86::PUNPCKHDQrm },</div><div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;  { X86::UNPCKHPSrr, X86::UNPCKHPSrr, X86::PUNPCKHDQrr },</div><div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;  { X86::EXTRACTPSmr, X86::EXTRACTPSmr, X86::PEXTRDmr },</div><div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;  { X86::EXTRACTPSrr, X86::EXTRACTPSrr, X86::PEXTRDrr },</div><div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;  <span class="comment">// AVX 128-bit support</span></div><div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;  { X86::VMOVAPSmr,  X86::VMOVAPDmr,  X86::VMOVDQAmr  },</div><div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;  { X86::VMOVAPSrm,  X86::VMOVAPDrm,  X86::VMOVDQArm  },</div><div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;  { X86::VMOVAPSrr,  X86::VMOVAPDrr,  X86::VMOVDQArr  },</div><div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;  { X86::VMOVUPSmr,  X86::VMOVUPDmr,  X86::VMOVDQUmr  },</div><div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;  { X86::VMOVUPSrm,  X86::VMOVUPDrm,  X86::VMOVDQUrm  },</div><div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;  { X86::VMOVLPSmr,  X86::VMOVLPDmr,  X86::VMOVPQI2QImr },</div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;  { X86::VMOVSDmr,   X86::VMOVSDmr,   X86::VMOVPQI2QImr },</div><div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;  { X86::VMOVSSmr,   X86::VMOVSSmr,   X86::VMOVPDI2DImr },</div><div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;  { X86::VMOVSDrm,   X86::VMOVSDrm,   X86::VMOVQI2PQIrm },</div><div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;  { X86::VMOVSDrm_alt,X86::VMOVSDrm_alt,X86::VMOVQI2PQIrm },</div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;  { X86::VMOVSSrm,   X86::VMOVSSrm,   X86::VMOVDI2PDIrm },</div><div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;  { X86::VMOVSSrm_alt,X86::VMOVSSrm_alt,X86::VMOVDI2PDIrm },</div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;  { X86::VMOVNTPSmr, X86::VMOVNTPDmr, X86::VMOVNTDQmr },</div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;  { X86::VANDNPSrm,  X86::VANDNPDrm,  X86::VPANDNrm   },</div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;  { X86::VANDNPSrr,  X86::VANDNPDrr,  X86::VPANDNrr   },</div><div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;  { X86::VANDPSrm,   X86::VANDPDrm,   X86::VPANDrm    },</div><div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;  { X86::VANDPSrr,   X86::VANDPDrr,   X86::VPANDrr    },</div><div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;  { X86::VORPSrm,    X86::VORPDrm,    X86::VPORrm     },</div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;  { X86::VORPSrr,    X86::VORPDrr,    X86::VPORrr     },</div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;  { X86::VXORPSrm,   X86::VXORPDrm,   X86::VPXORrm    },</div><div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;  { X86::VXORPSrr,   X86::VXORPDrr,   X86::VPXORrr    },</div><div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;  { X86::VUNPCKLPDrm, X86::VUNPCKLPDrm, X86::VPUNPCKLQDQrm },</div><div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;  { X86::VMOVLHPSrr,  X86::VUNPCKLPDrr, X86::VPUNPCKLQDQrr },</div><div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;  { X86::VUNPCKHPDrm, X86::VUNPCKHPDrm, X86::VPUNPCKHQDQrm },</div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;  { X86::VUNPCKHPDrr, X86::VUNPCKHPDrr, X86::VPUNPCKHQDQrr },</div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;  { X86::VUNPCKLPSrm, X86::VUNPCKLPSrm, X86::VPUNPCKLDQrm },</div><div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;  { X86::VUNPCKLPSrr, X86::VUNPCKLPSrr, X86::VPUNPCKLDQrr },</div><div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;  { X86::VUNPCKHPSrm, X86::VUNPCKHPSrm, X86::VPUNPCKHDQrm },</div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;  { X86::VUNPCKHPSrr, X86::VUNPCKHPSrr, X86::VPUNPCKHDQrr },</div><div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;  { X86::VEXTRACTPSmr, X86::VEXTRACTPSmr, X86::VPEXTRDmr },</div><div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;  { X86::VEXTRACTPSrr, X86::VEXTRACTPSrr, X86::VPEXTRDrr },</div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;  <span class="comment">// AVX 256-bit support</span></div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;  { X86::VMOVAPSYmr,   X86::VMOVAPDYmr,   X86::VMOVDQAYmr  },</div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;  { X86::VMOVAPSYrm,   X86::VMOVAPDYrm,   X86::VMOVDQAYrm  },</div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;  { X86::VMOVAPSYrr,   X86::VMOVAPDYrr,   X86::VMOVDQAYrr  },</div><div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;  { X86::VMOVUPSYmr,   X86::VMOVUPDYmr,   X86::VMOVDQUYmr  },</div><div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;  { X86::VMOVUPSYrm,   X86::VMOVUPDYrm,   X86::VMOVDQUYrm  },</div><div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;  { X86::VMOVNTPSYmr,  X86::VMOVNTPDYmr,  X86::VMOVNTDQYmr },</div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;  { X86::VPERMPSYrm,   X86::VPERMPSYrm,   X86::VPERMDYrm },</div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;  { X86::VPERMPSYrr,   X86::VPERMPSYrr,   X86::VPERMDYrr },</div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;  { X86::VPERMPDYmi,   X86::VPERMPDYmi,   X86::VPERMQYmi },</div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;  { X86::VPERMPDYri,   X86::VPERMPDYri,   X86::VPERMQYri },</div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;  <span class="comment">// AVX512 support</span></div><div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;  { X86::VMOVLPSZ128mr,  X86::VMOVLPDZ128mr,  X86::VMOVPQI2QIZmr  },</div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;  { X86::VMOVNTPSZ128mr, X86::VMOVNTPDZ128mr, X86::VMOVNTDQZ128mr },</div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;  { X86::VMOVNTPSZ256mr, X86::VMOVNTPDZ256mr, X86::VMOVNTDQZ256mr },</div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;  { X86::VMOVNTPSZmr,    X86::VMOVNTPDZmr,    X86::VMOVNTDQZmr    },</div><div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;  { X86::VMOVSDZmr,      X86::VMOVSDZmr,      X86::VMOVPQI2QIZmr  },</div><div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;  { X86::VMOVSSZmr,      X86::VMOVSSZmr,      X86::VMOVPDI2DIZmr  },</div><div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;  { X86::VMOVSDZrm,      X86::VMOVSDZrm,      X86::VMOVQI2PQIZrm  },</div><div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;  { X86::VMOVSDZrm_alt,  X86::VMOVSDZrm_alt,  X86::VMOVQI2PQIZrm  },</div><div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;  { X86::VMOVSSZrm,      X86::VMOVSSZrm,      X86::VMOVDI2PDIZrm  },</div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;  { X86::VMOVSSZrm_alt,  X86::VMOVSSZrm_alt,  X86::VMOVDI2PDIZrm  },</div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;  { X86::VBROADCASTSSZ128r, X86::VBROADCASTSSZ128r, X86::VPBROADCASTDZ128r },</div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;  { X86::VBROADCASTSSZ128m, X86::VBROADCASTSSZ128m, X86::VPBROADCASTDZ128m },</div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;  { X86::VBROADCASTSSZ256r, X86::VBROADCASTSSZ256r, X86::VPBROADCASTDZ256r },</div><div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;  { X86::VBROADCASTSSZ256m, X86::VBROADCASTSSZ256m, X86::VPBROADCASTDZ256m },</div><div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;  { X86::VBROADCASTSSZr,    X86::VBROADCASTSSZr,    X86::VPBROADCASTDZr },</div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;  { X86::VBROADCASTSSZm,    X86::VBROADCASTSSZm,    X86::VPBROADCASTDZm },</div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;  { X86::VMOVDDUPZ128rr,    X86::VMOVDDUPZ128rr,    X86::VPBROADCASTQZ128r },</div><div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;  { X86::VMOVDDUPZ128rm,    X86::VMOVDDUPZ128rm,    X86::VPBROADCASTQZ128m },</div><div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;  { X86::VBROADCASTSDZ256r, X86::VBROADCASTSDZ256r, X86::VPBROADCASTQZ256r },</div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;  { X86::VBROADCASTSDZ256m, X86::VBROADCASTSDZ256m, X86::VPBROADCASTQZ256m },</div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;  { X86::VBROADCASTSDZr,    X86::VBROADCASTSDZr,    X86::VPBROADCASTQZr },</div><div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;  { X86::VBROADCASTSDZm,    X86::VBROADCASTSDZm,    X86::VPBROADCASTQZm },</div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;  { X86::VINSERTF32x4Zrr,   X86::VINSERTF32x4Zrr,   X86::VINSERTI32x4Zrr },</div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;  { X86::VINSERTF32x4Zrm,   X86::VINSERTF32x4Zrm,   X86::VINSERTI32x4Zrm },</div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;  { X86::VINSERTF32x8Zrr,   X86::VINSERTF32x8Zrr,   X86::VINSERTI32x8Zrr },</div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;  { X86::VINSERTF32x8Zrm,   X86::VINSERTF32x8Zrm,   X86::VINSERTI32x8Zrm },</div><div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;  { X86::VINSERTF64x2Zrr,   X86::VINSERTF64x2Zrr,   X86::VINSERTI64x2Zrr },</div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;  { X86::VINSERTF64x2Zrm,   X86::VINSERTF64x2Zrm,   X86::VINSERTI64x2Zrm },</div><div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;  { X86::VINSERTF64x4Zrr,   X86::VINSERTF64x4Zrr,   X86::VINSERTI64x4Zrr },</div><div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;  { X86::VINSERTF64x4Zrm,   X86::VINSERTF64x4Zrm,   X86::VINSERTI64x4Zrm },</div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;  { X86::VINSERTF32x4Z256rr,X86::VINSERTF32x4Z256rr,X86::VINSERTI32x4Z256rr },</div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;  { X86::VINSERTF32x4Z256rm,X86::VINSERTF32x4Z256rm,X86::VINSERTI32x4Z256rm },</div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;  { X86::VINSERTF64x2Z256rr,X86::VINSERTF64x2Z256rr,X86::VINSERTI64x2Z256rr },</div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;  { X86::VINSERTF64x2Z256rm,X86::VINSERTF64x2Z256rm,X86::VINSERTI64x2Z256rm },</div><div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;  { X86::VEXTRACTF32x4Zrr,   X86::VEXTRACTF32x4Zrr,   X86::VEXTRACTI32x4Zrr },</div><div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;  { X86::VEXTRACTF32x4Zmr,   X86::VEXTRACTF32x4Zmr,   X86::VEXTRACTI32x4Zmr },</div><div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;  { X86::VEXTRACTF32x8Zrr,   X86::VEXTRACTF32x8Zrr,   X86::VEXTRACTI32x8Zrr },</div><div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;  { X86::VEXTRACTF32x8Zmr,   X86::VEXTRACTF32x8Zmr,   X86::VEXTRACTI32x8Zmr },</div><div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;  { X86::VEXTRACTF64x2Zrr,   X86::VEXTRACTF64x2Zrr,   X86::VEXTRACTI64x2Zrr },</div><div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;  { X86::VEXTRACTF64x2Zmr,   X86::VEXTRACTF64x2Zmr,   X86::VEXTRACTI64x2Zmr },</div><div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;  { X86::VEXTRACTF64x4Zrr,   X86::VEXTRACTF64x4Zrr,   X86::VEXTRACTI64x4Zrr },</div><div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;  { X86::VEXTRACTF64x4Zmr,   X86::VEXTRACTF64x4Zmr,   X86::VEXTRACTI64x4Zmr },</div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;  { X86::VEXTRACTF32x4Z256rr,X86::VEXTRACTF32x4Z256rr,X86::VEXTRACTI32x4Z256rr },</div><div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;  { X86::VEXTRACTF32x4Z256mr,X86::VEXTRACTF32x4Z256mr,X86::VEXTRACTI32x4Z256mr },</div><div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;  { X86::VEXTRACTF64x2Z256rr,X86::VEXTRACTF64x2Z256rr,X86::VEXTRACTI64x2Z256rr },</div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;  { X86::VEXTRACTF64x2Z256mr,X86::VEXTRACTF64x2Z256mr,X86::VEXTRACTI64x2Z256mr },</div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;  { X86::VPERMILPSmi,        X86::VPERMILPSmi,        X86::VPSHUFDmi },</div><div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;  { X86::VPERMILPSri,        X86::VPERMILPSri,        X86::VPSHUFDri },</div><div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;  { X86::VPERMILPSZ128mi,    X86::VPERMILPSZ128mi,    X86::VPSHUFDZ128mi },</div><div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;  { X86::VPERMILPSZ128ri,    X86::VPERMILPSZ128ri,    X86::VPSHUFDZ128ri },</div><div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;  { X86::VPERMILPSZ256mi,    X86::VPERMILPSZ256mi,    X86::VPSHUFDZ256mi },</div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;  { X86::VPERMILPSZ256ri,    X86::VPERMILPSZ256ri,    X86::VPSHUFDZ256ri },</div><div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;  { X86::VPERMILPSZmi,       X86::VPERMILPSZmi,       X86::VPSHUFDZmi },</div><div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;  { X86::VPERMILPSZri,       X86::VPERMILPSZri,       X86::VPSHUFDZri },</div><div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;  { X86::VPERMPSZ256rm,      X86::VPERMPSZ256rm,      X86::VPERMDZ256rm },</div><div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;  { X86::VPERMPSZ256rr,      X86::VPERMPSZ256rr,      X86::VPERMDZ256rr },</div><div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;  { X86::VPERMPDZ256mi,      X86::VPERMPDZ256mi,      X86::VPERMQZ256mi },</div><div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;  { X86::VPERMPDZ256ri,      X86::VPERMPDZ256ri,      X86::VPERMQZ256ri },</div><div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;  { X86::VPERMPDZ256rm,      X86::VPERMPDZ256rm,      X86::VPERMQZ256rm },</div><div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;  { X86::VPERMPDZ256rr,      X86::VPERMPDZ256rr,      X86::VPERMQZ256rr },</div><div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;  { X86::VPERMPSZrm,         X86::VPERMPSZrm,         X86::VPERMDZrm },</div><div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;  { X86::VPERMPSZrr,         X86::VPERMPSZrr,         X86::VPERMDZrr },</div><div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;  { X86::VPERMPDZmi,         X86::VPERMPDZmi,         X86::VPERMQZmi },</div><div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;  { X86::VPERMPDZri,         X86::VPERMPDZri,         X86::VPERMQZri },</div><div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;  { X86::VPERMPDZrm,         X86::VPERMPDZrm,         X86::VPERMQZrm },</div><div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;  { X86::VPERMPDZrr,         X86::VPERMPDZrr,         X86::VPERMQZrr },</div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;  { X86::VUNPCKLPDZ256rm,    X86::VUNPCKLPDZ256rm,    X86::VPUNPCKLQDQZ256rm },</div><div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;  { X86::VUNPCKLPDZ256rr,    X86::VUNPCKLPDZ256rr,    X86::VPUNPCKLQDQZ256rr },</div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;  { X86::VUNPCKHPDZ256rm,    X86::VUNPCKHPDZ256rm,    X86::VPUNPCKHQDQZ256rm },</div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;  { X86::VUNPCKHPDZ256rr,    X86::VUNPCKHPDZ256rr,    X86::VPUNPCKHQDQZ256rr },</div><div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;  { X86::VUNPCKLPSZ256rm,    X86::VUNPCKLPSZ256rm,    X86::VPUNPCKLDQZ256rm },</div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;  { X86::VUNPCKLPSZ256rr,    X86::VUNPCKLPSZ256rr,    X86::VPUNPCKLDQZ256rr },</div><div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;  { X86::VUNPCKHPSZ256rm,    X86::VUNPCKHPSZ256rm,    X86::VPUNPCKHDQZ256rm },</div><div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;  { X86::VUNPCKHPSZ256rr,    X86::VUNPCKHPSZ256rr,    X86::VPUNPCKHDQZ256rr },</div><div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;  { X86::VUNPCKLPDZ128rm,    X86::VUNPCKLPDZ128rm,    X86::VPUNPCKLQDQZ128rm },</div><div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;  { X86::VMOVLHPSZrr,        X86::VUNPCKLPDZ128rr,    X86::VPUNPCKLQDQZ128rr },</div><div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;  { X86::VUNPCKHPDZ128rm,    X86::VUNPCKHPDZ128rm,    X86::VPUNPCKHQDQZ128rm },</div><div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;  { X86::VUNPCKHPDZ128rr,    X86::VUNPCKHPDZ128rr,    X86::VPUNPCKHQDQZ128rr },</div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;  { X86::VUNPCKLPSZ128rm,    X86::VUNPCKLPSZ128rm,    X86::VPUNPCKLDQZ128rm },</div><div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;  { X86::VUNPCKLPSZ128rr,    X86::VUNPCKLPSZ128rr,    X86::VPUNPCKLDQZ128rr },</div><div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;  { X86::VUNPCKHPSZ128rm,    X86::VUNPCKHPSZ128rm,    X86::VPUNPCKHDQZ128rm },</div><div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;  { X86::VUNPCKHPSZ128rr,    X86::VUNPCKHPSZ128rr,    X86::VPUNPCKHDQZ128rr },</div><div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;  { X86::VUNPCKLPDZrm,       X86::VUNPCKLPDZrm,       X86::VPUNPCKLQDQZrm },</div><div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;  { X86::VUNPCKLPDZrr,       X86::VUNPCKLPDZrr,       X86::VPUNPCKLQDQZrr },</div><div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;  { X86::VUNPCKHPDZrm,       X86::VUNPCKHPDZrm,       X86::VPUNPCKHQDQZrm },</div><div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;  { X86::VUNPCKHPDZrr,       X86::VUNPCKHPDZrr,       X86::VPUNPCKHQDQZrr },</div><div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;  { X86::VUNPCKLPSZrm,       X86::VUNPCKLPSZrm,       X86::VPUNPCKLDQZrm },</div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;  { X86::VUNPCKLPSZrr,       X86::VUNPCKLPSZrr,       X86::VPUNPCKLDQZrr },</div><div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;  { X86::VUNPCKHPSZrm,       X86::VUNPCKHPSZrm,       X86::VPUNPCKHDQZrm },</div><div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;  { X86::VUNPCKHPSZrr,       X86::VUNPCKHPSZrr,       X86::VPUNPCKHDQZrr },</div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;  { X86::VEXTRACTPSZmr,      X86::VEXTRACTPSZmr,      X86::VPEXTRDZmr },</div><div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;  { X86::VEXTRACTPSZrr,      X86::VEXTRACTPSZrr,      X86::VPEXTRDZrr },</div><div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;};</div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;</div><div class="line"><a name="l06209"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a7cc561385866365c30e01079ece8ce04"> 6209</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="X86InstrInfo_8cpp.html#a7cc561385866365c30e01079ece8ce04">ReplaceableInstrsAVX2</a>[][3] = {</div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;  <span class="comment">//PackedSingle       PackedDouble       PackedInt</span></div><div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;  { X86::VANDNPSYrm,   X86::VANDNPDYrm,   X86::VPANDNYrm   },</div><div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;  { X86::VANDNPSYrr,   X86::VANDNPDYrr,   X86::VPANDNYrr   },</div><div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;  { X86::VANDPSYrm,    X86::VANDPDYrm,    X86::VPANDYrm    },</div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;  { X86::VANDPSYrr,    X86::VANDPDYrr,    X86::VPANDYrr    },</div><div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;  { X86::VORPSYrm,     X86::VORPDYrm,     X86::VPORYrm     },</div><div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;  { X86::VORPSYrr,     X86::VORPDYrr,     X86::VPORYrr     },</div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;  { X86::VXORPSYrm,    X86::VXORPDYrm,    X86::VPXORYrm    },</div><div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;  { X86::VXORPSYrr,    X86::VXORPDYrr,    X86::VPXORYrr    },</div><div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;  { X86::VPERM2F128rm,   X86::VPERM2F128rm,   X86::VPERM2I128rm },</div><div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;  { X86::VPERM2F128rr,   X86::VPERM2F128rr,   X86::VPERM2I128rr },</div><div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;  { X86::VBROADCASTSSrm, X86::VBROADCASTSSrm, X86::VPBROADCASTDrm},</div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;  { X86::VBROADCASTSSrr, X86::VBROADCASTSSrr, X86::VPBROADCASTDrr},</div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;  { X86::VMOVDDUPrm,     X86::VMOVDDUPrm,     X86::VPBROADCASTQrm},</div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;  { X86::VMOVDDUPrr,     X86::VMOVDDUPrr,     X86::VPBROADCASTQrr},</div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;  { X86::VBROADCASTSSYrr, X86::VBROADCASTSSYrr, X86::VPBROADCASTDYrr},</div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;  { X86::VBROADCASTSSYrm, X86::VBROADCASTSSYrm, X86::VPBROADCASTDYrm},</div><div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;  { X86::VBROADCASTSDYrr, X86::VBROADCASTSDYrr, X86::VPBROADCASTQYrr},</div><div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;  { X86::VBROADCASTSDYrm, X86::VBROADCASTSDYrm, X86::VPBROADCASTQYrm},</div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;  { X86::VBROADCASTF128,  X86::VBROADCASTF128,  X86::VBROADCASTI128 },</div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;  { X86::VBLENDPSYrri,    X86::VBLENDPSYrri,    X86::VPBLENDDYrri },</div><div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;  { X86::VBLENDPSYrmi,    X86::VBLENDPSYrmi,    X86::VPBLENDDYrmi },</div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;  { X86::VPERMILPSYmi,    X86::VPERMILPSYmi,    X86::VPSHUFDYmi },</div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;  { X86::VPERMILPSYri,    X86::VPERMILPSYri,    X86::VPSHUFDYri },</div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;  { X86::VUNPCKLPDYrm,    X86::VUNPCKLPDYrm,    X86::VPUNPCKLQDQYrm },</div><div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;  { X86::VUNPCKLPDYrr,    X86::VUNPCKLPDYrr,    X86::VPUNPCKLQDQYrr },</div><div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;  { X86::VUNPCKHPDYrm,    X86::VUNPCKHPDYrm,    X86::VPUNPCKHQDQYrm },</div><div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;  { X86::VUNPCKHPDYrr,    X86::VUNPCKHPDYrr,    X86::VPUNPCKHQDQYrr },</div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;  { X86::VUNPCKLPSYrm,    X86::VUNPCKLPSYrm,    X86::VPUNPCKLDQYrm },</div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;  { X86::VUNPCKLPSYrr,    X86::VUNPCKLPSYrr,    X86::VPUNPCKLDQYrr },</div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;  { X86::VUNPCKHPSYrm,    X86::VUNPCKHPSYrm,    X86::VPUNPCKHDQYrm },</div><div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;  { X86::VUNPCKHPSYrr,    X86::VUNPCKHPSYrr,    X86::VPUNPCKHDQYrr },</div><div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;};</div><div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;</div><div class="line"><a name="l06244"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#ae5f5acf2f721e451f02e676dbe85ebab"> 6244</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="X86InstrInfo_8cpp.html#ae5f5acf2f721e451f02e676dbe85ebab">ReplaceableInstrsFP</a>[][3] = {</div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;  <span class="comment">//PackedSingle         PackedDouble</span></div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;  { X86::MOVLPSrm,       X86::MOVLPDrm,      X86::INSTRUCTION_LIST_END },</div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;  { X86::MOVHPSrm,       X86::MOVHPDrm,      X86::INSTRUCTION_LIST_END },</div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;  { X86::MOVHPSmr,       X86::MOVHPDmr,      X86::INSTRUCTION_LIST_END },</div><div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;  { X86::VMOVLPSrm,      X86::VMOVLPDrm,     X86::INSTRUCTION_LIST_END },</div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;  { X86::VMOVHPSrm,      X86::VMOVHPDrm,     X86::INSTRUCTION_LIST_END },</div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;  { X86::VMOVHPSmr,      X86::VMOVHPDmr,     X86::INSTRUCTION_LIST_END },</div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;  { X86::VMOVLPSZ128rm,  X86::VMOVLPDZ128rm, X86::INSTRUCTION_LIST_END },</div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;  { X86::VMOVHPSZ128rm,  X86::VMOVHPDZ128rm, X86::INSTRUCTION_LIST_END },</div><div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;  { X86::VMOVHPSZ128mr,  X86::VMOVHPDZ128mr, X86::INSTRUCTION_LIST_END },</div><div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;};</div><div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;</div><div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a63dc447ffa7c103509a3c00e8f352d9c"> 6257</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="X86InstrInfo_8cpp.html#a63dc447ffa7c103509a3c00e8f352d9c">ReplaceableInstrsAVX2InsertExtract</a>[][3] = {</div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;  <span class="comment">//PackedSingle       PackedDouble       PackedInt</span></div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;  { X86::VEXTRACTF128mr, X86::VEXTRACTF128mr, X86::VEXTRACTI128mr },</div><div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;  { X86::VEXTRACTF128rr, X86::VEXTRACTF128rr, X86::VEXTRACTI128rr },</div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;  { X86::VINSERTF128rm,  X86::VINSERTF128rm,  X86::VINSERTI128rm },</div><div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;  { X86::VINSERTF128rr,  X86::VINSERTF128rr,  X86::VINSERTI128rr },</div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;};</div><div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;</div><div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a13c88093225eb165dd39fe36053ff088"> 6265</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="X86InstrInfo_8cpp.html#a13c88093225eb165dd39fe36053ff088">ReplaceableInstrsAVX512</a>[][4] = {</div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;  <span class="comment">// Two integer columns for 64-bit and 32-bit elements.</span></div><div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;  <span class="comment">//PackedSingle        PackedDouble        PackedInt             PackedInt</span></div><div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;  { X86::VMOVAPSZ128mr, X86::VMOVAPDZ128mr, X86::VMOVDQA64Z128mr, X86::VMOVDQA32Z128mr  },</div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;  { X86::VMOVAPSZ128rm, X86::VMOVAPDZ128rm, X86::VMOVDQA64Z128rm, X86::VMOVDQA32Z128rm  },</div><div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;  { X86::VMOVAPSZ128rr, X86::VMOVAPDZ128rr, X86::VMOVDQA64Z128rr, X86::VMOVDQA32Z128rr  },</div><div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;  { X86::VMOVUPSZ128mr, X86::VMOVUPDZ128mr, X86::VMOVDQU64Z128mr, X86::VMOVDQU32Z128mr  },</div><div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;  { X86::VMOVUPSZ128rm, X86::VMOVUPDZ128rm, X86::VMOVDQU64Z128rm, X86::VMOVDQU32Z128rm  },</div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;  { X86::VMOVAPSZ256mr, X86::VMOVAPDZ256mr, X86::VMOVDQA64Z256mr, X86::VMOVDQA32Z256mr  },</div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;  { X86::VMOVAPSZ256rm, X86::VMOVAPDZ256rm, X86::VMOVDQA64Z256rm, X86::VMOVDQA32Z256rm  },</div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;  { X86::VMOVAPSZ256rr, X86::VMOVAPDZ256rr, X86::VMOVDQA64Z256rr, X86::VMOVDQA32Z256rr  },</div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;  { X86::VMOVUPSZ256mr, X86::VMOVUPDZ256mr, X86::VMOVDQU64Z256mr, X86::VMOVDQU32Z256mr  },</div><div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;  { X86::VMOVUPSZ256rm, X86::VMOVUPDZ256rm, X86::VMOVDQU64Z256rm, X86::VMOVDQU32Z256rm  },</div><div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;  { X86::VMOVAPSZmr,    X86::VMOVAPDZmr,    X86::VMOVDQA64Zmr,    X86::VMOVDQA32Zmr     },</div><div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;  { X86::VMOVAPSZrm,    X86::VMOVAPDZrm,    X86::VMOVDQA64Zrm,    X86::VMOVDQA32Zrm     },</div><div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;  { X86::VMOVAPSZrr,    X86::VMOVAPDZrr,    X86::VMOVDQA64Zrr,    X86::VMOVDQA32Zrr     },</div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;  { X86::VMOVUPSZmr,    X86::VMOVUPDZmr,    X86::VMOVDQU64Zmr,    X86::VMOVDQU32Zmr     },</div><div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;  { X86::VMOVUPSZrm,    X86::VMOVUPDZrm,    X86::VMOVDQU64Zrm,    X86::VMOVDQU32Zrm     },</div><div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;};</div><div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;</div><div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#af4794d5535830585d5573b5f8a451ad4"> 6285</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="X86InstrInfo_8cpp.html#af4794d5535830585d5573b5f8a451ad4">ReplaceableInstrsAVX512DQ</a>[][4] = {</div><div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;  <span class="comment">// Two integer columns for 64-bit and 32-bit elements.</span></div><div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;  <span class="comment">//PackedSingle        PackedDouble        PackedInt           PackedInt</span></div><div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;  { X86::VANDNPSZ128rm, X86::VANDNPDZ128rm, X86::VPANDNQZ128rm, X86::VPANDNDZ128rm },</div><div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;  { X86::VANDNPSZ128rr, X86::VANDNPDZ128rr, X86::VPANDNQZ128rr, X86::VPANDNDZ128rr },</div><div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;  { X86::VANDPSZ128rm,  X86::VANDPDZ128rm,  X86::VPANDQZ128rm,  X86::VPANDDZ128rm  },</div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;  { X86::VANDPSZ128rr,  X86::VANDPDZ128rr,  X86::VPANDQZ128rr,  X86::VPANDDZ128rr  },</div><div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;  { X86::VORPSZ128rm,   X86::VORPDZ128rm,   X86::VPORQZ128rm,   X86::VPORDZ128rm   },</div><div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;  { X86::VORPSZ128rr,   X86::VORPDZ128rr,   X86::VPORQZ128rr,   X86::VPORDZ128rr   },</div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;  { X86::VXORPSZ128rm,  X86::VXORPDZ128rm,  X86::VPXORQZ128rm,  X86::VPXORDZ128rm  },</div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;  { X86::VXORPSZ128rr,  X86::VXORPDZ128rr,  X86::VPXORQZ128rr,  X86::VPXORDZ128rr  },</div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;  { X86::VANDNPSZ256rm, X86::VANDNPDZ256rm, X86::VPANDNQZ256rm, X86::VPANDNDZ256rm },</div><div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;  { X86::VANDNPSZ256rr, X86::VANDNPDZ256rr, X86::VPANDNQZ256rr, X86::VPANDNDZ256rr },</div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;  { X86::VANDPSZ256rm,  X86::VANDPDZ256rm,  X86::VPANDQZ256rm,  X86::VPANDDZ256rm  },</div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;  { X86::VANDPSZ256rr,  X86::VANDPDZ256rr,  X86::VPANDQZ256rr,  X86::VPANDDZ256rr  },</div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;  { X86::VORPSZ256rm,   X86::VORPDZ256rm,   X86::VPORQZ256rm,   X86::VPORDZ256rm   },</div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;  { X86::VORPSZ256rr,   X86::VORPDZ256rr,   X86::VPORQZ256rr,   X86::VPORDZ256rr   },</div><div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;  { X86::VXORPSZ256rm,  X86::VXORPDZ256rm,  X86::VPXORQZ256rm,  X86::VPXORDZ256rm  },</div><div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;  { X86::VXORPSZ256rr,  X86::VXORPDZ256rr,  X86::VPXORQZ256rr,  X86::VPXORDZ256rr  },</div><div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;  { X86::VANDNPSZrm,    X86::VANDNPDZrm,    X86::VPANDNQZrm,    X86::VPANDNDZrm    },</div><div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;  { X86::VANDNPSZrr,    X86::VANDNPDZrr,    X86::VPANDNQZrr,    X86::VPANDNDZrr    },</div><div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;  { X86::VANDPSZrm,     X86::VANDPDZrm,     X86::VPANDQZrm,     X86::VPANDDZrm     },</div><div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;  { X86::VANDPSZrr,     X86::VANDPDZrr,     X86::VPANDQZrr,     X86::VPANDDZrr     },</div><div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;  { X86::VORPSZrm,      X86::VORPDZrm,      X86::VPORQZrm,      X86::VPORDZrm      },</div><div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;  { X86::VORPSZrr,      X86::VORPDZrr,      X86::VPORQZrr,      X86::VPORDZrr      },</div><div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;  { X86::VXORPSZrm,     X86::VXORPDZrm,     X86::VPXORQZrm,     X86::VPXORDZrm     },</div><div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;  { X86::VXORPSZrr,     X86::VXORPDZrr,     X86::VPXORQZrr,     X86::VPXORDZrr     },</div><div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;};</div><div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;</div><div class="line"><a name="l06314"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a5bc2302f9da462510038c975a1f5bc21"> 6314</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="X86InstrInfo_8cpp.html#a5bc2302f9da462510038c975a1f5bc21">ReplaceableInstrsAVX512DQMasked</a>[][4] = {</div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;  <span class="comment">// Two integer columns for 64-bit and 32-bit elements.</span></div><div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;  <span class="comment">//PackedSingle          PackedDouble</span></div><div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;  <span class="comment">//PackedInt             PackedInt</span></div><div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;  { X86::VANDNPSZ128rmk,  X86::VANDNPDZ128rmk,</div><div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;    X86::VPANDNQZ128rmk,  X86::VPANDNDZ128rmk  },</div><div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;  { X86::VANDNPSZ128rmkz, X86::VANDNPDZ128rmkz,</div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;    X86::VPANDNQZ128rmkz, X86::VPANDNDZ128rmkz },</div><div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;  { X86::VANDNPSZ128rrk,  X86::VANDNPDZ128rrk,</div><div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;    X86::VPANDNQZ128rrk,  X86::VPANDNDZ128rrk  },</div><div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;  { X86::VANDNPSZ128rrkz, X86::VANDNPDZ128rrkz,</div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;    X86::VPANDNQZ128rrkz, X86::VPANDNDZ128rrkz },</div><div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;  { X86::VANDPSZ128rmk,   X86::VANDPDZ128rmk,</div><div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;    X86::VPANDQZ128rmk,   X86::VPANDDZ128rmk   },</div><div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;  { X86::VANDPSZ128rmkz,  X86::VANDPDZ128rmkz,</div><div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;    X86::VPANDQZ128rmkz,  X86::VPANDDZ128rmkz  },</div><div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;  { X86::VANDPSZ128rrk,   X86::VANDPDZ128rrk,</div><div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;    X86::VPANDQZ128rrk,   X86::VPANDDZ128rrk   },</div><div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;  { X86::VANDPSZ128rrkz,  X86::VANDPDZ128rrkz,</div><div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;    X86::VPANDQZ128rrkz,  X86::VPANDDZ128rrkz  },</div><div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;  { X86::VORPSZ128rmk,    X86::VORPDZ128rmk,</div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;    X86::VPORQZ128rmk,    X86::VPORDZ128rmk    },</div><div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;  { X86::VORPSZ128rmkz,   X86::VORPDZ128rmkz,</div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;    X86::VPORQZ128rmkz,   X86::VPORDZ128rmkz   },</div><div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;  { X86::VORPSZ128rrk,    X86::VORPDZ128rrk,</div><div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;    X86::VPORQZ128rrk,    X86::VPORDZ128rrk    },</div><div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;  { X86::VORPSZ128rrkz,   X86::VORPDZ128rrkz,</div><div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;    X86::VPORQZ128rrkz,   X86::VPORDZ128rrkz   },</div><div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;  { X86::VXORPSZ128rmk,   X86::VXORPDZ128rmk,</div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;    X86::VPXORQZ128rmk,   X86::VPXORDZ128rmk   },</div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;  { X86::VXORPSZ128rmkz,  X86::VXORPDZ128rmkz,</div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;    X86::VPXORQZ128rmkz,  X86::VPXORDZ128rmkz  },</div><div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;  { X86::VXORPSZ128rrk,   X86::VXORPDZ128rrk,</div><div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;    X86::VPXORQZ128rrk,   X86::VPXORDZ128rrk   },</div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;  { X86::VXORPSZ128rrkz,  X86::VXORPDZ128rrkz,</div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;    X86::VPXORQZ128rrkz,  X86::VPXORDZ128rrkz  },</div><div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;  { X86::VANDNPSZ256rmk,  X86::VANDNPDZ256rmk,</div><div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;    X86::VPANDNQZ256rmk,  X86::VPANDNDZ256rmk  },</div><div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;  { X86::VANDNPSZ256rmkz, X86::VANDNPDZ256rmkz,</div><div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;    X86::VPANDNQZ256rmkz, X86::VPANDNDZ256rmkz },</div><div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;  { X86::VANDNPSZ256rrk,  X86::VANDNPDZ256rrk,</div><div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;    X86::VPANDNQZ256rrk,  X86::VPANDNDZ256rrk  },</div><div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;  { X86::VANDNPSZ256rrkz, X86::VANDNPDZ256rrkz,</div><div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;    X86::VPANDNQZ256rrkz, X86::VPANDNDZ256rrkz },</div><div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;  { X86::VANDPSZ256rmk,   X86::VANDPDZ256rmk,</div><div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;    X86::VPANDQZ256rmk,   X86::VPANDDZ256rmk   },</div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;  { X86::VANDPSZ256rmkz,  X86::VANDPDZ256rmkz,</div><div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;    X86::VPANDQZ256rmkz,  X86::VPANDDZ256rmkz  },</div><div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;  { X86::VANDPSZ256rrk,   X86::VANDPDZ256rrk,</div><div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;    X86::VPANDQZ256rrk,   X86::VPANDDZ256rrk   },</div><div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;  { X86::VANDPSZ256rrkz,  X86::VANDPDZ256rrkz,</div><div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;    X86::VPANDQZ256rrkz,  X86::VPANDDZ256rrkz  },</div><div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;  { X86::VORPSZ256rmk,    X86::VORPDZ256rmk,</div><div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;    X86::VPORQZ256rmk,    X86::VPORDZ256rmk    },</div><div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;  { X86::VORPSZ256rmkz,   X86::VORPDZ256rmkz,</div><div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;    X86::VPORQZ256rmkz,   X86::VPORDZ256rmkz   },</div><div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;  { X86::VORPSZ256rrk,    X86::VORPDZ256rrk,</div><div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;    X86::VPORQZ256rrk,    X86::VPORDZ256rrk    },</div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;  { X86::VORPSZ256rrkz,   X86::VORPDZ256rrkz,</div><div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;    X86::VPORQZ256rrkz,   X86::VPORDZ256rrkz   },</div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;  { X86::VXORPSZ256rmk,   X86::VXORPDZ256rmk,</div><div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;    X86::VPXORQZ256rmk,   X86::VPXORDZ256rmk   },</div><div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;  { X86::VXORPSZ256rmkz,  X86::VXORPDZ256rmkz,</div><div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;    X86::VPXORQZ256rmkz,  X86::VPXORDZ256rmkz  },</div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;  { X86::VXORPSZ256rrk,   X86::VXORPDZ256rrk,</div><div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;    X86::VPXORQZ256rrk,   X86::VPXORDZ256rrk   },</div><div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;  { X86::VXORPSZ256rrkz,  X86::VXORPDZ256rrkz,</div><div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;    X86::VPXORQZ256rrkz,  X86::VPXORDZ256rrkz  },</div><div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;  { X86::VANDNPSZrmk,     X86::VANDNPDZrmk,</div><div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;    X86::VPANDNQZrmk,     X86::VPANDNDZrmk     },</div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;  { X86::VANDNPSZrmkz,    X86::VANDNPDZrmkz,</div><div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;    X86::VPANDNQZrmkz,    X86::VPANDNDZrmkz    },</div><div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;  { X86::VANDNPSZrrk,     X86::VANDNPDZrrk,</div><div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;    X86::VPANDNQZrrk,     X86::VPANDNDZrrk     },</div><div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;  { X86::VANDNPSZrrkz,    X86::VANDNPDZrrkz,</div><div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;    X86::VPANDNQZrrkz,    X86::VPANDNDZrrkz    },</div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;  { X86::VANDPSZrmk,      X86::VANDPDZrmk,</div><div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;    X86::VPANDQZrmk,      X86::VPANDDZrmk      },</div><div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;  { X86::VANDPSZrmkz,     X86::VANDPDZrmkz,</div><div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;    X86::VPANDQZrmkz,     X86::VPANDDZrmkz     },</div><div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;  { X86::VANDPSZrrk,      X86::VANDPDZrrk,</div><div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;    X86::VPANDQZrrk,      X86::VPANDDZrrk      },</div><div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;  { X86::VANDPSZrrkz,     X86::VANDPDZrrkz,</div><div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;    X86::VPANDQZrrkz,     X86::VPANDDZrrkz     },</div><div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;  { X86::VORPSZrmk,       X86::VORPDZrmk,</div><div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;    X86::VPORQZrmk,       X86::VPORDZrmk       },</div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;  { X86::VORPSZrmkz,      X86::VORPDZrmkz,</div><div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;    X86::VPORQZrmkz,      X86::VPORDZrmkz      },</div><div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;  { X86::VORPSZrrk,       X86::VORPDZrrk,</div><div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;    X86::VPORQZrrk,       X86::VPORDZrrk       },</div><div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;  { X86::VORPSZrrkz,      X86::VORPDZrrkz,</div><div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;    X86::VPORQZrrkz,      X86::VPORDZrrkz      },</div><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;  { X86::VXORPSZrmk,      X86::VXORPDZrmk,</div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;    X86::VPXORQZrmk,      X86::VPXORDZrmk      },</div><div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;  { X86::VXORPSZrmkz,     X86::VXORPDZrmkz,</div><div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;    X86::VPXORQZrmkz,     X86::VPXORDZrmkz     },</div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;  { X86::VXORPSZrrk,      X86::VXORPDZrrk,</div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;    X86::VPXORQZrrk,      X86::VPXORDZrrk      },</div><div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;  { X86::VXORPSZrrkz,     X86::VXORPDZrrkz,</div><div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;    X86::VPXORQZrrkz,     X86::VPXORDZrrkz     },</div><div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;  <span class="comment">// Broadcast loads can be handled the same as masked operations to avoid</span></div><div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;  <span class="comment">// changing element size.</span></div><div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;  { X86::VANDNPSZ128rmb,  X86::VANDNPDZ128rmb,</div><div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;    X86::VPANDNQZ128rmb,  X86::VPANDNDZ128rmb  },</div><div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;  { X86::VANDPSZ128rmb,   X86::VANDPDZ128rmb,</div><div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;    X86::VPANDQZ128rmb,   X86::VPANDDZ128rmb   },</div><div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;  { X86::VORPSZ128rmb,    X86::VORPDZ128rmb,</div><div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;    X86::VPORQZ128rmb,    X86::VPORDZ128rmb    },</div><div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;  { X86::VXORPSZ128rmb,   X86::VXORPDZ128rmb,</div><div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;    X86::VPXORQZ128rmb,   X86::VPXORDZ128rmb   },</div><div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;  { X86::VANDNPSZ256rmb,  X86::VANDNPDZ256rmb,</div><div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;    X86::VPANDNQZ256rmb,  X86::VPANDNDZ256rmb  },</div><div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;  { X86::VANDPSZ256rmb,   X86::VANDPDZ256rmb,</div><div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;    X86::VPANDQZ256rmb,   X86::VPANDDZ256rmb   },</div><div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;  { X86::VORPSZ256rmb,    X86::VORPDZ256rmb,</div><div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;    X86::VPORQZ256rmb,    X86::VPORDZ256rmb    },</div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;  { X86::VXORPSZ256rmb,   X86::VXORPDZ256rmb,</div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;    X86::VPXORQZ256rmb,   X86::VPXORDZ256rmb   },</div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;  { X86::VANDNPSZrmb,     X86::VANDNPDZrmb,</div><div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;    X86::VPANDNQZrmb,     X86::VPANDNDZrmb     },</div><div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;  { X86::VANDPSZrmb,      X86::VANDPDZrmb,</div><div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;    X86::VPANDQZrmb,      X86::VPANDDZrmb      },</div><div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;  { X86::VANDPSZrmb,      X86::VANDPDZrmb,</div><div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;    X86::VPANDQZrmb,      X86::VPANDDZrmb      },</div><div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;  { X86::VORPSZrmb,       X86::VORPDZrmb,</div><div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;    X86::VPORQZrmb,       X86::VPORDZrmb       },</div><div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;  { X86::VXORPSZrmb,      X86::VXORPDZrmb,</div><div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;    X86::VPXORQZrmb,      X86::VPXORDZrmb      },</div><div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;  { X86::VANDNPSZ128rmbk, X86::VANDNPDZ128rmbk,</div><div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;    X86::VPANDNQZ128rmbk, X86::VPANDNDZ128rmbk },</div><div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;  { X86::VANDPSZ128rmbk,  X86::VANDPDZ128rmbk,</div><div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;    X86::VPANDQZ128rmbk,  X86::VPANDDZ128rmbk  },</div><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;  { X86::VORPSZ128rmbk,   X86::VORPDZ128rmbk,</div><div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;    X86::VPORQZ128rmbk,   X86::VPORDZ128rmbk   },</div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;  { X86::VXORPSZ128rmbk,  X86::VXORPDZ128rmbk,</div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;    X86::VPXORQZ128rmbk,  X86::VPXORDZ128rmbk  },</div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;  { X86::VANDNPSZ256rmbk, X86::VANDNPDZ256rmbk,</div><div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;    X86::VPANDNQZ256rmbk, X86::VPANDNDZ256rmbk },</div><div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;  { X86::VANDPSZ256rmbk,  X86::VANDPDZ256rmbk,</div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;    X86::VPANDQZ256rmbk,  X86::VPANDDZ256rmbk  },</div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;  { X86::VORPSZ256rmbk,   X86::VORPDZ256rmbk,</div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;    X86::VPORQZ256rmbk,   X86::VPORDZ256rmbk   },</div><div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;  { X86::VXORPSZ256rmbk,  X86::VXORPDZ256rmbk,</div><div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;    X86::VPXORQZ256rmbk,  X86::VPXORDZ256rmbk  },</div><div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;  { X86::VANDNPSZrmbk,    X86::VANDNPDZrmbk,</div><div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;    X86::VPANDNQZrmbk,    X86::VPANDNDZrmbk    },</div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;  { X86::VANDPSZrmbk,     X86::VANDPDZrmbk,</div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;    X86::VPANDQZrmbk,     X86::VPANDDZrmbk     },</div><div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;  { X86::VANDPSZrmbk,     X86::VANDPDZrmbk,</div><div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;    X86::VPANDQZrmbk,     X86::VPANDDZrmbk     },</div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;  { X86::VORPSZrmbk,      X86::VORPDZrmbk,</div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;    X86::VPORQZrmbk,      X86::VPORDZrmbk      },</div><div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;  { X86::VXORPSZrmbk,     X86::VXORPDZrmbk,</div><div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;    X86::VPXORQZrmbk,     X86::VPXORDZrmbk     },</div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;  { X86::VANDNPSZ128rmbkz,X86::VANDNPDZ128rmbkz,</div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;    X86::VPANDNQZ128rmbkz,X86::VPANDNDZ128rmbkz},</div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;  { X86::VANDPSZ128rmbkz, X86::VANDPDZ128rmbkz,</div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;    X86::VPANDQZ128rmbkz, X86::VPANDDZ128rmbkz },</div><div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;  { X86::VORPSZ128rmbkz,  X86::VORPDZ128rmbkz,</div><div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;    X86::VPORQZ128rmbkz,  X86::VPORDZ128rmbkz  },</div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;  { X86::VXORPSZ128rmbkz, X86::VXORPDZ128rmbkz,</div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;    X86::VPXORQZ128rmbkz, X86::VPXORDZ128rmbkz },</div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;  { X86::VANDNPSZ256rmbkz,X86::VANDNPDZ256rmbkz,</div><div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;    X86::VPANDNQZ256rmbkz,X86::VPANDNDZ256rmbkz},</div><div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;  { X86::VANDPSZ256rmbkz, X86::VANDPDZ256rmbkz,</div><div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;    X86::VPANDQZ256rmbkz, X86::VPANDDZ256rmbkz },</div><div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;  { X86::VORPSZ256rmbkz,  X86::VORPDZ256rmbkz,</div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;    X86::VPORQZ256rmbkz,  X86::VPORDZ256rmbkz  },</div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;  { X86::VXORPSZ256rmbkz, X86::VXORPDZ256rmbkz,</div><div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;    X86::VPXORQZ256rmbkz, X86::VPXORDZ256rmbkz },</div><div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;  { X86::VANDNPSZrmbkz,   X86::VANDNPDZrmbkz,</div><div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;    X86::VPANDNQZrmbkz,   X86::VPANDNDZrmbkz   },</div><div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;  { X86::VANDPSZrmbkz,    X86::VANDPDZrmbkz,</div><div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;    X86::VPANDQZrmbkz,    X86::VPANDDZrmbkz    },</div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;  { X86::VANDPSZrmbkz,    X86::VANDPDZrmbkz,</div><div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;    X86::VPANDQZrmbkz,    X86::VPANDDZrmbkz    },</div><div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;  { X86::VORPSZrmbkz,     X86::VORPDZrmbkz,</div><div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;    X86::VPORQZrmbkz,     X86::VPORDZrmbkz     },</div><div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;  { X86::VXORPSZrmbkz,    X86::VXORPDZrmbkz,</div><div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;    X86::VPXORQZrmbkz,    X86::VPXORDZrmbkz    },</div><div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;};</div><div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;</div><div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="comment">// NOTE: These should only be used by the custom domain methods.</span></div><div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a932d08403d119717119b7d886a1fd2b4"> 6497</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="X86InstrInfo_8cpp.html#a932d08403d119717119b7d886a1fd2b4">ReplaceableBlendInstrs</a>[][3] = {</div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;  <span class="comment">//PackedSingle             PackedDouble             PackedInt</span></div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;  { X86::BLENDPSrmi,         X86::BLENDPDrmi,         X86::PBLENDWrmi   },</div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;  { X86::BLENDPSrri,         X86::BLENDPDrri,         X86::PBLENDWrri   },</div><div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;  { X86::VBLENDPSrmi,        X86::VBLENDPDrmi,        X86::VPBLENDWrmi  },</div><div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;  { X86::VBLENDPSrri,        X86::VBLENDPDrri,        X86::VPBLENDWrri  },</div><div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;  { X86::VBLENDPSYrmi,       X86::VBLENDPDYrmi,       X86::VPBLENDWYrmi },</div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;  { X86::VBLENDPSYrri,       X86::VBLENDPDYrri,       X86::VPBLENDWYrri },</div><div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;};</div><div class="line"><a name="l06506"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#af3778275b529ad4883079fef699355fc"> 6506</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="X86InstrInfo_8cpp.html#af3778275b529ad4883079fef699355fc">ReplaceableBlendAVX2Instrs</a>[][3] = {</div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;  <span class="comment">//PackedSingle             PackedDouble             PackedInt</span></div><div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;  { X86::VBLENDPSrmi,        X86::VBLENDPDrmi,        X86::VPBLENDDrmi  },</div><div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;  { X86::VBLENDPSrri,        X86::VBLENDPDrri,        X86::VPBLENDDrri  },</div><div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;  { X86::VBLENDPSYrmi,       X86::VBLENDPDYrmi,       X86::VPBLENDDYrmi },</div><div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;  { X86::VBLENDPSYrri,       X86::VBLENDPDYrri,       X86::VPBLENDDYrri },</div><div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;};</div><div class="line"><a name="l06513"></a><span class="lineno"> 6513</span>&#160;</div><div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;<span class="comment">// Special table for changing EVEX logic instructions to VEX.</span></div><div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;<span class="comment">// TODO: Should we run EVEX-&gt;VEX earlier?</span></div><div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a7bf76cab7a183d780e75be33c03a0b10"> 6516</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="X86InstrInfo_8cpp.html#a7bf76cab7a183d780e75be33c03a0b10">ReplaceableCustomAVX512LogicInstrs</a>[][4] = {</div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;  <span class="comment">// Two integer columns for 64-bit and 32-bit elements.</span></div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;  <span class="comment">//PackedSingle     PackedDouble     PackedInt           PackedInt</span></div><div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;  { X86::VANDNPSrm,  X86::VANDNPDrm,  X86::VPANDNQZ128rm, X86::VPANDNDZ128rm },</div><div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;  { X86::VANDNPSrr,  X86::VANDNPDrr,  X86::VPANDNQZ128rr, X86::VPANDNDZ128rr },</div><div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;  { X86::VANDPSrm,   X86::VANDPDrm,   X86::VPANDQZ128rm,  X86::VPANDDZ128rm  },</div><div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;  { X86::VANDPSrr,   X86::VANDPDrr,   X86::VPANDQZ128rr,  X86::VPANDDZ128rr  },</div><div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;  { X86::VORPSrm,    X86::VORPDrm,    X86::VPORQZ128rm,   X86::VPORDZ128rm   },</div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;  { X86::VORPSrr,    X86::VORPDrr,    X86::VPORQZ128rr,   X86::VPORDZ128rr   },</div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;  { X86::VXORPSrm,   X86::VXORPDrm,   X86::VPXORQZ128rm,  X86::VPXORDZ128rm  },</div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;  { X86::VXORPSrr,   X86::VXORPDrr,   X86::VPXORQZ128rr,  X86::VPXORDZ128rr  },</div><div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;  { X86::VANDNPSYrm, X86::VANDNPDYrm, X86::VPANDNQZ256rm, X86::VPANDNDZ256rm },</div><div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;  { X86::VANDNPSYrr, X86::VANDNPDYrr, X86::VPANDNQZ256rr, X86::VPANDNDZ256rr },</div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;  { X86::VANDPSYrm,  X86::VANDPDYrm,  X86::VPANDQZ256rm,  X86::VPANDDZ256rm  },</div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;  { X86::VANDPSYrr,  X86::VANDPDYrr,  X86::VPANDQZ256rr,  X86::VPANDDZ256rr  },</div><div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;  { X86::VORPSYrm,   X86::VORPDYrm,   X86::VPORQZ256rm,   X86::VPORDZ256rm   },</div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;  { X86::VORPSYrr,   X86::VORPDYrr,   X86::VPORQZ256rr,   X86::VPORDZ256rr   },</div><div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;  { X86::VXORPSYrm,  X86::VXORPDYrm,  X86::VPXORQZ256rm,  X86::VPXORDZ256rm  },</div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;  { X86::VXORPSYrr,  X86::VXORPDYrr,  X86::VPXORQZ256rr,  X86::VPXORDZ256rr  },</div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;};</div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;</div><div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;<span class="comment">// FIXME: Some shuffle and unpack instructions have equivalents in different</span></div><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="comment">// domains, but they require a bit more work than just switching opcodes.</span></div><div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;</div><div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a035f65c2b243497d0828a2d58c033c2a"> 6540</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *<a class="code" href="X86InstrInfo_8cpp.html#a035f65c2b243497d0828a2d58c033c2a">lookup</a>(<span class="keywordtype">unsigned</span> opcode, <span class="keywordtype">unsigned</span> domain,</div><div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;                              <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="code" href="classuint16__t.html">uint16_t</a>[3]&gt; Table) {</div><div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> (&amp;Row)[3] : Table)</div><div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;    <span class="keywordflow">if</span> (Row[domain-1] == opcode)</div><div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;      <span class="keywordflow">return</span> Row;</div><div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;}</div><div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;</div><div class="line"><a name="l06548"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#aaf02ead72b5ff75422acd3b3551ed5c1"> 6548</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *<a class="code" href="X86InstrInfo_8cpp.html#aaf02ead72b5ff75422acd3b3551ed5c1">lookupAVX512</a>(<span class="keywordtype">unsigned</span> opcode, <span class="keywordtype">unsigned</span> domain,</div><div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;                                    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="code" href="classuint16__t.html">uint16_t</a>[4]&gt; Table) {</div><div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;  <span class="comment">// If this is the integer domain make sure to check both integer columns.</span></div><div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> (&amp;Row)[4] : Table)</div><div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;    <span class="keywordflow">if</span> (Row[domain-1] == opcode || (domain == 3 &amp;&amp; Row[3] == opcode))</div><div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;      <span class="keywordflow">return</span> Row;</div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;}</div><div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;</div><div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;<span class="comment">// Helper to attempt to widen/narrow blend masks.</span></div><div class="line"><a name="l06558"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a1770faaa69157d9748d710cc006f605c"> 6558</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86InstrInfo_8cpp.html#a1770faaa69157d9748d710cc006f605c">AdjustBlendMask</a>(<span class="keywordtype">unsigned</span> OldMask, <span class="keywordtype">unsigned</span> OldWidth,</div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;                            <span class="keywordtype">unsigned</span> NewWidth, <span class="keywordtype">unsigned</span> *pNewMask = <span class="keyword">nullptr</span>) {</div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(((OldWidth % NewWidth) == 0 || (NewWidth % OldWidth) == 0) &amp;&amp;</div><div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;         <span class="stringliteral">&quot;Illegal blend mask scale&quot;</span>);</div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;  <span class="keywordtype">unsigned</span> NewMask = 0;</div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;</div><div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;  <span class="keywordflow">if</span> ((OldWidth % NewWidth) == 0) {</div><div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;    <span class="keywordtype">unsigned</span> Scale = OldWidth / NewWidth;</div><div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;    <span class="keywordtype">unsigned</span> SubMask = (1u &lt;&lt; Scale) - 1;</div><div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NewWidth; ++i) {</div><div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;      <span class="keywordtype">unsigned</span> Sub = (OldMask &gt;&gt; (i * Scale)) &amp; SubMask;</div><div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;      <span class="keywordflow">if</span> (Sub == SubMask)</div><div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;        NewMask |= (1u &lt;&lt; i);</div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Sub != 0x0)</div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;    }</div><div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;    <span class="keywordtype">unsigned</span> Scale = NewWidth / OldWidth;</div><div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;    <span class="keywordtype">unsigned</span> SubMask = (1u &lt;&lt; Scale) - 1;</div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != OldWidth; ++i) {</div><div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;      <span class="keywordflow">if</span> (OldMask &amp; (1 &lt;&lt; i)) {</div><div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;        NewMask |= (SubMask &lt;&lt; (i * Scale));</div><div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;      }</div><div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;    }</div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;  }</div><div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;</div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;  <span class="keywordflow">if</span> (pNewMask)</div><div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;    *pNewMask = NewMask;</div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;}</div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;</div><div class="line"><a name="l06589"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#aebdbc4870afe5ec3f03acd91e0ce4aa8"> 6589</a></span>&#160;<a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="classllvm_1_1X86InstrInfo.html#aebdbc4870afe5ec3f03acd91e0ce4aa8">X86InstrInfo::getExecutionDomainCustom</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;  <span class="keywordtype">unsigned</span> NumOperands = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>();</div><div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;</div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;  <span class="keyword">auto</span> GetBlendDomains = [&amp;](<span class="keywordtype">unsigned</span> ImmWidth, <span class="keywordtype">bool</span> Is256) {</div><div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> validDomains = 0;</div><div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(NumOperands - 1).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;      <span class="keywordtype">unsigned</span> Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(NumOperands - 1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86InstrInfo_8cpp.html#a1770faaa69157d9748d710cc006f605c">AdjustBlendMask</a>(Imm, ImmWidth, Is256 ? 8 : 4))</div><div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;        validDomains |= 0x2; <span class="comment">// PackedSingle</span></div><div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86InstrInfo_8cpp.html#a1770faaa69157d9748d710cc006f605c">AdjustBlendMask</a>(Imm, ImmWidth, Is256 ? 4 : 2))</div><div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;        validDomains |= 0x4; <span class="comment">// PackedDouble</span></div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;      <span class="keywordflow">if</span> (!Is256 || Subtarget.hasAVX2())</div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;        validDomains |= 0x8; <span class="comment">// PackedInt</span></div><div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;    }</div><div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;    <span class="keywordflow">return</span> validDomains;</div><div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;  };</div><div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;</div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;  <span class="keywordflow">case</span> X86::BLENDPDrmi:</div><div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;  <span class="keywordflow">case</span> X86::BLENDPDrri:</div><div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;  <span class="keywordflow">case</span> X86::VBLENDPDrmi:</div><div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;  <span class="keywordflow">case</span> X86::VBLENDPDrri:</div><div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;    <span class="keywordflow">return</span> GetBlendDomains(2, <span class="keyword">false</span>);</div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;  <span class="keywordflow">case</span> X86::VBLENDPDYrmi:</div><div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;  <span class="keywordflow">case</span> X86::VBLENDPDYrri:</div><div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;    <span class="keywordflow">return</span> GetBlendDomains(4, <span class="keyword">true</span>);</div><div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;  <span class="keywordflow">case</span> X86::BLENDPSrmi:</div><div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;  <span class="keywordflow">case</span> X86::BLENDPSrri:</div><div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;  <span class="keywordflow">case</span> X86::VBLENDPSrmi:</div><div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;  <span class="keywordflow">case</span> X86::VBLENDPSrri:</div><div class="line"><a name="l06620"></a><span class="lineno"> 6620</span>&#160;  <span class="keywordflow">case</span> X86::VPBLENDDrmi:</div><div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;  <span class="keywordflow">case</span> X86::VPBLENDDrri:</div><div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;    <span class="keywordflow">return</span> GetBlendDomains(4, <span class="keyword">false</span>);</div><div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;  <span class="keywordflow">case</span> X86::VBLENDPSYrmi:</div><div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;  <span class="keywordflow">case</span> X86::VBLENDPSYrri:</div><div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;  <span class="keywordflow">case</span> X86::VPBLENDDYrmi:</div><div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;  <span class="keywordflow">case</span> X86::VPBLENDDYrri:</div><div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;    <span class="keywordflow">return</span> GetBlendDomains(8, <span class="keyword">true</span>);</div><div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;  <span class="keywordflow">case</span> X86::PBLENDWrmi:</div><div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;  <span class="keywordflow">case</span> X86::PBLENDWrri:</div><div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;  <span class="keywordflow">case</span> X86::VPBLENDWrmi:</div><div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160;  <span class="keywordflow">case</span> X86::VPBLENDWrri:</div><div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;  <span class="comment">// Treat VPBLENDWY as a 128-bit vector as it repeats the lo/hi masks.</span></div><div class="line"><a name="l06633"></a><span class="lineno"> 6633</span>&#160;  <span class="keywordflow">case</span> X86::VPBLENDWYrmi:</div><div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;  <span class="keywordflow">case</span> X86::VPBLENDWYrri:</div><div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;    <span class="keywordflow">return</span> GetBlendDomains(8, <span class="keyword">false</span>);</div><div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;  <span class="keywordflow">case</span> X86::VPANDDZ128rr:  <span class="keywordflow">case</span> X86::VPANDDZ128rm:</div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;  <span class="keywordflow">case</span> X86::VPANDDZ256rr:  <span class="keywordflow">case</span> X86::VPANDDZ256rm:</div><div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;  <span class="keywordflow">case</span> X86::VPANDQZ128rr:  <span class="keywordflow">case</span> X86::VPANDQZ128rm:</div><div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;  <span class="keywordflow">case</span> X86::VPANDQZ256rr:  <span class="keywordflow">case</span> X86::VPANDQZ256rm:</div><div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;  <span class="keywordflow">case</span> X86::VPANDNDZ128rr: <span class="keywordflow">case</span> X86::VPANDNDZ128rm:</div><div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;  <span class="keywordflow">case</span> X86::VPANDNDZ256rr: <span class="keywordflow">case</span> X86::VPANDNDZ256rm:</div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;  <span class="keywordflow">case</span> X86::VPANDNQZ128rr: <span class="keywordflow">case</span> X86::VPANDNQZ128rm:</div><div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;  <span class="keywordflow">case</span> X86::VPANDNQZ256rr: <span class="keywordflow">case</span> X86::VPANDNQZ256rm:</div><div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;  <span class="keywordflow">case</span> X86::VPORDZ128rr:   <span class="keywordflow">case</span> X86::VPORDZ128rm:</div><div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;  <span class="keywordflow">case</span> X86::VPORDZ256rr:   <span class="keywordflow">case</span> X86::VPORDZ256rm:</div><div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;  <span class="keywordflow">case</span> X86::VPORQZ128rr:   <span class="keywordflow">case</span> X86::VPORQZ128rm:</div><div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;  <span class="keywordflow">case</span> X86::VPORQZ256rr:   <span class="keywordflow">case</span> X86::VPORQZ256rm:</div><div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;  <span class="keywordflow">case</span> X86::VPXORDZ128rr:  <span class="keywordflow">case</span> X86::VPXORDZ128rm:</div><div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;  <span class="keywordflow">case</span> X86::VPXORDZ256rr:  <span class="keywordflow">case</span> X86::VPXORDZ256rm:</div><div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;  <span class="keywordflow">case</span> X86::VPXORQZ128rr:  <span class="keywordflow">case</span> X86::VPXORQZ128rm:</div><div class="line"><a name="l06651"></a><span class="lineno"> 6651</span>&#160;  <span class="keywordflow">case</span> X86::VPXORQZ256rr:  <span class="keywordflow">case</span> X86::VPXORQZ256rm:</div><div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;    <span class="comment">// If we don&#39;t have DQI see if we can still switch from an EVEX integer</span></div><div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;    <span class="comment">// instruction to a VEX floating point instruction.</span></div><div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;    <span class="keywordflow">if</span> (Subtarget.hasDQI())</div><div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;</div><div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;    <span class="keywordflow">if</span> (RI.getEncodingValue(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) &gt;= 16)</div><div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;    <span class="keywordflow">if</span> (RI.getEncodingValue(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) &gt;= 16)</div><div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;    <span class="comment">// Register forms will have 3 operands. Memory form will have more.</span></div><div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;    <span class="keywordflow">if</span> (NumOperands == 3 &amp;&amp;</div><div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;        RI.getEncodingValue(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) &gt;= 16)</div><div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;</div><div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;    <span class="comment">// All domains are valid.</span></div><div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;    <span class="keywordflow">return</span> 0xe;</div><div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;  <span class="keywordflow">case</span> X86::MOVHLPSrr:</div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;    <span class="comment">// We can swap domains when both inputs are the same register.</span></div><div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;    <span class="comment">// FIXME: This doesn&#39;t catch all the cases we would like. If the input</span></div><div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;    <span class="comment">// register isn&#39;t KILLed by the instruction, the two address instruction</span></div><div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;    <span class="comment">// pass puts a COPY on one input. The other input uses the original</span></div><div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;    <span class="comment">// register. This prevents the same physical register from being used by</span></div><div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;    <span class="comment">// both inputs.</span></div><div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() &amp;&amp;</div><div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0 &amp;&amp;</div><div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0 &amp;&amp;</div><div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0)</div><div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;      <span class="keywordflow">return</span> 0x6;</div><div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;  <span class="keywordflow">case</span> X86::SHUFPDrri:</div><div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;    <span class="keywordflow">return</span> 0x6;</div><div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;  }</div><div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;}</div><div class="line"><a name="l06686"></a><span class="lineno"> 6686</span>&#160;</div><div class="line"><a name="l06687"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#ab54b3f7d3fa59aeeb9c5c46e44ee0163"> 6687</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ab54b3f7d3fa59aeeb9c5c46e44ee0163">X86InstrInfo::setExecutionDomainCustom</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;                                            <span class="keywordtype">unsigned</span> Domain)<span class="keyword"> const </span>{</div><div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Domain &gt; 0 &amp;&amp; Domain &lt; 4 &amp;&amp; <span class="stringliteral">&quot;Invalid execution domain&quot;</span>);</div><div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> dom = (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac84d4b40d46ba3f9eb98a4d65d584670">X86II::SSEDomainShift</a>) &amp; 3;</div><div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(dom &amp;&amp; <span class="stringliteral">&quot;Not an SSE instruction&quot;</span>);</div><div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;</div><div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l06694"></a><span class="lineno"> 6694</span>&#160;  <span class="keywordtype">unsigned</span> NumOperands = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>();</div><div class="line"><a name="l06695"></a><span class="lineno"> 6695</span>&#160;</div><div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;  <span class="keyword">auto</span> SetBlendDomain = [&amp;](<span class="keywordtype">unsigned</span> ImmWidth, <span class="keywordtype">bool</span> Is256) {</div><div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(NumOperands - 1).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;      <span class="keywordtype">unsigned</span> Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(NumOperands - 1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &amp; 255;</div><div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;      Imm = (ImmWidth == 16 ? ((Imm &lt;&lt; 8) | Imm) : Imm);</div><div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;      <span class="keywordtype">unsigned</span> NewImm = Imm;</div><div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;</div><div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;      <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *table = <a class="code" href="X86InstrInfo_8cpp.html#a035f65c2b243497d0828a2d58c033c2a">lookup</a>(Opcode, dom, ReplaceableBlendInstrs);</div><div class="line"><a name="l06703"></a><span class="lineno"> 6703</span>&#160;      <span class="keywordflow">if</span> (!table)</div><div class="line"><a name="l06704"></a><span class="lineno"> 6704</span>&#160;        table = <a class="code" href="X86InstrInfo_8cpp.html#a035f65c2b243497d0828a2d58c033c2a">lookup</a>(Opcode, dom, ReplaceableBlendAVX2Instrs);</div><div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;</div><div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;      <span class="keywordflow">if</span> (Domain == 1) { <span class="comment">// PackedSingle</span></div><div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;        <a class="code" href="X86InstrInfo_8cpp.html#a1770faaa69157d9748d710cc006f605c">AdjustBlendMask</a>(Imm, ImmWidth, Is256 ? 8 : 4, &amp;NewImm);</div><div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Domain == 2) { <span class="comment">// PackedDouble</span></div><div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;        <a class="code" href="X86InstrInfo_8cpp.html#a1770faaa69157d9748d710cc006f605c">AdjustBlendMask</a>(Imm, ImmWidth, Is256 ? 4 : 2, &amp;NewImm);</div><div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Domain == 3) { <span class="comment">// PackedInt</span></div><div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;        <span class="keywordflow">if</span> (Subtarget.hasAVX2()) {</div><div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;          <span class="comment">// If we are already VPBLENDW use that, else use VPBLENDD.</span></div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;          <span class="keywordflow">if</span> ((ImmWidth / (Is256 ? 2 : 1)) != 8) {</div><div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;            table = <a class="code" href="X86InstrInfo_8cpp.html#a035f65c2b243497d0828a2d58c033c2a">lookup</a>(Opcode, dom, ReplaceableBlendAVX2Instrs);</div><div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;            <a class="code" href="X86InstrInfo_8cpp.html#a1770faaa69157d9748d710cc006f605c">AdjustBlendMask</a>(Imm, ImmWidth, Is256 ? 8 : 4, &amp;NewImm);</div><div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;          }</div><div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Is256 &amp;&amp; <span class="stringliteral">&quot;128-bit vector expected&quot;</span>);</div><div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;          <a class="code" href="X86InstrInfo_8cpp.html#a1770faaa69157d9748d710cc006f605c">AdjustBlendMask</a>(Imm, ImmWidth, 8, &amp;NewImm);</div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;        }</div><div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160;      }</div><div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;</div><div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(table &amp;&amp; table[Domain - 1] &amp;&amp; <span class="stringliteral">&quot;Unknown domain op&quot;</span>);</div><div class="line"><a name="l06724"></a><span class="lineno"> 6724</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(table[Domain - 1]));</div><div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(NumOperands - 1).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewImm &amp; 255);</div><div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;    }</div><div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;  };</div><div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;</div><div class="line"><a name="l06730"></a><span class="lineno"> 6730</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l06731"></a><span class="lineno"> 6731</span>&#160;  <span class="keywordflow">case</span> X86::BLENDPDrmi:</div><div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;  <span class="keywordflow">case</span> X86::BLENDPDrri:</div><div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160;  <span class="keywordflow">case</span> X86::VBLENDPDrmi:</div><div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;  <span class="keywordflow">case</span> X86::VBLENDPDrri:</div><div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;    <span class="keywordflow">return</span> SetBlendDomain(2, <span class="keyword">false</span>);</div><div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;  <span class="keywordflow">case</span> X86::VBLENDPDYrmi:</div><div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160;  <span class="keywordflow">case</span> X86::VBLENDPDYrri:</div><div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160;    <span class="keywordflow">return</span> SetBlendDomain(4, <span class="keyword">true</span>);</div><div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;  <span class="keywordflow">case</span> X86::BLENDPSrmi:</div><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;  <span class="keywordflow">case</span> X86::BLENDPSrri:</div><div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;  <span class="keywordflow">case</span> X86::VBLENDPSrmi:</div><div class="line"><a name="l06742"></a><span class="lineno"> 6742</span>&#160;  <span class="keywordflow">case</span> X86::VBLENDPSrri:</div><div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;  <span class="keywordflow">case</span> X86::VPBLENDDrmi:</div><div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;  <span class="keywordflow">case</span> X86::VPBLENDDrri:</div><div class="line"><a name="l06745"></a><span class="lineno"> 6745</span>&#160;    <span class="keywordflow">return</span> SetBlendDomain(4, <span class="keyword">false</span>);</div><div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;  <span class="keywordflow">case</span> X86::VBLENDPSYrmi:</div><div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160;  <span class="keywordflow">case</span> X86::VBLENDPSYrri:</div><div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;  <span class="keywordflow">case</span> X86::VPBLENDDYrmi:</div><div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;  <span class="keywordflow">case</span> X86::VPBLENDDYrri:</div><div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;    <span class="keywordflow">return</span> SetBlendDomain(8, <span class="keyword">true</span>);</div><div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;  <span class="keywordflow">case</span> X86::PBLENDWrmi:</div><div class="line"><a name="l06752"></a><span class="lineno"> 6752</span>&#160;  <span class="keywordflow">case</span> X86::PBLENDWrri:</div><div class="line"><a name="l06753"></a><span class="lineno"> 6753</span>&#160;  <span class="keywordflow">case</span> X86::VPBLENDWrmi:</div><div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;  <span class="keywordflow">case</span> X86::VPBLENDWrri:</div><div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;    <span class="keywordflow">return</span> SetBlendDomain(8, <span class="keyword">false</span>);</div><div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;  <span class="keywordflow">case</span> X86::VPBLENDWYrmi:</div><div class="line"><a name="l06757"></a><span class="lineno"> 6757</span>&#160;  <span class="keywordflow">case</span> X86::VPBLENDWYrri:</div><div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;    <span class="keywordflow">return</span> SetBlendDomain(16, <span class="keyword">true</span>);</div><div class="line"><a name="l06759"></a><span class="lineno"> 6759</span>&#160;  <span class="keywordflow">case</span> X86::VPANDDZ128rr:  <span class="keywordflow">case</span> X86::VPANDDZ128rm:</div><div class="line"><a name="l06760"></a><span class="lineno"> 6760</span>&#160;  <span class="keywordflow">case</span> X86::VPANDDZ256rr:  <span class="keywordflow">case</span> X86::VPANDDZ256rm:</div><div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;  <span class="keywordflow">case</span> X86::VPANDQZ128rr:  <span class="keywordflow">case</span> X86::VPANDQZ128rm:</div><div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;  <span class="keywordflow">case</span> X86::VPANDQZ256rr:  <span class="keywordflow">case</span> X86::VPANDQZ256rm:</div><div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160;  <span class="keywordflow">case</span> X86::VPANDNDZ128rr: <span class="keywordflow">case</span> X86::VPANDNDZ128rm:</div><div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;  <span class="keywordflow">case</span> X86::VPANDNDZ256rr: <span class="keywordflow">case</span> X86::VPANDNDZ256rm:</div><div class="line"><a name="l06765"></a><span class="lineno"> 6765</span>&#160;  <span class="keywordflow">case</span> X86::VPANDNQZ128rr: <span class="keywordflow">case</span> X86::VPANDNQZ128rm:</div><div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;  <span class="keywordflow">case</span> X86::VPANDNQZ256rr: <span class="keywordflow">case</span> X86::VPANDNQZ256rm:</div><div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;  <span class="keywordflow">case</span> X86::VPORDZ128rr:   <span class="keywordflow">case</span> X86::VPORDZ128rm:</div><div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;  <span class="keywordflow">case</span> X86::VPORDZ256rr:   <span class="keywordflow">case</span> X86::VPORDZ256rm:</div><div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;  <span class="keywordflow">case</span> X86::VPORQZ128rr:   <span class="keywordflow">case</span> X86::VPORQZ128rm:</div><div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;  <span class="keywordflow">case</span> X86::VPORQZ256rr:   <span class="keywordflow">case</span> X86::VPORQZ256rm:</div><div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;  <span class="keywordflow">case</span> X86::VPXORDZ128rr:  <span class="keywordflow">case</span> X86::VPXORDZ128rm:</div><div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;  <span class="keywordflow">case</span> X86::VPXORDZ256rr:  <span class="keywordflow">case</span> X86::VPXORDZ256rm:</div><div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;  <span class="keywordflow">case</span> X86::VPXORQZ128rr:  <span class="keywordflow">case</span> X86::VPXORQZ128rm:</div><div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;  <span class="keywordflow">case</span> X86::VPXORQZ256rr:  <span class="keywordflow">case</span> X86::VPXORQZ256rm: {</div><div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;    <span class="comment">// Without DQI, convert EVEX instructions to VEX instructions.</span></div><div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;    <span class="keywordflow">if</span> (Subtarget.hasDQI())</div><div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;</div><div class="line"><a name="l06779"></a><span class="lineno"> 6779</span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *table = <a class="code" href="X86InstrInfo_8cpp.html#aaf02ead72b5ff75422acd3b3551ed5c1">lookupAVX512</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), dom,</div><div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;                                         <a class="code" href="X86InstrInfo_8cpp.html#a7bf76cab7a183d780e75be33c03a0b10">ReplaceableCustomAVX512LogicInstrs</a>);</div><div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(table &amp;&amp; <span class="stringliteral">&quot;Instruction not found in table?&quot;</span>);</div><div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;    <span class="comment">// Don&#39;t change integer Q instructions to D instructions and</span></div><div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;    <span class="comment">// use D intructions if we started with a PS instruction.</span></div><div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160;    <span class="keywordflow">if</span> (Domain == 3 &amp;&amp; (dom == 1 || table[3] == MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()))</div><div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;      Domain = 4;</div><div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(table[Domain - 1]));</div><div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06788"></a><span class="lineno"> 6788</span>&#160;  }</div><div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;  <span class="keywordflow">case</span> X86::UNPCKHPDrr:</div><div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;  <span class="keywordflow">case</span> X86::MOVHLPSrr:</div><div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;    <span class="comment">// We just need to commute the instruction which will switch the domains.</span></div><div class="line"><a name="l06792"></a><span class="lineno"> 6792</span>&#160;    <span class="keywordflow">if</span> (Domain != dom &amp;&amp; Domain != 3 &amp;&amp;</div><div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() &amp;&amp;</div><div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0 &amp;&amp;</div><div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0 &amp;&amp;</div><div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0) {</div><div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;      commuteInstruction(MI, <span class="keyword">false</span>);</div><div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;    }</div><div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;    <span class="comment">// We must always return true for MOVHLPSrr.</span></div><div class="line"><a name="l06801"></a><span class="lineno"> 6801</span>&#160;    <span class="keywordflow">if</span> (Opcode == X86::MOVHLPSrr)</div><div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;  <span class="keywordflow">case</span> X86::SHUFPDrri: {</div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;    <span class="keywordflow">if</span> (Domain == 1) {</div><div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;      <span class="keywordtype">unsigned</span> Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l06807"></a><span class="lineno"> 6807</span>&#160;      <span class="keywordtype">unsigned</span> NewImm = 0x44;</div><div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;      <span class="keywordflow">if</span> (Imm &amp; 1) NewImm |= 0x0a;</div><div class="line"><a name="l06809"></a><span class="lineno"> 6809</span>&#160;      <span class="keywordflow">if</span> (Imm &amp; 2) NewImm |= 0xa0;</div><div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewImm);</div><div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(X86::SHUFPSrri));</div><div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;    }</div><div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;  }</div><div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;  }</div><div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;}</div><div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;</div><div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;std::pair&lt;uint16_t, uint16_t&gt;</div><div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#ac94862da33ca9821ea2321bf87645526"> 6820</a></span>&#160;<a class="code" href="classllvm_1_1X86InstrInfo.html#ac94862da33ca9821ea2321bf87645526">X86InstrInfo::getExecutionDomain</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> domain = (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac84d4b40d46ba3f9eb98a4d65d584670">X86II::SSEDomainShift</a>) &amp; 3;</div><div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160;  <span class="keywordtype">unsigned</span> opcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> validDomains = 0;</div><div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;  <span class="keywordflow">if</span> (domain) {</div><div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;    <span class="comment">// Attempt to match for custom instructions.</span></div><div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160;    validDomains = <a class="code" href="classllvm_1_1X86InstrInfo.html#aebdbc4870afe5ec3f03acd91e0ce4aa8">getExecutionDomainCustom</a>(MI);</div><div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;    <span class="keywordflow">if</span> (validDomains)</div><div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;      <span class="keywordflow">return</span> std::make_pair(domain, validDomains);</div><div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;</div><div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86InstrInfo_8cpp.html#a035f65c2b243497d0828a2d58c033c2a">lookup</a>(opcode, domain, ReplaceableInstrs)) {</div><div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;      validDomains = 0xe;</div><div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="X86InstrInfo_8cpp.html#a035f65c2b243497d0828a2d58c033c2a">lookup</a>(opcode, domain, ReplaceableInstrsAVX2)) {</div><div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;      validDomains = Subtarget.hasAVX2() ? 0xe : 0x6;</div><div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="X86InstrInfo_8cpp.html#a035f65c2b243497d0828a2d58c033c2a">lookup</a>(opcode, domain, ReplaceableInstrsFP)) {</div><div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;      validDomains = 0x6;</div><div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="X86InstrInfo_8cpp.html#a035f65c2b243497d0828a2d58c033c2a">lookup</a>(opcode, domain, ReplaceableInstrsAVX2InsertExtract)) {</div><div class="line"><a name="l06837"></a><span class="lineno"> 6837</span>&#160;      <span class="comment">// Insert/extract instructions should only effect domain if AVX2</span></div><div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;      <span class="comment">// is enabled.</span></div><div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;      <span class="keywordflow">if</span> (!Subtarget.hasAVX2())</div><div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;        <span class="keywordflow">return</span> std::make_pair(0, 0);</div><div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;      validDomains = 0xe;</div><div class="line"><a name="l06842"></a><span class="lineno"> 6842</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="X86InstrInfo_8cpp.html#aaf02ead72b5ff75422acd3b3551ed5c1">lookupAVX512</a>(opcode, domain, ReplaceableInstrsAVX512)) {</div><div class="line"><a name="l06843"></a><span class="lineno"> 6843</span>&#160;      validDomains = 0xe;</div><div class="line"><a name="l06844"></a><span class="lineno"> 6844</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Subtarget.hasDQI() &amp;&amp; <a class="code" href="X86InstrInfo_8cpp.html#aaf02ead72b5ff75422acd3b3551ed5c1">lookupAVX512</a>(opcode, domain,</div><div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;                                                  ReplaceableInstrsAVX512DQ)) {</div><div class="line"><a name="l06846"></a><span class="lineno"> 6846</span>&#160;      validDomains = 0xe;</div><div class="line"><a name="l06847"></a><span class="lineno"> 6847</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Subtarget.hasDQI()) {</div><div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *table = <a class="code" href="X86InstrInfo_8cpp.html#aaf02ead72b5ff75422acd3b3551ed5c1">lookupAVX512</a>(opcode, domain,</div><div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;                                             ReplaceableInstrsAVX512DQMasked)) {</div><div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;        <span class="keywordflow">if</span> (domain == 1 || (domain == 3 &amp;&amp; table[3] == opcode))</div><div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;          validDomains = 0xa;</div><div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;          validDomains = 0xc;</div><div class="line"><a name="l06854"></a><span class="lineno"> 6854</span>&#160;      }</div><div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160;    }</div><div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;  }</div><div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;  <span class="keywordflow">return</span> std::make_pair(domain, validDomains);</div><div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;}</div><div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;</div><div class="line"><a name="l06860"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#aa391568da257769298bd1a405148c5bb"> 6860</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#aa391568da257769298bd1a405148c5bb">X86InstrInfo::setExecutionDomain</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> Domain)<span class="keyword"> const </span>{</div><div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Domain&gt;0 &amp;&amp; Domain&lt;4 &amp;&amp; <span class="stringliteral">&quot;Invalid execution domain&quot;</span>);</div><div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> dom = (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac84d4b40d46ba3f9eb98a4d65d584670">X86II::SSEDomainShift</a>) &amp; 3;</div><div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(dom &amp;&amp; <span class="stringliteral">&quot;Not an SSE instruction&quot;</span>);</div><div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;</div><div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;  <span class="comment">// Attempt to match for custom instructions.</span></div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1X86InstrInfo.html#ab54b3f7d3fa59aeeb9c5c46e44ee0163">setExecutionDomainCustom</a>(MI, Domain))</div><div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;</div><div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> *table = <a class="code" href="X86InstrInfo_8cpp.html#a035f65c2b243497d0828a2d58c033c2a">lookup</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), dom, <a class="code" href="X86InstrInfo_8cpp.html#a7e4908de854833bf9a67c1a28465c76a">ReplaceableInstrs</a>);</div><div class="line"><a name="l06870"></a><span class="lineno"> 6870</span>&#160;  <span class="keywordflow">if</span> (!table) { <span class="comment">// try the other table</span></div><div class="line"><a name="l06871"></a><span class="lineno"> 6871</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Subtarget.hasAVX2() || Domain &lt; 3) &amp;&amp;</div><div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;           <span class="stringliteral">&quot;256-bit vector operations only available in AVX2&quot;</span>);</div><div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;    table = <a class="code" href="X86InstrInfo_8cpp.html#a035f65c2b243497d0828a2d58c033c2a">lookup</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), dom, <a class="code" href="X86InstrInfo_8cpp.html#a7cc561385866365c30e01079ece8ce04">ReplaceableInstrsAVX2</a>);</div><div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;  }</div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;  <span class="keywordflow">if</span> (!table) { <span class="comment">// try the FP table</span></div><div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;    table = <a class="code" href="X86InstrInfo_8cpp.html#a035f65c2b243497d0828a2d58c033c2a">lookup</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), dom, <a class="code" href="X86InstrInfo_8cpp.html#ae5f5acf2f721e451f02e676dbe85ebab">ReplaceableInstrsFP</a>);</div><div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!table || Domain &lt; 3) &amp;&amp;</div><div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;           <span class="stringliteral">&quot;Can only select PackedSingle or PackedDouble&quot;</span>);</div><div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;  }</div><div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;  <span class="keywordflow">if</span> (!table) { <span class="comment">// try the other table</span></div><div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasAVX2() &amp;&amp;</div><div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;           <span class="stringliteral">&quot;256-bit insert/extract only available in AVX2&quot;</span>);</div><div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;    table = <a class="code" href="X86InstrInfo_8cpp.html#a035f65c2b243497d0828a2d58c033c2a">lookup</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), dom, <a class="code" href="X86InstrInfo_8cpp.html#a63dc447ffa7c103509a3c00e8f352d9c">ReplaceableInstrsAVX2InsertExtract</a>);</div><div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;  }</div><div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;  <span class="keywordflow">if</span> (!table) { <span class="comment">// try the AVX512 table</span></div><div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasAVX512() &amp;&amp; <span class="stringliteral">&quot;Requires AVX-512&quot;</span>);</div><div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;    table = <a class="code" href="X86InstrInfo_8cpp.html#aaf02ead72b5ff75422acd3b3551ed5c1">lookupAVX512</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), dom, <a class="code" href="X86InstrInfo_8cpp.html#a13c88093225eb165dd39fe36053ff088">ReplaceableInstrsAVX512</a>);</div><div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;    <span class="comment">// Don&#39;t change integer Q instructions to D instructions.</span></div><div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;    <span class="keywordflow">if</span> (table &amp;&amp; Domain == 3 &amp;&amp; table[3] == MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>())</div><div class="line"><a name="l06890"></a><span class="lineno"> 6890</span>&#160;      Domain = 4;</div><div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;  }</div><div class="line"><a name="l06892"></a><span class="lineno"> 6892</span>&#160;  <span class="keywordflow">if</span> (!table) { <span class="comment">// try the AVX512DQ table</span></div><div class="line"><a name="l06893"></a><span class="lineno"> 6893</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Subtarget.hasDQI() || Domain &gt;= 3) &amp;&amp; <span class="stringliteral">&quot;Requires AVX-512DQ&quot;</span>);</div><div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;    table = <a class="code" href="X86InstrInfo_8cpp.html#aaf02ead72b5ff75422acd3b3551ed5c1">lookupAVX512</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), dom, <a class="code" href="X86InstrInfo_8cpp.html#af4794d5535830585d5573b5f8a451ad4">ReplaceableInstrsAVX512DQ</a>);</div><div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;    <span class="comment">// Don&#39;t change integer Q instructions to D instructions and</span></div><div class="line"><a name="l06896"></a><span class="lineno"> 6896</span>&#160;    <span class="comment">// use D intructions if we started with a PS instruction.</span></div><div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;    <span class="keywordflow">if</span> (table &amp;&amp; Domain == 3 &amp;&amp; (dom == 1 || table[3] == MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()))</div><div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;      Domain = 4;</div><div class="line"><a name="l06899"></a><span class="lineno"> 6899</span>&#160;  }</div><div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;  <span class="keywordflow">if</span> (!table) { <span class="comment">// try the AVX512DQMasked table</span></div><div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Subtarget.hasDQI() || Domain &gt;= 3) &amp;&amp; <span class="stringliteral">&quot;Requires AVX-512DQ&quot;</span>);</div><div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;    table = <a class="code" href="X86InstrInfo_8cpp.html#aaf02ead72b5ff75422acd3b3551ed5c1">lookupAVX512</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), dom, <a class="code" href="X86InstrInfo_8cpp.html#a5bc2302f9da462510038c975a1f5bc21">ReplaceableInstrsAVX512DQMasked</a>);</div><div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;    <span class="keywordflow">if</span> (table &amp;&amp; Domain == 3 &amp;&amp; (dom == 1 || table[3] == MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()))</div><div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;      Domain = 4;</div><div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;  }</div><div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(table &amp;&amp; <span class="stringliteral">&quot;Cannot change domain&quot;</span>);</div><div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(table[Domain - 1]));</div><div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;}</div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;<span class="comment">/// Return the noop instruction to use for a noop.</span></div><div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a10b23d6f2adc8b091c5e3d96ecacd70b"> 6911</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a10b23d6f2adc8b091c5e3d96ecacd70b">X86InstrInfo::getNoop</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;NopInst)<span class="keyword"> const </span>{</div><div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;  NopInst.<a class="code" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(X86::NOOP);</div><div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;}</div><div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;</div><div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#aec70b28b64b3aa57dc8cc1820113bc15"> 6915</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#aec70b28b64b3aa57dc8cc1820113bc15">X86InstrInfo::isHighLatencyDef</a>(<span class="keywordtype">int</span> opc)<span class="keyword"> const </span>{</div><div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;  <span class="keywordflow">switch</span> (opc) {</div><div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;  <span class="keywordflow">case</span> X86::DIVPDrm:</div><div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;  <span class="keywordflow">case</span> X86::DIVPDrr:</div><div class="line"><a name="l06920"></a><span class="lineno"> 6920</span>&#160;  <span class="keywordflow">case</span> X86::DIVPSrm:</div><div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;  <span class="keywordflow">case</span> X86::DIVPSrr:</div><div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;  <span class="keywordflow">case</span> X86::DIVSDrm:</div><div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;  <span class="keywordflow">case</span> X86::DIVSDrm_Int:</div><div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;  <span class="keywordflow">case</span> X86::DIVSDrr:</div><div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;  <span class="keywordflow">case</span> X86::DIVSDrr_Int:</div><div class="line"><a name="l06926"></a><span class="lineno"> 6926</span>&#160;  <span class="keywordflow">case</span> X86::DIVSSrm:</div><div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;  <span class="keywordflow">case</span> X86::DIVSSrm_Int:</div><div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;  <span class="keywordflow">case</span> X86::DIVSSrr:</div><div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;  <span class="keywordflow">case</span> X86::DIVSSrr_Int:</div><div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;  <span class="keywordflow">case</span> X86::SQRTPDm:</div><div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;  <span class="keywordflow">case</span> X86::SQRTPDr:</div><div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;  <span class="keywordflow">case</span> X86::SQRTPSm:</div><div class="line"><a name="l06933"></a><span class="lineno"> 6933</span>&#160;  <span class="keywordflow">case</span> X86::SQRTPSr:</div><div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;  <span class="keywordflow">case</span> X86::SQRTSDm:</div><div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;  <span class="keywordflow">case</span> X86::SQRTSDm_Int:</div><div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;  <span class="keywordflow">case</span> X86::SQRTSDr:</div><div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;  <span class="keywordflow">case</span> X86::SQRTSDr_Int:</div><div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;  <span class="keywordflow">case</span> X86::SQRTSSm:</div><div class="line"><a name="l06939"></a><span class="lineno"> 6939</span>&#160;  <span class="keywordflow">case</span> X86::SQRTSSm_Int:</div><div class="line"><a name="l06940"></a><span class="lineno"> 6940</span>&#160;  <span class="keywordflow">case</span> X86::SQRTSSr:</div><div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;  <span class="keywordflow">case</span> X86::SQRTSSr_Int:</div><div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;  <span class="comment">// AVX instructions with high latency</span></div><div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDrm:</div><div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDrr:</div><div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDYrm:</div><div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDYrr:</div><div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSrm:</div><div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSrr:</div><div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSYrm:</div><div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSYrr:</div><div class="line"><a name="l06951"></a><span class="lineno"> 6951</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSDrm:</div><div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSDrm_Int:</div><div class="line"><a name="l06953"></a><span class="lineno"> 6953</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSDrr:</div><div class="line"><a name="l06954"></a><span class="lineno"> 6954</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSDrr_Int:</div><div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSSrm:</div><div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSSrm_Int:</div><div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSSrr:</div><div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSSrr_Int:</div><div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDm:</div><div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDr:</div><div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDYm:</div><div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDYr:</div><div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSm:</div><div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSr:</div><div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSYm:</div><div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSYr:</div><div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDm:</div><div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDm_Int:</div><div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDr:</div><div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDr_Int:</div><div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSm:</div><div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSm_Int:</div><div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSr:</div><div class="line"><a name="l06974"></a><span class="lineno"> 6974</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSr_Int:</div><div class="line"><a name="l06975"></a><span class="lineno"> 6975</span>&#160;  <span class="comment">// AVX512 instructions with high latency</span></div><div class="line"><a name="l06976"></a><span class="lineno"> 6976</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZ128rm:</div><div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZ128rmb:</div><div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZ128rmbk:</div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZ128rmbkz:</div><div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZ128rmk:</div><div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZ128rmkz:</div><div class="line"><a name="l06982"></a><span class="lineno"> 6982</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZ128rr:</div><div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZ128rrk:</div><div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZ128rrkz:</div><div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZ256rm:</div><div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZ256rmb:</div><div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZ256rmbk:</div><div class="line"><a name="l06988"></a><span class="lineno"> 6988</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZ256rmbkz:</div><div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZ256rmk:</div><div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZ256rmkz:</div><div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZ256rr:</div><div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZ256rrk:</div><div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZ256rrkz:</div><div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZrrb:</div><div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZrrbk:</div><div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZrrbkz:</div><div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZrm:</div><div class="line"><a name="l06998"></a><span class="lineno"> 6998</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZrmb:</div><div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZrmbk:</div><div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZrmbkz:</div><div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZrmk:</div><div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZrmkz:</div><div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZrr:</div><div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZrrk:</div><div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPDZrrkz:</div><div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZ128rm:</div><div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZ128rmb:</div><div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZ128rmbk:</div><div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZ128rmbkz:</div><div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZ128rmk:</div><div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZ128rmkz:</div><div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZ128rr:</div><div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZ128rrk:</div><div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZ128rrkz:</div><div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZ256rm:</div><div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZ256rmb:</div><div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZ256rmbk:</div><div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZ256rmbkz:</div><div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZ256rmk:</div><div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZ256rmkz:</div><div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZ256rr:</div><div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZ256rrk:</div><div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZ256rrkz:</div><div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZrrb:</div><div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZrrbk:</div><div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZrrbkz:</div><div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZrm:</div><div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZrmb:</div><div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZrmbk:</div><div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZrmbkz:</div><div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZrmk:</div><div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZrmkz:</div><div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZrr:</div><div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZrrk:</div><div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;  <span class="keywordflow">case</span> X86::VDIVPSZrrkz:</div><div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSDZrm:</div><div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSDZrr:</div><div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSDZrm_Int:</div><div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSDZrm_Intk:</div><div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSDZrm_Intkz:</div><div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSDZrr_Int:</div><div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSDZrr_Intk:</div><div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSDZrr_Intkz:</div><div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSDZrrb_Int:</div><div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSDZrrb_Intk:</div><div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSDZrrb_Intkz:</div><div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSSZrm:</div><div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSSZrr:</div><div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSSZrm_Int:</div><div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSSZrm_Intk:</div><div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSSZrm_Intkz:</div><div class="line"><a name="l07052"></a><span class="lineno"> 7052</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSSZrr_Int:</div><div class="line"><a name="l07053"></a><span class="lineno"> 7053</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSSZrr_Intk:</div><div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSSZrr_Intkz:</div><div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSSZrrb_Int:</div><div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSSZrrb_Intk:</div><div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;  <span class="keywordflow">case</span> X86::VDIVSSZrrb_Intkz:</div><div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZ128m:</div><div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZ128mb:</div><div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZ128mbk:</div><div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZ128mbkz:</div><div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZ128mk:</div><div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZ128mkz:</div><div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZ128r:</div><div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZ128rk:</div><div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZ128rkz:</div><div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZ256m:</div><div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZ256mb:</div><div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZ256mbk:</div><div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZ256mbkz:</div><div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZ256mk:</div><div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZ256mkz:</div><div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZ256r:</div><div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZ256rk:</div><div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZ256rkz:</div><div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZm:</div><div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZmb:</div><div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZmbk:</div><div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZmbkz:</div><div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZmk:</div><div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZmkz:</div><div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZr:</div><div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZrb:</div><div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZrbk:</div><div class="line"><a name="l07085"></a><span class="lineno"> 7085</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZrbkz:</div><div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZrk:</div><div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPDZrkz:</div><div class="line"><a name="l07088"></a><span class="lineno"> 7088</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZ128m:</div><div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZ128mb:</div><div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZ128mbk:</div><div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZ128mbkz:</div><div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZ128mk:</div><div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZ128mkz:</div><div class="line"><a name="l07094"></a><span class="lineno"> 7094</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZ128r:</div><div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZ128rk:</div><div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZ128rkz:</div><div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZ256m:</div><div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZ256mb:</div><div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZ256mbk:</div><div class="line"><a name="l07100"></a><span class="lineno"> 7100</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZ256mbkz:</div><div class="line"><a name="l07101"></a><span class="lineno"> 7101</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZ256mk:</div><div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZ256mkz:</div><div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZ256r:</div><div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZ256rk:</div><div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZ256rkz:</div><div class="line"><a name="l07106"></a><span class="lineno"> 7106</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZm:</div><div class="line"><a name="l07107"></a><span class="lineno"> 7107</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZmb:</div><div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZmbk:</div><div class="line"><a name="l07109"></a><span class="lineno"> 7109</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZmbkz:</div><div class="line"><a name="l07110"></a><span class="lineno"> 7110</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZmk:</div><div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZmkz:</div><div class="line"><a name="l07112"></a><span class="lineno"> 7112</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZr:</div><div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZrb:</div><div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZrbk:</div><div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZrbkz:</div><div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZrk:</div><div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTPSZrkz:</div><div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDZm:</div><div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDZm_Int:</div><div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDZm_Intk:</div><div class="line"><a name="l07121"></a><span class="lineno"> 7121</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDZm_Intkz:</div><div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDZr:</div><div class="line"><a name="l07123"></a><span class="lineno"> 7123</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDZr_Int:</div><div class="line"><a name="l07124"></a><span class="lineno"> 7124</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDZr_Intk:</div><div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDZr_Intkz:</div><div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDZrb_Int:</div><div class="line"><a name="l07127"></a><span class="lineno"> 7127</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDZrb_Intk:</div><div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSDZrb_Intkz:</div><div class="line"><a name="l07129"></a><span class="lineno"> 7129</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSZm:</div><div class="line"><a name="l07130"></a><span class="lineno"> 7130</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSZm_Int:</div><div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSZm_Intk:</div><div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSZm_Intkz:</div><div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSZr:</div><div class="line"><a name="l07134"></a><span class="lineno"> 7134</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSZr_Int:</div><div class="line"><a name="l07135"></a><span class="lineno"> 7135</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSZr_Intk:</div><div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSZr_Intkz:</div><div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSZrb_Int:</div><div class="line"><a name="l07138"></a><span class="lineno"> 7138</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSZrb_Intk:</div><div class="line"><a name="l07139"></a><span class="lineno"> 7139</span>&#160;  <span class="keywordflow">case</span> X86::VSQRTSSZrb_Intkz:</div><div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;</div><div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERDPDYrm:</div><div class="line"><a name="l07142"></a><span class="lineno"> 7142</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERDPDZ128rm:</div><div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERDPDZ256rm:</div><div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERDPDZrm:</div><div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERDPDrm:</div><div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERDPSYrm:</div><div class="line"><a name="l07147"></a><span class="lineno"> 7147</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERDPSZ128rm:</div><div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERDPSZ256rm:</div><div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERDPSZrm:</div><div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERDPSrm:</div><div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERPF0DPDm:</div><div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERPF0DPSm:</div><div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERPF0QPDm:</div><div class="line"><a name="l07154"></a><span class="lineno"> 7154</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERPF0QPSm:</div><div class="line"><a name="l07155"></a><span class="lineno"> 7155</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERPF1DPDm:</div><div class="line"><a name="l07156"></a><span class="lineno"> 7156</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERPF1DPSm:</div><div class="line"><a name="l07157"></a><span class="lineno"> 7157</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERPF1QPDm:</div><div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERPF1QPSm:</div><div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERQPDYrm:</div><div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERQPDZ128rm:</div><div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERQPDZ256rm:</div><div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERQPDZrm:</div><div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERQPDrm:</div><div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERQPSYrm:</div><div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERQPSZ128rm:</div><div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERQPSZ256rm:</div><div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERQPSZrm:</div><div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160;  <span class="keywordflow">case</span> X86::VGATHERQPSrm:</div><div class="line"><a name="l07169"></a><span class="lineno"> 7169</span>&#160;  <span class="keywordflow">case</span> X86::VPGATHERDDYrm:</div><div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;  <span class="keywordflow">case</span> X86::VPGATHERDDZ128rm:</div><div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;  <span class="keywordflow">case</span> X86::VPGATHERDDZ256rm:</div><div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;  <span class="keywordflow">case</span> X86::VPGATHERDDZrm:</div><div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;  <span class="keywordflow">case</span> X86::VPGATHERDDrm:</div><div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;  <span class="keywordflow">case</span> X86::VPGATHERDQYrm:</div><div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;  <span class="keywordflow">case</span> X86::VPGATHERDQZ128rm:</div><div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;  <span class="keywordflow">case</span> X86::VPGATHERDQZ256rm:</div><div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;  <span class="keywordflow">case</span> X86::VPGATHERDQZrm:</div><div class="line"><a name="l07178"></a><span class="lineno"> 7178</span>&#160;  <span class="keywordflow">case</span> X86::VPGATHERDQrm:</div><div class="line"><a name="l07179"></a><span class="lineno"> 7179</span>&#160;  <span class="keywordflow">case</span> X86::VPGATHERQDYrm:</div><div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;  <span class="keywordflow">case</span> X86::VPGATHERQDZ128rm:</div><div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;  <span class="keywordflow">case</span> X86::VPGATHERQDZ256rm:</div><div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;  <span class="keywordflow">case</span> X86::VPGATHERQDZrm:</div><div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;  <span class="keywordflow">case</span> X86::VPGATHERQDrm:</div><div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;  <span class="keywordflow">case</span> X86::VPGATHERQQYrm:</div><div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;  <span class="keywordflow">case</span> X86::VPGATHERQQZ128rm:</div><div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;  <span class="keywordflow">case</span> X86::VPGATHERQQZ256rm:</div><div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;  <span class="keywordflow">case</span> X86::VPGATHERQQZrm:</div><div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;  <span class="keywordflow">case</span> X86::VPGATHERQQrm:</div><div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;  <span class="keywordflow">case</span> X86::VSCATTERDPDZ128mr:</div><div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160;  <span class="keywordflow">case</span> X86::VSCATTERDPDZ256mr:</div><div class="line"><a name="l07191"></a><span class="lineno"> 7191</span>&#160;  <span class="keywordflow">case</span> X86::VSCATTERDPDZmr:</div><div class="line"><a name="l07192"></a><span class="lineno"> 7192</span>&#160;  <span class="keywordflow">case</span> X86::VSCATTERDPSZ128mr:</div><div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;  <span class="keywordflow">case</span> X86::VSCATTERDPSZ256mr:</div><div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;  <span class="keywordflow">case</span> X86::VSCATTERDPSZmr:</div><div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;  <span class="keywordflow">case</span> X86::VSCATTERPF0DPDm:</div><div class="line"><a name="l07196"></a><span class="lineno"> 7196</span>&#160;  <span class="keywordflow">case</span> X86::VSCATTERPF0DPSm:</div><div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;  <span class="keywordflow">case</span> X86::VSCATTERPF0QPDm:</div><div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160;  <span class="keywordflow">case</span> X86::VSCATTERPF0QPSm:</div><div class="line"><a name="l07199"></a><span class="lineno"> 7199</span>&#160;  <span class="keywordflow">case</span> X86::VSCATTERPF1DPDm:</div><div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;  <span class="keywordflow">case</span> X86::VSCATTERPF1DPSm:</div><div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;  <span class="keywordflow">case</span> X86::VSCATTERPF1QPDm:</div><div class="line"><a name="l07202"></a><span class="lineno"> 7202</span>&#160;  <span class="keywordflow">case</span> X86::VSCATTERPF1QPSm:</div><div class="line"><a name="l07203"></a><span class="lineno"> 7203</span>&#160;  <span class="keywordflow">case</span> X86::VSCATTERQPDZ128mr:</div><div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;  <span class="keywordflow">case</span> X86::VSCATTERQPDZ256mr:</div><div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;  <span class="keywordflow">case</span> X86::VSCATTERQPDZmr:</div><div class="line"><a name="l07206"></a><span class="lineno"> 7206</span>&#160;  <span class="keywordflow">case</span> X86::VSCATTERQPSZ128mr:</div><div class="line"><a name="l07207"></a><span class="lineno"> 7207</span>&#160;  <span class="keywordflow">case</span> X86::VSCATTERQPSZ256mr:</div><div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;  <span class="keywordflow">case</span> X86::VSCATTERQPSZmr:</div><div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;  <span class="keywordflow">case</span> X86::VPSCATTERDDZ128mr:</div><div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;  <span class="keywordflow">case</span> X86::VPSCATTERDDZ256mr:</div><div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;  <span class="keywordflow">case</span> X86::VPSCATTERDDZmr:</div><div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;  <span class="keywordflow">case</span> X86::VPSCATTERDQZ128mr:</div><div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160;  <span class="keywordflow">case</span> X86::VPSCATTERDQZ256mr:</div><div class="line"><a name="l07214"></a><span class="lineno"> 7214</span>&#160;  <span class="keywordflow">case</span> X86::VPSCATTERDQZmr:</div><div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;  <span class="keywordflow">case</span> X86::VPSCATTERQDZ128mr:</div><div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;  <span class="keywordflow">case</span> X86::VPSCATTERQDZ256mr:</div><div class="line"><a name="l07217"></a><span class="lineno"> 7217</span>&#160;  <span class="keywordflow">case</span> X86::VPSCATTERQDZmr:</div><div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;  <span class="keywordflow">case</span> X86::VPSCATTERQQZ128mr:</div><div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;  <span class="keywordflow">case</span> X86::VPSCATTERQQZ256mr:</div><div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;  <span class="keywordflow">case</span> X86::VPSCATTERQQZmr:</div><div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;  }</div><div class="line"><a name="l07223"></a><span class="lineno"> 7223</span>&#160;}</div><div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;</div><div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#ae6d780628c548ae14b087f4cc6b816be"> 7225</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ae6d780628c548ae14b087f4cc6b816be">X86InstrInfo::hasHighOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel,</div><div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div><div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;                                         <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div><div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;                                         <span class="keywordtype">unsigned</span> UseIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l07231"></a><span class="lineno"> 7231</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#aec70b28b64b3aa57dc8cc1820113bc15">isHighLatencyDef</a>(DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;}</div><div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;</div><div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#acf735f22db2a6cb417e73392e0934bb1"> 7234</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#acf735f22db2a6cb417e73392e0934bb1">X86InstrInfo::hasReassociableOperands</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div><div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB)<span class="keyword"> const </span>{</div><div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>() == 3 &amp;&amp; Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a9839b7e1d8811ea9d41f901ab6a0f23b">getNumExplicitDefs</a>() == 1 &amp;&amp;</div><div class="line"><a name="l07237"></a><span class="lineno"> 7237</span>&#160;         Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ae5036d7a6318520089e8c654b95e76c1">getNumDefs</a>() &lt;= 2 &amp;&amp; <span class="stringliteral">&quot;Reassociation needs binary operators&quot;</span>);</div><div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;</div><div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;  <span class="comment">// Integer binary math/logic instructions have a third source operand:</span></div><div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;  <span class="comment">// the EFLAGS register. That operand must be both defined here and never</span></div><div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;  <span class="comment">// used; ie, it must be dead. If the EFLAGS operand is live, then we can</span></div><div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;  <span class="comment">// not change anything because rearranging the operands could affect other</span></div><div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;  <span class="comment">// instructions that depend on the exact status flags (zero, sign, etc.)</span></div><div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;  <span class="comment">// that are set by using these particular operands with this operation.</span></div><div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *FlagDef = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a7ee93f7417bb2c7fb2355ee530a22d5a">findRegisterDefOperand</a>(X86::EFLAGS);</div><div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Inst.<a class="code" href="classllvm_1_1MachineInstr.html#ae5036d7a6318520089e8c654b95e76c1">getNumDefs</a>() == 1 || FlagDef) &amp;&amp;</div><div class="line"><a name="l07247"></a><span class="lineno"> 7247</span>&#160;         <span class="stringliteral">&quot;Implicit def isn&#39;t flags?&quot;</span>);</div><div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160;  <span class="keywordflow">if</span> (FlagDef &amp;&amp; !FlagDef-&gt;isDead())</div><div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;</div><div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a6034cfb230c4698caa60bdc3a9bf209b">TargetInstrInfo::hasReassociableOperands</a>(Inst, MBB);</div><div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;}</div><div class="line"><a name="l07253"></a><span class="lineno"> 7253</span>&#160;</div><div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;<span class="comment">// TODO: There are many more machine instruction opcodes to match:</span></div><div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;<span class="comment">//       1. Other data types (integer, vectors)</span></div><div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;<span class="comment">//       2. Other math / logic operations (xor, or)</span></div><div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;<span class="comment">//       3. Other forms of the same operation (intrinsics and other variants)</span></div><div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a11888db1b554aaa7ba9ef88752f6a66d"> 7258</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a11888db1b554aaa7ba9ef88752f6a66d">X86InstrInfo::isAssociativeAndCommutative</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div><div class="line"><a name="l07259"></a><span class="lineno"> 7259</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;  <span class="keywordflow">case</span> X86::AND8rr:</div><div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;  <span class="keywordflow">case</span> X86::AND16rr:</div><div class="line"><a name="l07262"></a><span class="lineno"> 7262</span>&#160;  <span class="keywordflow">case</span> X86::AND32rr:</div><div class="line"><a name="l07263"></a><span class="lineno"> 7263</span>&#160;  <span class="keywordflow">case</span> X86::AND64rr:</div><div class="line"><a name="l07264"></a><span class="lineno"> 7264</span>&#160;  <span class="keywordflow">case</span> X86::OR8rr:</div><div class="line"><a name="l07265"></a><span class="lineno"> 7265</span>&#160;  <span class="keywordflow">case</span> X86::OR16rr:</div><div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;  <span class="keywordflow">case</span> X86::OR32rr:</div><div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160;  <span class="keywordflow">case</span> X86::OR64rr:</div><div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;  <span class="keywordflow">case</span> X86::XOR8rr:</div><div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;  <span class="keywordflow">case</span> X86::XOR16rr:</div><div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;  <span class="keywordflow">case</span> X86::XOR32rr:</div><div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;  <span class="keywordflow">case</span> X86::XOR64rr:</div><div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;  <span class="keywordflow">case</span> X86::IMUL16rr:</div><div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;  <span class="keywordflow">case</span> X86::IMUL32rr:</div><div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;  <span class="keywordflow">case</span> X86::IMUL64rr:</div><div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;  <span class="keywordflow">case</span> X86::PANDrr:</div><div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;  <span class="keywordflow">case</span> X86::PORrr:</div><div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;  <span class="keywordflow">case</span> X86::PXORrr:</div><div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;  <span class="keywordflow">case</span> X86::ANDPDrr:</div><div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;  <span class="keywordflow">case</span> X86::ANDPSrr:</div><div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;  <span class="keywordflow">case</span> X86::ORPDrr:</div><div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;  <span class="keywordflow">case</span> X86::ORPSrr:</div><div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;  <span class="keywordflow">case</span> X86::XORPDrr:</div><div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;  <span class="keywordflow">case</span> X86::XORPSrr:</div><div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;  <span class="keywordflow">case</span> X86::PADDBrr:</div><div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;  <span class="keywordflow">case</span> X86::PADDWrr:</div><div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;  <span class="keywordflow">case</span> X86::PADDDrr:</div><div class="line"><a name="l07287"></a><span class="lineno"> 7287</span>&#160;  <span class="keywordflow">case</span> X86::PADDQrr:</div><div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;  <span class="keywordflow">case</span> X86::PMULLWrr:</div><div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;  <span class="keywordflow">case</span> X86::PMULLDrr:</div><div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;  <span class="keywordflow">case</span> X86::PMAXSBrr:</div><div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;  <span class="keywordflow">case</span> X86::PMAXSDrr:</div><div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;  <span class="keywordflow">case</span> X86::PMAXSWrr:</div><div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;  <span class="keywordflow">case</span> X86::PMAXUBrr:</div><div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160;  <span class="keywordflow">case</span> X86::PMAXUDrr:</div><div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;  <span class="keywordflow">case</span> X86::PMAXUWrr:</div><div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;  <span class="keywordflow">case</span> X86::PMINSBrr:</div><div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;  <span class="keywordflow">case</span> X86::PMINSDrr:</div><div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;  <span class="keywordflow">case</span> X86::PMINSWrr:</div><div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;  <span class="keywordflow">case</span> X86::PMINUBrr:</div><div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;  <span class="keywordflow">case</span> X86::PMINUDrr:</div><div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;  <span class="keywordflow">case</span> X86::PMINUWrr:</div><div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;  <span class="keywordflow">case</span> X86::VPANDrr:</div><div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;  <span class="keywordflow">case</span> X86::VPANDYrr:</div><div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;  <span class="keywordflow">case</span> X86::VPANDDZ128rr:</div><div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;  <span class="keywordflow">case</span> X86::VPANDDZ256rr:</div><div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;  <span class="keywordflow">case</span> X86::VPANDDZrr:</div><div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;  <span class="keywordflow">case</span> X86::VPANDQZ128rr:</div><div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;  <span class="keywordflow">case</span> X86::VPANDQZ256rr:</div><div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;  <span class="keywordflow">case</span> X86::VPANDQZrr:</div><div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;  <span class="keywordflow">case</span> X86::VPORrr:</div><div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;  <span class="keywordflow">case</span> X86::VPORYrr:</div><div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160;  <span class="keywordflow">case</span> X86::VPORDZ128rr:</div><div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;  <span class="keywordflow">case</span> X86::VPORDZ256rr:</div><div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;  <span class="keywordflow">case</span> X86::VPORDZrr:</div><div class="line"><a name="l07315"></a><span class="lineno"> 7315</span>&#160;  <span class="keywordflow">case</span> X86::VPORQZ128rr:</div><div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;  <span class="keywordflow">case</span> X86::VPORQZ256rr:</div><div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;  <span class="keywordflow">case</span> X86::VPORQZrr:</div><div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;  <span class="keywordflow">case</span> X86::VPXORrr:</div><div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;  <span class="keywordflow">case</span> X86::VPXORYrr:</div><div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;  <span class="keywordflow">case</span> X86::VPXORDZ128rr:</div><div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;  <span class="keywordflow">case</span> X86::VPXORDZ256rr:</div><div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;  <span class="keywordflow">case</span> X86::VPXORDZrr:</div><div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;  <span class="keywordflow">case</span> X86::VPXORQZ128rr:</div><div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;  <span class="keywordflow">case</span> X86::VPXORQZ256rr:</div><div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;  <span class="keywordflow">case</span> X86::VPXORQZrr:</div><div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;  <span class="keywordflow">case</span> X86::VANDPDrr:</div><div class="line"><a name="l07327"></a><span class="lineno"> 7327</span>&#160;  <span class="keywordflow">case</span> X86::VANDPSrr:</div><div class="line"><a name="l07328"></a><span class="lineno"> 7328</span>&#160;  <span class="keywordflow">case</span> X86::VANDPDYrr:</div><div class="line"><a name="l07329"></a><span class="lineno"> 7329</span>&#160;  <span class="keywordflow">case</span> X86::VANDPSYrr:</div><div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;  <span class="keywordflow">case</span> X86::VANDPDZ128rr:</div><div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;  <span class="keywordflow">case</span> X86::VANDPSZ128rr:</div><div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;  <span class="keywordflow">case</span> X86::VANDPDZ256rr:</div><div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;  <span class="keywordflow">case</span> X86::VANDPSZ256rr:</div><div class="line"><a name="l07334"></a><span class="lineno"> 7334</span>&#160;  <span class="keywordflow">case</span> X86::VANDPDZrr:</div><div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;  <span class="keywordflow">case</span> X86::VANDPSZrr:</div><div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;  <span class="keywordflow">case</span> X86::VORPDrr:</div><div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;  <span class="keywordflow">case</span> X86::VORPSrr:</div><div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;  <span class="keywordflow">case</span> X86::VORPDYrr:</div><div class="line"><a name="l07339"></a><span class="lineno"> 7339</span>&#160;  <span class="keywordflow">case</span> X86::VORPSYrr:</div><div class="line"><a name="l07340"></a><span class="lineno"> 7340</span>&#160;  <span class="keywordflow">case</span> X86::VORPDZ128rr:</div><div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;  <span class="keywordflow">case</span> X86::VORPSZ128rr:</div><div class="line"><a name="l07342"></a><span class="lineno"> 7342</span>&#160;  <span class="keywordflow">case</span> X86::VORPDZ256rr:</div><div class="line"><a name="l07343"></a><span class="lineno"> 7343</span>&#160;  <span class="keywordflow">case</span> X86::VORPSZ256rr:</div><div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160;  <span class="keywordflow">case</span> X86::VORPDZrr:</div><div class="line"><a name="l07345"></a><span class="lineno"> 7345</span>&#160;  <span class="keywordflow">case</span> X86::VORPSZrr:</div><div class="line"><a name="l07346"></a><span class="lineno"> 7346</span>&#160;  <span class="keywordflow">case</span> X86::VXORPDrr:</div><div class="line"><a name="l07347"></a><span class="lineno"> 7347</span>&#160;  <span class="keywordflow">case</span> X86::VXORPSrr:</div><div class="line"><a name="l07348"></a><span class="lineno"> 7348</span>&#160;  <span class="keywordflow">case</span> X86::VXORPDYrr:</div><div class="line"><a name="l07349"></a><span class="lineno"> 7349</span>&#160;  <span class="keywordflow">case</span> X86::VXORPSYrr:</div><div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;  <span class="keywordflow">case</span> X86::VXORPDZ128rr:</div><div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;  <span class="keywordflow">case</span> X86::VXORPSZ128rr:</div><div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;  <span class="keywordflow">case</span> X86::VXORPDZ256rr:</div><div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;  <span class="keywordflow">case</span> X86::VXORPSZ256rr:</div><div class="line"><a name="l07354"></a><span class="lineno"> 7354</span>&#160;  <span class="keywordflow">case</span> X86::VXORPDZrr:</div><div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;  <span class="keywordflow">case</span> X86::VXORPSZrr:</div><div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;  <span class="keywordflow">case</span> X86::KADDBrr:</div><div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;  <span class="keywordflow">case</span> X86::KADDWrr:</div><div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;  <span class="keywordflow">case</span> X86::KADDDrr:</div><div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;  <span class="keywordflow">case</span> X86::KADDQrr:</div><div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;  <span class="keywordflow">case</span> X86::KANDBrr:</div><div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;  <span class="keywordflow">case</span> X86::KANDWrr:</div><div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;  <span class="keywordflow">case</span> X86::KANDDrr:</div><div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160;  <span class="keywordflow">case</span> X86::KANDQrr:</div><div class="line"><a name="l07364"></a><span class="lineno"> 7364</span>&#160;  <span class="keywordflow">case</span> X86::KORBrr:</div><div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;  <span class="keywordflow">case</span> X86::KORWrr:</div><div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160;  <span class="keywordflow">case</span> X86::KORDrr:</div><div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;  <span class="keywordflow">case</span> X86::KORQrr:</div><div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;  <span class="keywordflow">case</span> X86::KXORBrr:</div><div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;  <span class="keywordflow">case</span> X86::KXORWrr:</div><div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;  <span class="keywordflow">case</span> X86::KXORDrr:</div><div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;  <span class="keywordflow">case</span> X86::KXORQrr:</div><div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;  <span class="keywordflow">case</span> X86::VPADDBrr:</div><div class="line"><a name="l07373"></a><span class="lineno"> 7373</span>&#160;  <span class="keywordflow">case</span> X86::VPADDWrr:</div><div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;  <span class="keywordflow">case</span> X86::VPADDDrr:</div><div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160;  <span class="keywordflow">case</span> X86::VPADDQrr:</div><div class="line"><a name="l07376"></a><span class="lineno"> 7376</span>&#160;  <span class="keywordflow">case</span> X86::VPADDBYrr:</div><div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;  <span class="keywordflow">case</span> X86::VPADDWYrr:</div><div class="line"><a name="l07378"></a><span class="lineno"> 7378</span>&#160;  <span class="keywordflow">case</span> X86::VPADDDYrr:</div><div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;  <span class="keywordflow">case</span> X86::VPADDQYrr:</div><div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;  <span class="keywordflow">case</span> X86::VPADDBZ128rr:</div><div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;  <span class="keywordflow">case</span> X86::VPADDWZ128rr:</div><div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;  <span class="keywordflow">case</span> X86::VPADDDZ128rr:</div><div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;  <span class="keywordflow">case</span> X86::VPADDQZ128rr:</div><div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;  <span class="keywordflow">case</span> X86::VPADDBZ256rr:</div><div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160;  <span class="keywordflow">case</span> X86::VPADDWZ256rr:</div><div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;  <span class="keywordflow">case</span> X86::VPADDDZ256rr:</div><div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;  <span class="keywordflow">case</span> X86::VPADDQZ256rr:</div><div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;  <span class="keywordflow">case</span> X86::VPADDBZrr:</div><div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;  <span class="keywordflow">case</span> X86::VPADDWZrr:</div><div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;  <span class="keywordflow">case</span> X86::VPADDDZrr:</div><div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;  <span class="keywordflow">case</span> X86::VPADDQZrr:</div><div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;  <span class="keywordflow">case</span> X86::VPMULLWrr:</div><div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;  <span class="keywordflow">case</span> X86::VPMULLWYrr:</div><div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;  <span class="keywordflow">case</span> X86::VPMULLWZ128rr:</div><div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160;  <span class="keywordflow">case</span> X86::VPMULLWZ256rr:</div><div class="line"><a name="l07396"></a><span class="lineno"> 7396</span>&#160;  <span class="keywordflow">case</span> X86::VPMULLWZrr:</div><div class="line"><a name="l07397"></a><span class="lineno"> 7397</span>&#160;  <span class="keywordflow">case</span> X86::VPMULLDrr:</div><div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;  <span class="keywordflow">case</span> X86::VPMULLDYrr:</div><div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;  <span class="keywordflow">case</span> X86::VPMULLDZ128rr:</div><div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;  <span class="keywordflow">case</span> X86::VPMULLDZ256rr:</div><div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;  <span class="keywordflow">case</span> X86::VPMULLDZrr:</div><div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;  <span class="keywordflow">case</span> X86::VPMULLQZ128rr:</div><div class="line"><a name="l07403"></a><span class="lineno"> 7403</span>&#160;  <span class="keywordflow">case</span> X86::VPMULLQZ256rr:</div><div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160;  <span class="keywordflow">case</span> X86::VPMULLQZrr:</div><div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXSBrr:</div><div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXSBYrr:</div><div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXSBZ128rr:</div><div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXSBZ256rr:</div><div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXSBZrr:</div><div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXSDrr:</div><div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXSDYrr:</div><div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXSDZ128rr:</div><div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXSDZ256rr:</div><div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXSDZrr:</div><div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXSQZ128rr:</div><div class="line"><a name="l07416"></a><span class="lineno"> 7416</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXSQZ256rr:</div><div class="line"><a name="l07417"></a><span class="lineno"> 7417</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXSQZrr:</div><div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXSWrr:</div><div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXSWYrr:</div><div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXSWZ128rr:</div><div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXSWZ256rr:</div><div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXSWZrr:</div><div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXUBrr:</div><div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXUBYrr:</div><div class="line"><a name="l07425"></a><span class="lineno"> 7425</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXUBZ128rr:</div><div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXUBZ256rr:</div><div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXUBZrr:</div><div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXUDrr:</div><div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXUDYrr:</div><div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXUDZ128rr:</div><div class="line"><a name="l07431"></a><span class="lineno"> 7431</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXUDZ256rr:</div><div class="line"><a name="l07432"></a><span class="lineno"> 7432</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXUDZrr:</div><div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXUQZ128rr:</div><div class="line"><a name="l07434"></a><span class="lineno"> 7434</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXUQZ256rr:</div><div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXUQZrr:</div><div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXUWrr:</div><div class="line"><a name="l07437"></a><span class="lineno"> 7437</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXUWYrr:</div><div class="line"><a name="l07438"></a><span class="lineno"> 7438</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXUWZ128rr:</div><div class="line"><a name="l07439"></a><span class="lineno"> 7439</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXUWZ256rr:</div><div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;  <span class="keywordflow">case</span> X86::VPMAXUWZrr:</div><div class="line"><a name="l07441"></a><span class="lineno"> 7441</span>&#160;  <span class="keywordflow">case</span> X86::VPMINSBrr:</div><div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;  <span class="keywordflow">case</span> X86::VPMINSBYrr:</div><div class="line"><a name="l07443"></a><span class="lineno"> 7443</span>&#160;  <span class="keywordflow">case</span> X86::VPMINSBZ128rr:</div><div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160;  <span class="keywordflow">case</span> X86::VPMINSBZ256rr:</div><div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;  <span class="keywordflow">case</span> X86::VPMINSBZrr:</div><div class="line"><a name="l07446"></a><span class="lineno"> 7446</span>&#160;  <span class="keywordflow">case</span> X86::VPMINSDrr:</div><div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;  <span class="keywordflow">case</span> X86::VPMINSDYrr:</div><div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;  <span class="keywordflow">case</span> X86::VPMINSDZ128rr:</div><div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;  <span class="keywordflow">case</span> X86::VPMINSDZ256rr:</div><div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;  <span class="keywordflow">case</span> X86::VPMINSDZrr:</div><div class="line"><a name="l07451"></a><span class="lineno"> 7451</span>&#160;  <span class="keywordflow">case</span> X86::VPMINSQZ128rr:</div><div class="line"><a name="l07452"></a><span class="lineno"> 7452</span>&#160;  <span class="keywordflow">case</span> X86::VPMINSQZ256rr:</div><div class="line"><a name="l07453"></a><span class="lineno"> 7453</span>&#160;  <span class="keywordflow">case</span> X86::VPMINSQZrr:</div><div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;  <span class="keywordflow">case</span> X86::VPMINSWrr:</div><div class="line"><a name="l07455"></a><span class="lineno"> 7455</span>&#160;  <span class="keywordflow">case</span> X86::VPMINSWYrr:</div><div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;  <span class="keywordflow">case</span> X86::VPMINSWZ128rr:</div><div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;  <span class="keywordflow">case</span> X86::VPMINSWZ256rr:</div><div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;  <span class="keywordflow">case</span> X86::VPMINSWZrr:</div><div class="line"><a name="l07459"></a><span class="lineno"> 7459</span>&#160;  <span class="keywordflow">case</span> X86::VPMINUBrr:</div><div class="line"><a name="l07460"></a><span class="lineno"> 7460</span>&#160;  <span class="keywordflow">case</span> X86::VPMINUBYrr:</div><div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;  <span class="keywordflow">case</span> X86::VPMINUBZ128rr:</div><div class="line"><a name="l07462"></a><span class="lineno"> 7462</span>&#160;  <span class="keywordflow">case</span> X86::VPMINUBZ256rr:</div><div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;  <span class="keywordflow">case</span> X86::VPMINUBZrr:</div><div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;  <span class="keywordflow">case</span> X86::VPMINUDrr:</div><div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;  <span class="keywordflow">case</span> X86::VPMINUDYrr:</div><div class="line"><a name="l07466"></a><span class="lineno"> 7466</span>&#160;  <span class="keywordflow">case</span> X86::VPMINUDZ128rr:</div><div class="line"><a name="l07467"></a><span class="lineno"> 7467</span>&#160;  <span class="keywordflow">case</span> X86::VPMINUDZ256rr:</div><div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;  <span class="keywordflow">case</span> X86::VPMINUDZrr:</div><div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;  <span class="keywordflow">case</span> X86::VPMINUQZ128rr:</div><div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;  <span class="keywordflow">case</span> X86::VPMINUQZ256rr:</div><div class="line"><a name="l07471"></a><span class="lineno"> 7471</span>&#160;  <span class="keywordflow">case</span> X86::VPMINUQZrr:</div><div class="line"><a name="l07472"></a><span class="lineno"> 7472</span>&#160;  <span class="keywordflow">case</span> X86::VPMINUWrr:</div><div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;  <span class="keywordflow">case</span> X86::VPMINUWYrr:</div><div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160;  <span class="keywordflow">case</span> X86::VPMINUWZ128rr:</div><div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;  <span class="keywordflow">case</span> X86::VPMINUWZ256rr:</div><div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;  <span class="keywordflow">case</span> X86::VPMINUWZrr:</div><div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;  <span class="comment">// Normal min/max instructions are not commutative because of NaN and signed</span></div><div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;  <span class="comment">// zero semantics, but these are. Thus, there&#39;s no need to check for global</span></div><div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;  <span class="comment">// relaxed math; the instructions themselves have the properties we need.</span></div><div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;  <span class="keywordflow">case</span> X86::MAXCPDrr:</div><div class="line"><a name="l07481"></a><span class="lineno"> 7481</span>&#160;  <span class="keywordflow">case</span> X86::MAXCPSrr:</div><div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160;  <span class="keywordflow">case</span> X86::MAXCSDrr:</div><div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;  <span class="keywordflow">case</span> X86::MAXCSSrr:</div><div class="line"><a name="l07484"></a><span class="lineno"> 7484</span>&#160;  <span class="keywordflow">case</span> X86::MINCPDrr:</div><div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;  <span class="keywordflow">case</span> X86::MINCPSrr:</div><div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;  <span class="keywordflow">case</span> X86::MINCSDrr:</div><div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;  <span class="keywordflow">case</span> X86::MINCSSrr:</div><div class="line"><a name="l07488"></a><span class="lineno"> 7488</span>&#160;  <span class="keywordflow">case</span> X86::VMAXCPDrr:</div><div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;  <span class="keywordflow">case</span> X86::VMAXCPSrr:</div><div class="line"><a name="l07490"></a><span class="lineno"> 7490</span>&#160;  <span class="keywordflow">case</span> X86::VMAXCPDYrr:</div><div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;  <span class="keywordflow">case</span> X86::VMAXCPSYrr:</div><div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;  <span class="keywordflow">case</span> X86::VMAXCPDZ128rr:</div><div class="line"><a name="l07493"></a><span class="lineno"> 7493</span>&#160;  <span class="keywordflow">case</span> X86::VMAXCPSZ128rr:</div><div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;  <span class="keywordflow">case</span> X86::VMAXCPDZ256rr:</div><div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;  <span class="keywordflow">case</span> X86::VMAXCPSZ256rr:</div><div class="line"><a name="l07496"></a><span class="lineno"> 7496</span>&#160;  <span class="keywordflow">case</span> X86::VMAXCPDZrr:</div><div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;  <span class="keywordflow">case</span> X86::VMAXCPSZrr:</div><div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;  <span class="keywordflow">case</span> X86::VMAXCSDrr:</div><div class="line"><a name="l07499"></a><span class="lineno"> 7499</span>&#160;  <span class="keywordflow">case</span> X86::VMAXCSSrr:</div><div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;  <span class="keywordflow">case</span> X86::VMAXCSDZrr:</div><div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;  <span class="keywordflow">case</span> X86::VMAXCSSZrr:</div><div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;  <span class="keywordflow">case</span> X86::VMINCPDrr:</div><div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;  <span class="keywordflow">case</span> X86::VMINCPSrr:</div><div class="line"><a name="l07504"></a><span class="lineno"> 7504</span>&#160;  <span class="keywordflow">case</span> X86::VMINCPDYrr:</div><div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;  <span class="keywordflow">case</span> X86::VMINCPSYrr:</div><div class="line"><a name="l07506"></a><span class="lineno"> 7506</span>&#160;  <span class="keywordflow">case</span> X86::VMINCPDZ128rr:</div><div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;  <span class="keywordflow">case</span> X86::VMINCPSZ128rr:</div><div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;  <span class="keywordflow">case</span> X86::VMINCPDZ256rr:</div><div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;  <span class="keywordflow">case</span> X86::VMINCPSZ256rr:</div><div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;  <span class="keywordflow">case</span> X86::VMINCPDZrr:</div><div class="line"><a name="l07511"></a><span class="lineno"> 7511</span>&#160;  <span class="keywordflow">case</span> X86::VMINCPSZrr:</div><div class="line"><a name="l07512"></a><span class="lineno"> 7512</span>&#160;  <span class="keywordflow">case</span> X86::VMINCSDrr:</div><div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;  <span class="keywordflow">case</span> X86::VMINCSSrr:</div><div class="line"><a name="l07514"></a><span class="lineno"> 7514</span>&#160;  <span class="keywordflow">case</span> X86::VMINCSDZrr:</div><div class="line"><a name="l07515"></a><span class="lineno"> 7515</span>&#160;  <span class="keywordflow">case</span> X86::VMINCSSZrr:</div><div class="line"><a name="l07516"></a><span class="lineno"> 7516</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l07517"></a><span class="lineno"> 7517</span>&#160;  <span class="keywordflow">case</span> X86::ADDPDrr:</div><div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;  <span class="keywordflow">case</span> X86::ADDPSrr:</div><div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;  <span class="keywordflow">case</span> X86::ADDSDrr:</div><div class="line"><a name="l07520"></a><span class="lineno"> 7520</span>&#160;  <span class="keywordflow">case</span> X86::ADDSSrr:</div><div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;  <span class="keywordflow">case</span> X86::MULPDrr:</div><div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;  <span class="keywordflow">case</span> X86::MULPSrr:</div><div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;  <span class="keywordflow">case</span> X86::MULSDrr:</div><div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;  <span class="keywordflow">case</span> X86::MULSSrr:</div><div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;  <span class="keywordflow">case</span> X86::VADDPDrr:</div><div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160;  <span class="keywordflow">case</span> X86::VADDPSrr:</div><div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160;  <span class="keywordflow">case</span> X86::VADDPDYrr:</div><div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;  <span class="keywordflow">case</span> X86::VADDPSYrr:</div><div class="line"><a name="l07529"></a><span class="lineno"> 7529</span>&#160;  <span class="keywordflow">case</span> X86::VADDPDZ128rr:</div><div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160;  <span class="keywordflow">case</span> X86::VADDPSZ128rr:</div><div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;  <span class="keywordflow">case</span> X86::VADDPDZ256rr:</div><div class="line"><a name="l07532"></a><span class="lineno"> 7532</span>&#160;  <span class="keywordflow">case</span> X86::VADDPSZ256rr:</div><div class="line"><a name="l07533"></a><span class="lineno"> 7533</span>&#160;  <span class="keywordflow">case</span> X86::VADDPDZrr:</div><div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;  <span class="keywordflow">case</span> X86::VADDPSZrr:</div><div class="line"><a name="l07535"></a><span class="lineno"> 7535</span>&#160;  <span class="keywordflow">case</span> X86::VADDSDrr:</div><div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;  <span class="keywordflow">case</span> X86::VADDSSrr:</div><div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;  <span class="keywordflow">case</span> X86::VADDSDZrr:</div><div class="line"><a name="l07538"></a><span class="lineno"> 7538</span>&#160;  <span class="keywordflow">case</span> X86::VADDSSZrr:</div><div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;  <span class="keywordflow">case</span> X86::VMULPDrr:</div><div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;  <span class="keywordflow">case</span> X86::VMULPSrr:</div><div class="line"><a name="l07541"></a><span class="lineno"> 7541</span>&#160;  <span class="keywordflow">case</span> X86::VMULPDYrr:</div><div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;  <span class="keywordflow">case</span> X86::VMULPSYrr:</div><div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;  <span class="keywordflow">case</span> X86::VMULPDZ128rr:</div><div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;  <span class="keywordflow">case</span> X86::VMULPSZ128rr:</div><div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;  <span class="keywordflow">case</span> X86::VMULPDZ256rr:</div><div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;  <span class="keywordflow">case</span> X86::VMULPSZ256rr:</div><div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;  <span class="keywordflow">case</span> X86::VMULPDZrr:</div><div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;  <span class="keywordflow">case</span> X86::VMULPSZrr:</div><div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;  <span class="keywordflow">case</span> X86::VMULSDrr:</div><div class="line"><a name="l07550"></a><span class="lineno"> 7550</span>&#160;  <span class="keywordflow">case</span> X86::VMULSSrr:</div><div class="line"><a name="l07551"></a><span class="lineno"> 7551</span>&#160;  <span class="keywordflow">case</span> X86::VMULSDZrr:</div><div class="line"><a name="l07552"></a><span class="lineno"> 7552</span>&#160;  <span class="keywordflow">case</span> X86::VMULSSZrr:</div><div class="line"><a name="l07553"></a><span class="lineno"> 7553</span>&#160;    <span class="keywordflow">return</span> Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">UnsafeFPMath</a>;</div><div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l07556"></a><span class="lineno"> 7556</span>&#160;  }</div><div class="line"><a name="l07557"></a><span class="lineno"> 7557</span>&#160;}</div><div class="line"><a name="l07558"></a><span class="lineno"> 7558</span>&#160;<span class="comment"></span></div><div class="line"><a name="l07559"></a><span class="lineno"> 7559</span>&#160;<span class="comment">/// If \p DescribedReg overlaps with the MOVrr instruction&#39;s destination</span></div><div class="line"><a name="l07560"></a><span class="lineno"> 7560</span>&#160;<span class="comment">/// register then, if possible, describe the value in terms of the source</span></div><div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;<span class="comment">/// register.</span></div><div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1Optional.html">Optional&lt;ParamLoadedValue&gt;</a></div><div class="line"><a name="l07563"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#a389bdd22ac34b944a0918ce82becf141"> 7563</a></span>&#160;<a class="code" href="X86InstrInfo_8cpp.html#a389bdd22ac34b944a0918ce82becf141">describeMOVrrLoadedValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1Register.html">Register</a> DescribedReg,</div><div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l07566"></a><span class="lineno"> 7566</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l07567"></a><span class="lineno"> 7567</span>&#160;</div><div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;  <span class="keyword">auto</span> Expr = <a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">DIExpression::get</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>(), {});</div><div class="line"><a name="l07569"></a><span class="lineno"> 7569</span>&#160;</div><div class="line"><a name="l07570"></a><span class="lineno"> 7570</span>&#160;  <span class="comment">// If the described register is the destination, just return the source.</span></div><div class="line"><a name="l07571"></a><span class="lineno"> 7571</span>&#160;  <span class="keywordflow">if</span> (DestReg == DescribedReg)</div><div class="line"><a name="l07572"></a><span class="lineno"> 7572</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a>(<a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(SrcReg, <span class="keyword">false</span>), Expr);</div><div class="line"><a name="l07573"></a><span class="lineno"> 7573</span>&#160;</div><div class="line"><a name="l07574"></a><span class="lineno"> 7574</span>&#160;  <span class="comment">// If the described register is a sub-register of the destination register,</span></div><div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;  <span class="comment">// then pick out the source register&#39;s corresponding sub-register.</span></div><div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160;  <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> SubRegIdx = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab2c943894d8d91dead449b33a77981c5">getSubRegIndex</a>(DestReg, DescribedReg)) {</div><div class="line"><a name="l07577"></a><span class="lineno"> 7577</span>&#160;    <span class="keywordtype">unsigned</span> SrcSubReg = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(SrcReg, SubRegIdx);</div><div class="line"><a name="l07578"></a><span class="lineno"> 7578</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a>(<a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(SrcSubReg, <span class="keyword">false</span>), Expr);</div><div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160;  }</div><div class="line"><a name="l07580"></a><span class="lineno"> 7580</span>&#160;</div><div class="line"><a name="l07581"></a><span class="lineno"> 7581</span>&#160;  <span class="comment">// The remaining case to consider is when the described register is a</span></div><div class="line"><a name="l07582"></a><span class="lineno"> 7582</span>&#160;  <span class="comment">// super-register of the destination register. MOV8rr and MOV16rr does not</span></div><div class="line"><a name="l07583"></a><span class="lineno"> 7583</span>&#160;  <span class="comment">// write to any of the other bytes in the register, meaning that we&#39;d have to</span></div><div class="line"><a name="l07584"></a><span class="lineno"> 7584</span>&#160;  <span class="comment">// describe the value using a combination of the source register and the</span></div><div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160;  <span class="comment">// non-overlapping bits in the described register, which is not currently</span></div><div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;  <span class="comment">// possible.</span></div><div class="line"><a name="l07587"></a><span class="lineno"> 7587</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::MOV8rr || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::MOV16rr ||</div><div class="line"><a name="l07588"></a><span class="lineno"> 7588</span>&#160;      !TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab8e1321ecb267615f4f4be14b92cf03a">isSuperRegister</a>(DestReg, DescribedReg))</div><div class="line"><a name="l07589"></a><span class="lineno"> 7589</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l07590"></a><span class="lineno"> 7590</span>&#160;</div><div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::MOV32rr &amp;&amp; <span class="stringliteral">&quot;Unexpected super-register case&quot;</span>);</div><div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a>(<a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(SrcReg, <span class="keyword">false</span>), Expr);</div><div class="line"><a name="l07593"></a><span class="lineno"> 7593</span>&#160;}</div><div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;</div><div class="line"><a name="l07595"></a><span class="lineno"> 7595</span>&#160;<a class="code" href="classllvm_1_1Optional.html">Optional&lt;ParamLoadedValue&gt;</a></div><div class="line"><a name="l07596"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#abe100fd3252fd692e010169ff89303e9"> 7596</a></span>&#160;<a class="code" href="classllvm_1_1X86InstrInfo.html#abe100fd3252fd692e010169ff89303e9">X86InstrInfo::describeLoadedValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Op = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;  <a class="code" href="classllvm_1_1DIExpression.html">DIExpression</a> *Expr = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l07599"></a><span class="lineno"> 7599</span>&#160;</div><div class="line"><a name="l07600"></a><span class="lineno"> 7600</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a>();</div><div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;</div><div class="line"><a name="l07602"></a><span class="lineno"> 7602</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l07603"></a><span class="lineno"> 7603</span>&#160;  <span class="keywordflow">case</span> X86::LEA32r:</div><div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;  <span class="keywordflow">case</span> X86::LEA64r:</div><div class="line"><a name="l07605"></a><span class="lineno"> 7605</span>&#160;  <span class="keywordflow">case</span> X86::LEA64_32r: {</div><div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160;    <span class="comment">// We may need to describe a 64-bit parameter with a 32-bit LEA.</span></div><div class="line"><a name="l07607"></a><span class="lineno"> 7607</span>&#160;    <span class="keywordflow">if</span> (!TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a10add2603cf9d4706e64a3605783b764">isSuperRegisterEq</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>))</div><div class="line"><a name="l07608"></a><span class="lineno"> 7608</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l07609"></a><span class="lineno"> 7609</span>&#160;</div><div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;    <span class="comment">// Operand 4 could be global address. For now we do not support</span></div><div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;    <span class="comment">// such situation.</span></div><div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;    <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l07613"></a><span class="lineno"> 7613</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l07614"></a><span class="lineno"> 7614</span>&#160;</div><div class="line"><a name="l07615"></a><span class="lineno"> 7615</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l07616"></a><span class="lineno"> 7616</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op2 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3);</div><div class="line"><a name="l07617"></a><span class="lineno"> 7617</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op2.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; (Op2.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == X86::NoRegister ||</div><div class="line"><a name="l07618"></a><span class="lineno"> 7618</span>&#160;                           <a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Op2.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())));</div><div class="line"><a name="l07619"></a><span class="lineno"> 7619</span>&#160;</div><div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;    <span class="comment">// Omit situations like:</span></div><div class="line"><a name="l07621"></a><span class="lineno"> 7621</span>&#160;    <span class="comment">// %rsi = lea %rsi, 4, ...</span></div><div class="line"><a name="l07622"></a><span class="lineno"> 7622</span>&#160;    <span class="keywordflow">if</span> ((Op1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Op1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) ||</div><div class="line"><a name="l07623"></a><span class="lineno"> 7623</span>&#160;        Op2.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l07624"></a><span class="lineno"> 7624</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l07625"></a><span class="lineno"> 7625</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((Op1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Op1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != X86::NoRegister &amp;&amp;</div><div class="line"><a name="l07626"></a><span class="lineno"> 7626</span>&#160;              TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a8b44fad9d40a5037b9b577c403eb2153">regsOverlap</a>(Op1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) ||</div><div class="line"><a name="l07627"></a><span class="lineno"> 7627</span>&#160;             (Op2.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != X86::NoRegister &amp;&amp;</div><div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;              TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a8b44fad9d40a5037b9b577c403eb2153">regsOverlap</a>(Op2.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())))</div><div class="line"><a name="l07629"></a><span class="lineno"> 7629</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;</div><div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;    int64_t Coef = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l07632"></a><span class="lineno"> 7632</span>&#160;    int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l07633"></a><span class="lineno"> 7633</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;uint64_t, 8&gt;</a> Ops;</div><div class="line"><a name="l07634"></a><span class="lineno"> 7634</span>&#160;</div><div class="line"><a name="l07635"></a><span class="lineno"> 7635</span>&#160;    <span class="keywordflow">if</span> ((Op1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Op1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != X86::NoRegister)) {</div><div class="line"><a name="l07636"></a><span class="lineno"> 7636</span>&#160;      Op = &amp;Op1;</div><div class="line"><a name="l07637"></a><span class="lineno"> 7637</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Op1.<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>())</div><div class="line"><a name="l07638"></a><span class="lineno"> 7638</span>&#160;      Op = &amp;Op1;</div><div class="line"><a name="l07639"></a><span class="lineno"> 7639</span>&#160;</div><div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160;    <span class="keywordflow">if</span> (Op &amp;&amp; Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == Op2.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() &amp;&amp; Coef &gt; 0) {</div><div class="line"><a name="l07641"></a><span class="lineno"> 7641</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(dwarf::DW_OP_constu);</div><div class="line"><a name="l07642"></a><span class="lineno"> 7642</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Coef + 1);</div><div class="line"><a name="l07643"></a><span class="lineno"> 7643</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(dwarf::DW_OP_mul);</div><div class="line"><a name="l07644"></a><span class="lineno"> 7644</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l07645"></a><span class="lineno"> 7645</span>&#160;      <span class="keywordflow">if</span> (Op &amp;&amp; Op2.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != X86::NoRegister) {</div><div class="line"><a name="l07646"></a><span class="lineno"> 7646</span>&#160;        <span class="keywordtype">int</span> dwarfReg = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a0a20b56d95a9020588d573b6f7340cd5">getDwarfRegNum</a>(Op2.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <span class="keyword">false</span>);</div><div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;        <span class="keywordflow">if</span> (dwarfReg &lt; 0)</div><div class="line"><a name="l07648"></a><span class="lineno"> 7648</span>&#160;          <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (dwarfReg &lt; 32) {</div><div class="line"><a name="l07650"></a><span class="lineno"> 7650</span>&#160;          Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(dwarf::DW_OP_breg0 + dwarfReg);</div><div class="line"><a name="l07651"></a><span class="lineno"> 7651</span>&#160;          Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(0);</div><div class="line"><a name="l07652"></a><span class="lineno"> 7652</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l07653"></a><span class="lineno"> 7653</span>&#160;          Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(dwarf::DW_OP_bregx);</div><div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;          Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(dwarfReg);</div><div class="line"><a name="l07655"></a><span class="lineno"> 7655</span>&#160;          Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(0);</div><div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;        }</div><div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!Op) {</div><div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op2.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != X86::NoRegister);</div><div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;        Op = &amp;Op2;</div><div class="line"><a name="l07660"></a><span class="lineno"> 7660</span>&#160;      }</div><div class="line"><a name="l07661"></a><span class="lineno"> 7661</span>&#160;</div><div class="line"><a name="l07662"></a><span class="lineno"> 7662</span>&#160;      <span class="keywordflow">if</span> (Coef &gt; 1) {</div><div class="line"><a name="l07663"></a><span class="lineno"> 7663</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op2.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != X86::NoRegister);</div><div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(dwarf::DW_OP_constu);</div><div class="line"><a name="l07665"></a><span class="lineno"> 7665</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Coef);</div><div class="line"><a name="l07666"></a><span class="lineno"> 7666</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(dwarf::DW_OP_mul);</div><div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;      }</div><div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;</div><div class="line"><a name="l07669"></a><span class="lineno"> 7669</span>&#160;      <span class="keywordflow">if</span> (((Op1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Op1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != X86::NoRegister) || Op1.<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) &amp;&amp;</div><div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;          Op2.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != X86::NoRegister) {</div><div class="line"><a name="l07671"></a><span class="lineno"> 7671</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(dwarf::DW_OP_plus);</div><div class="line"><a name="l07672"></a><span class="lineno"> 7672</span>&#160;      }</div><div class="line"><a name="l07673"></a><span class="lineno"> 7673</span>&#160;    }</div><div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;</div><div class="line"><a name="l07675"></a><span class="lineno"> 7675</span>&#160;    <a class="code" href="classllvm_1_1DIExpression.html#a272fe723d8c234f2137d34621a5cef78">DIExpression::appendOffset</a>(Ops, Offset);</div><div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;    Expr = <a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">DIExpression::get</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>(), Ops);</div><div class="line"><a name="l07677"></a><span class="lineno"> 7677</span>&#160;</div><div class="line"><a name="l07678"></a><span class="lineno"> 7678</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a>(*Op, Expr);;</div><div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;  }</div><div class="line"><a name="l07680"></a><span class="lineno"> 7680</span>&#160;  <span class="keywordflow">case</span> X86::MOV32ri:</div><div class="line"><a name="l07681"></a><span class="lineno"> 7681</span>&#160;  <span class="keywordflow">case</span> X86::MOV64ri:</div><div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;  <span class="keywordflow">case</span> X86::MOV64ri32:</div><div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160;    <span class="comment">// MOV32ri may be used for producing zero-extended 32-bit immediates in</span></div><div class="line"><a name="l07684"></a><span class="lineno"> 7684</span>&#160;    <span class="comment">// 64-bit parameters, so we need to consider super-registers.</span></div><div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;    <span class="keywordflow">if</span> (!TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a10add2603cf9d4706e64a3605783b764">isSuperRegisterEq</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>))</div><div class="line"><a name="l07686"></a><span class="lineno"> 7686</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l07687"></a><span class="lineno"> 7687</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1), Expr);</div><div class="line"><a name="l07688"></a><span class="lineno"> 7688</span>&#160;  <span class="keywordflow">case</span> X86::MOV8rr:</div><div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;  <span class="keywordflow">case</span> X86::MOV16rr:</div><div class="line"><a name="l07690"></a><span class="lineno"> 7690</span>&#160;  <span class="keywordflow">case</span> X86::MOV32rr:</div><div class="line"><a name="l07691"></a><span class="lineno"> 7691</span>&#160;  <span class="keywordflow">case</span> X86::MOV64rr:</div><div class="line"><a name="l07692"></a><span class="lineno"> 7692</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InstrInfo_8cpp.html#a389bdd22ac34b944a0918ce82becf141">describeMOVrrLoadedValue</a>(MI, Reg, TRI);</div><div class="line"><a name="l07693"></a><span class="lineno"> 7693</span>&#160;  <span class="keywordflow">case</span> X86::XOR32rr: {</div><div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;    <span class="comment">// 64-bit parameters are zero-materialized using XOR32rr, so also consider</span></div><div class="line"><a name="l07695"></a><span class="lineno"> 7695</span>&#160;    <span class="comment">// super-registers.</span></div><div class="line"><a name="l07696"></a><span class="lineno"> 7696</span>&#160;    <span class="keywordflow">if</span> (!TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a10add2603cf9d4706e64a3605783b764">isSuperRegisterEq</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>))</div><div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l07698"></a><span class="lineno"> 7698</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l07699"></a><span class="lineno"> 7699</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0), Expr);</div><div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l07701"></a><span class="lineno"> 7701</span>&#160;  }</div><div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;  <span class="keywordflow">case</span> X86::MOVSX64rr32: {</div><div class="line"><a name="l07703"></a><span class="lineno"> 7703</span>&#160;    <span class="comment">// We may need to describe the lower 32 bits of the MOVSX; for example, in</span></div><div class="line"><a name="l07704"></a><span class="lineno"> 7704</span>&#160;    <span class="comment">// cases like this:</span></div><div class="line"><a name="l07705"></a><span class="lineno"> 7705</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l07706"></a><span class="lineno"> 7706</span>&#160;    <span class="comment">//  $ebx = [...]</span></div><div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;    <span class="comment">//  $rdi = MOVSX64rr32 $ebx</span></div><div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;    <span class="comment">//  $esi = MOV32rr $edi</span></div><div class="line"><a name="l07709"></a><span class="lineno"> 7709</span>&#160;    <span class="keywordflow">if</span> (!TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ac5ea214c523615af8b7c8c6547ef59de">isSubRegisterEq</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>))</div><div class="line"><a name="l07710"></a><span class="lineno"> 7710</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;</div><div class="line"><a name="l07712"></a><span class="lineno"> 7712</span>&#160;    Expr = <a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">DIExpression::get</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>(), {});</div><div class="line"><a name="l07713"></a><span class="lineno"> 7713</span>&#160;</div><div class="line"><a name="l07714"></a><span class="lineno"> 7714</span>&#160;    <span class="comment">// If the described register is the destination register we need to</span></div><div class="line"><a name="l07715"></a><span class="lineno"> 7715</span>&#160;    <span class="comment">// sign-extend the source register from 32 bits. The other case we handle</span></div><div class="line"><a name="l07716"></a><span class="lineno"> 7716</span>&#160;    <span class="comment">// is when the described register is the 32-bit sub-register of the</span></div><div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;    <span class="comment">// destination register, in case we just need to return the source</span></div><div class="line"><a name="l07718"></a><span class="lineno"> 7718</span>&#160;    <span class="comment">// register.</span></div><div class="line"><a name="l07719"></a><span class="lineno"> 7719</span>&#160;    <span class="keywordflow">if</span> (Reg == MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l07720"></a><span class="lineno"> 7720</span>&#160;      Expr = <a class="code" href="classllvm_1_1DIExpression.html#ac687b806c1ee6f3e560b206de208a7e3">DIExpression::appendExt</a>(Expr, 32, 64, <span class="keyword">true</span>);</div><div class="line"><a name="l07721"></a><span class="lineno"> 7721</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l07722"></a><span class="lineno"> 7722</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(X86MCRegisterClasses[X86::GR32RegClassID].<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg) &amp;&amp;</div><div class="line"><a name="l07723"></a><span class="lineno"> 7723</span>&#160;             <span class="stringliteral">&quot;Unhandled sub-register case for MOVSX64rr32&quot;</span>);</div><div class="line"><a name="l07724"></a><span class="lineno"> 7724</span>&#160;</div><div class="line"><a name="l07725"></a><span class="lineno"> 7725</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1), Expr);</div><div class="line"><a name="l07726"></a><span class="lineno"> 7726</span>&#160;  }</div><div class="line"><a name="l07727"></a><span class="lineno"> 7727</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l07728"></a><span class="lineno"> 7728</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MI.<a class="code" href="classllvm_1_1MachineInstr.html#abec39b9fa59dac3c090092213bfc61c6">isMoveImmediate</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected MoveImm instruction&quot;</span>);</div><div class="line"><a name="l07729"></a><span class="lineno"> 7729</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a42172251bff088e3622661143d43eb86">TargetInstrInfo::describeLoadedValue</a>(MI, Reg);</div><div class="line"><a name="l07730"></a><span class="lineno"> 7730</span>&#160;  }</div><div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160;}</div><div class="line"><a name="l07732"></a><span class="lineno"> 7732</span>&#160;<span class="comment"></span></div><div class="line"><a name="l07733"></a><span class="lineno"> 7733</span>&#160;<span class="comment">/// This is an architecture-specific helper function of reassociateOps.</span></div><div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160;<span class="comment">/// Set special operand attributes for new instructions after reassociation.</span></div><div class="line"><a name="l07735"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#ac671c3b34aac49144d2688fd6ed160bc"> 7735</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#ac671c3b34aac49144d2688fd6ed160bc">X86InstrInfo::setSpecialOperandAttr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI1,</div><div class="line"><a name="l07736"></a><span class="lineno"> 7736</span>&#160;                                         <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI2,</div><div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;                                         <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI1,</div><div class="line"><a name="l07738"></a><span class="lineno"> 7738</span>&#160;                                         <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI2)<span class="keyword"> const </span>{</div><div class="line"><a name="l07739"></a><span class="lineno"> 7739</span>&#160;  <span class="comment">// Integer instructions may define an implicit EFLAGS dest register operand.</span></div><div class="line"><a name="l07740"></a><span class="lineno"> 7740</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *OldFlagDef1 = OldMI1.<a class="code" href="classllvm_1_1MachineInstr.html#a7ee93f7417bb2c7fb2355ee530a22d5a">findRegisterDefOperand</a>(X86::EFLAGS);</div><div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *OldFlagDef2 = OldMI2.<a class="code" href="classllvm_1_1MachineInstr.html#a7ee93f7417bb2c7fb2355ee530a22d5a">findRegisterDefOperand</a>(X86::EFLAGS);</div><div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;</div><div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!OldFlagDef1 == !OldFlagDef2 &amp;&amp;</div><div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;         <span class="stringliteral">&quot;Unexpected instruction type for reassociation&quot;</span>);</div><div class="line"><a name="l07745"></a><span class="lineno"> 7745</span>&#160;</div><div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;  <span class="keywordflow">if</span> (!OldFlagDef1 || !OldFlagDef2)</div><div class="line"><a name="l07747"></a><span class="lineno"> 7747</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l07748"></a><span class="lineno"> 7748</span>&#160;</div><div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OldFlagDef1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>() &amp;&amp; OldFlagDef2-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>() &amp;&amp;</div><div class="line"><a name="l07750"></a><span class="lineno"> 7750</span>&#160;         <span class="stringliteral">&quot;Must have dead EFLAGS operand in reassociable instruction&quot;</span>);</div><div class="line"><a name="l07751"></a><span class="lineno"> 7751</span>&#160;</div><div class="line"><a name="l07752"></a><span class="lineno"> 7752</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *NewFlagDef1 = NewMI1.<a class="code" href="classllvm_1_1MachineInstr.html#a7ee93f7417bb2c7fb2355ee530a22d5a">findRegisterDefOperand</a>(X86::EFLAGS);</div><div class="line"><a name="l07753"></a><span class="lineno"> 7753</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *NewFlagDef2 = NewMI2.<a class="code" href="classllvm_1_1MachineInstr.html#a7ee93f7417bb2c7fb2355ee530a22d5a">findRegisterDefOperand</a>(X86::EFLAGS);</div><div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;</div><div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NewFlagDef1 &amp;&amp; NewFlagDef2 &amp;&amp;</div><div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;         <span class="stringliteral">&quot;Unexpected operand in reassociable instruction&quot;</span>);</div><div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160;</div><div class="line"><a name="l07758"></a><span class="lineno"> 7758</span>&#160;  <span class="comment">// Mark the new EFLAGS operands as dead to be helpful to subsequent iterations</span></div><div class="line"><a name="l07759"></a><span class="lineno"> 7759</span>&#160;  <span class="comment">// of this pass or other passes. The EFLAGS operands must be dead in these new</span></div><div class="line"><a name="l07760"></a><span class="lineno"> 7760</span>&#160;  <span class="comment">// instructions because the EFLAGS operands in the original instructions must</span></div><div class="line"><a name="l07761"></a><span class="lineno"> 7761</span>&#160;  <span class="comment">// be dead in order for reassociation to occur.</span></div><div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160;  NewFlagDef1-&gt;setIsDead();</div><div class="line"><a name="l07763"></a><span class="lineno"> 7763</span>&#160;  NewFlagDef2-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">setIsDead</a>();</div><div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;}</div><div class="line"><a name="l07765"></a><span class="lineno"> 7765</span>&#160;</div><div class="line"><a name="l07766"></a><span class="lineno"> 7766</span>&#160;std::pair&lt;unsigned, unsigned&gt;</div><div class="line"><a name="l07767"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a5b2d40eb1da9c585ca08c3e61fc44728"> 7767</a></span>&#160;<a class="code" href="classllvm_1_1X86InstrInfo.html#a5b2d40eb1da9c585ca08c3e61fc44728">X86InstrInfo::decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> TF)<span class="keyword"> const </span>{</div><div class="line"><a name="l07768"></a><span class="lineno"> 7768</span>&#160;  <span class="keywordflow">return</span> std::make_pair(TF, 0u);</div><div class="line"><a name="l07769"></a><span class="lineno"> 7769</span>&#160;}</div><div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;</div><div class="line"><a name="l07771"></a><span class="lineno"> 7771</span>&#160;<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div><div class="line"><a name="l07772"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#ab3c0d813d20fa6c4d57db5317cc70449"> 7772</a></span>&#160;<a class="code" href="classllvm_1_1X86InstrInfo.html#ab3c0d813d20fa6c4d57db5317cc70449">X86InstrInfo::getSerializableDirectMachineOperandTargetFlags</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l07773"></a><span class="lineno"> 7773</span>&#160;  <span class="keyword">using namespace </span>X86II;</div><div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> std::pair&lt;unsigned, const char *&gt; TargetFlags[] = {</div><div class="line"><a name="l07775"></a><span class="lineno"> 7775</span>&#160;      {<a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a5364e197f6bba28989699b6040ce96ca">MO_GOT_ABSOLUTE_ADDRESS</a>, <span class="stringliteral">&quot;x86-got-absolute-address&quot;</span>},</div><div class="line"><a name="l07776"></a><span class="lineno"> 7776</span>&#160;      {<a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84adca1e9b1551356bed7c8ef8cb0f1c471">MO_PIC_BASE_OFFSET</a>, <span class="stringliteral">&quot;x86-pic-base-offset&quot;</span>},</div><div class="line"><a name="l07777"></a><span class="lineno"> 7777</span>&#160;      {<a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">MO_GOT</a>, <span class="stringliteral">&quot;x86-got&quot;</span>},</div><div class="line"><a name="l07778"></a><span class="lineno"> 7778</span>&#160;      {<a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a23bf757b117faacb20d4521a6ab42e51">MO_GOTOFF</a>, <span class="stringliteral">&quot;x86-gotoff&quot;</span>},</div><div class="line"><a name="l07779"></a><span class="lineno"> 7779</span>&#160;      {<a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84ae39565b585476b7142228e439e80372e">MO_GOTPCREL</a>, <span class="stringliteral">&quot;x86-gotpcrel&quot;</span>},</div><div class="line"><a name="l07780"></a><span class="lineno"> 7780</span>&#160;      {<a class="code" href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffab055ede9c173349e17e7aada20410b93">MO_PLT</a>, <span class="stringliteral">&quot;x86-plt&quot;</span>},</div><div class="line"><a name="l07781"></a><span class="lineno"> 7781</span>&#160;      {<a class="code" href="namespacellvm_1_1MipsII.html#ab0cf5f5ed4db649fc89a1b41f8b5771fac6c8fd74637cf047e18f442117c554e4">MO_TLSGD</a>, <span class="stringliteral">&quot;x86-tlsgd&quot;</span>},</div><div class="line"><a name="l07782"></a><span class="lineno"> 7782</span>&#160;      {<a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a0bfa33e5861d2bf5088c682b1ee1da85">MO_TLSLD</a>, <span class="stringliteral">&quot;x86-tlsld&quot;</span>},</div><div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160;      {<a class="code" href="namespacellvm_1_1MipsII.html#ab0cf5f5ed4db649fc89a1b41f8b5771fa90d21f29c16296571a24bef17adc20d6">MO_TLSLDM</a>, <span class="stringliteral">&quot;x86-tlsldm&quot;</span>},</div><div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;      {<a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84ac7ab3243c491b3b6ff673eaf87335fe5">MO_GOTTPOFF</a>, <span class="stringliteral">&quot;x86-gottpoff&quot;</span>},</div><div class="line"><a name="l07785"></a><span class="lineno"> 7785</span>&#160;      {<a class="code" href="namespacellvm_1_1SystemZII.html#ac6699471417ff2044fe2fe28952647b5a8cacda7419905c13acba044ab478e71f">MO_INDNTPOFF</a>, <span class="stringliteral">&quot;x86-indntpoff&quot;</span>},</div><div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160;      {<a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a74affd0fa65b28e7359abbd4a0d08dca">MO_TPOFF</a>, <span class="stringliteral">&quot;x86-tpoff&quot;</span>},</div><div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;      {<a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84acd532d5e95fa6d3eccc0a1175abb5efa">MO_DTPOFF</a>, <span class="stringliteral">&quot;x86-dtpoff&quot;</span>},</div><div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;      {<a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a5c1651fb93fe6b8e7f7c1207c3eba33d">MO_NTPOFF</a>, <span class="stringliteral">&quot;x86-ntpoff&quot;</span>},</div><div class="line"><a name="l07789"></a><span class="lineno"> 7789</span>&#160;      {<a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a739692efcf48167fdfc70d040b21670a">MO_GOTNTPOFF</a>, <span class="stringliteral">&quot;x86-gotntpoff&quot;</span>},</div><div class="line"><a name="l07790"></a><span class="lineno"> 7790</span>&#160;      {<a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a014aa77d177f925047f52c27d6dec14e">MO_DLLIMPORT</a>, <span class="stringliteral">&quot;x86-dllimport&quot;</span>},</div><div class="line"><a name="l07791"></a><span class="lineno"> 7791</span>&#160;      {<a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a67e336d92dced7f5d76b7c82c0df184b">MO_DARWIN_NONLAZY</a>, <span class="stringliteral">&quot;x86-darwin-nonlazy&quot;</span>},</div><div class="line"><a name="l07792"></a><span class="lineno"> 7792</span>&#160;      {<a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a4ce2d9504cacb290d7ff8ac3bfdab373">MO_DARWIN_NONLAZY_PIC_BASE</a>, <span class="stringliteral">&quot;x86-darwin-nonlazy-pic-base&quot;</span>},</div><div class="line"><a name="l07793"></a><span class="lineno"> 7793</span>&#160;      {<a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84abc06b946fa50ffaa09a13fdd648b4dbb">MO_TLVP</a>, <span class="stringliteral">&quot;x86-tlvp&quot;</span>},</div><div class="line"><a name="l07794"></a><span class="lineno"> 7794</span>&#160;      {<a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a75edcbd216129f693a5e2765b457f4c5">MO_TLVP_PIC_BASE</a>, <span class="stringliteral">&quot;x86-tlvp-pic-base&quot;</span>},</div><div class="line"><a name="l07795"></a><span class="lineno"> 7795</span>&#160;      {<a class="code" href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aabaa947d15677c50bad001c76a42f74b0">MO_SECREL</a>, <span class="stringliteral">&quot;x86-secrel&quot;</span>},</div><div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;      {<a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71afacfcdd80d8095ce952ab919979f1d2f">MO_COFFSTUB</a>, <span class="stringliteral">&quot;x86-coffstub&quot;</span>}};</div><div class="line"><a name="l07797"></a><span class="lineno"> 7797</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(TargetFlags);</div><div class="line"><a name="l07798"></a><span class="lineno"> 7798</span>&#160;}</div><div class="line"><a name="l07799"></a><span class="lineno"> 7799</span>&#160;</div><div class="line"><a name="l07800"></a><span class="lineno"> 7800</span>&#160;<span class="keyword">namespace </span>{<span class="comment"></span></div><div class="line"><a name="l07801"></a><span class="lineno"> 7801</span>&#160;<span class="comment">  /// Create Global Base Reg pass. This initializes the PIC</span></div><div class="line"><a name="l07802"></a><span class="lineno"> 7802</span>&#160;<span class="comment">  /// global base register for x86-32.</span></div><div class="line"><a name="l07803"></a><span class="lineno"> 7803</span>&#160;<span class="comment"></span>  <span class="keyword">struct </span>CGBR : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div><div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;    CGBR() : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID) {}</div><div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;</div><div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;    <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> override </span>{</div><div class="line"><a name="l07808"></a><span class="lineno"> 7808</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86TargetMachine.html">X86TargetMachine</a> *<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a> =</div><div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;        <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1X86TargetMachine.html">X86TargetMachine</a> *<span class="keyword">&gt;</span>(&amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>());</div><div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;STI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;();</div><div class="line"><a name="l07811"></a><span class="lineno"> 7811</span>&#160;</div><div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;      <span class="comment">// Don&#39;t do anything in the 64-bit small and kernel code models. They use</span></div><div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;      <span class="comment">// RIP-relative addressing for everything.</span></div><div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;      <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1X86Subtarget.html#a585e2c88cc5436a4b5230fa451eb0fd6">is64Bit</a>() &amp;&amp; (TM-&gt;<a class="code" href="classllvm_1_1TargetMachine.html#aacf23642e6d4771780ca75603341a519">getCodeModel</a>() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">CodeModel::Small</a> ||</div><div class="line"><a name="l07815"></a><span class="lineno"> 7815</span>&#160;                            TM-&gt;<a class="code" href="classllvm_1_1TargetMachine.html#aacf23642e6d4771780ca75603341a519">getCodeModel</a>() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa6a2e45ae404e3f797d2d7e9f3a48949">CodeModel::Kernel</a>))</div><div class="line"><a name="l07816"></a><span class="lineno"> 7816</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160;</div><div class="line"><a name="l07818"></a><span class="lineno"> 7818</span>&#160;      <span class="comment">// Only emit a global base reg in PIC mode.</span></div><div class="line"><a name="l07819"></a><span class="lineno"> 7819</span>&#160;      <span class="keywordflow">if</span> (!TM-&gt;<a class="code" href="classllvm_1_1TargetMachine.html#a0e5ffac7fd84af772a216629f8bd6da9">isPositionIndependent</a>())</div><div class="line"><a name="l07820"></a><span class="lineno"> 7820</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160;</div><div class="line"><a name="l07822"></a><span class="lineno"> 7822</span>&#160;      <a class="code" href="classllvm_1_1X86MachineFunctionInfo.html">X86MachineFunctionInfo</a> *X86FI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1X86MachineFunctionInfo.html">X86MachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">GlobalBaseReg</a> = X86FI-&gt;<a class="code" href="classllvm_1_1X86MachineFunctionInfo.html#af59bab191d46d33ba24fa65a662944b0">getGlobalBaseReg</a>();</div><div class="line"><a name="l07824"></a><span class="lineno"> 7824</span>&#160;</div><div class="line"><a name="l07825"></a><span class="lineno"> 7825</span>&#160;      <span class="comment">// If we didn&#39;t need a GlobalBaseReg, don&#39;t insert code.</span></div><div class="line"><a name="l07826"></a><span class="lineno"> 7826</span>&#160;      <span class="keywordflow">if</span> (GlobalBaseReg == 0)</div><div class="line"><a name="l07827"></a><span class="lineno"> 7827</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l07828"></a><span class="lineno"> 7828</span>&#160;</div><div class="line"><a name="l07829"></a><span class="lineno"> 7829</span>&#160;      <span class="comment">// Insert the set of GlobalBaseReg into the first MBB of the function</span></div><div class="line"><a name="l07830"></a><span class="lineno"> 7830</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FirstMBB = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab1063ce5e180c89490fae50511a46a29">front</a>();</div><div class="line"><a name="l07831"></a><span class="lineno"> 7831</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI = FirstMBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l07832"></a><span class="lineno"> 7832</span>&#160;      <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = FirstMBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">findDebugLoc</a>(MBBI);</div><div class="line"><a name="l07833"></a><span class="lineno"> 7833</span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;RegInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = STI.<a class="code" href="classllvm_1_1X86Subtarget.html#a77c5541c3a77bc35d9c6a49ab7faf97d">getInstrInfo</a>();</div><div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;</div><div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;      <span class="keywordtype">unsigned</span> PC;</div><div class="line"><a name="l07837"></a><span class="lineno"> 7837</span>&#160;      <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1X86Subtarget.html#a331903a931a7a47f84cbdae802354a0f">isPICStyleGOT</a>())</div><div class="line"><a name="l07838"></a><span class="lineno"> 7838</span>&#160;        PC = RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;X86::GR32RegClass);</div><div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;        PC = <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">GlobalBaseReg</a>;</div><div class="line"><a name="l07841"></a><span class="lineno"> 7841</span>&#160;</div><div class="line"><a name="l07842"></a><span class="lineno"> 7842</span>&#160;      <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1X86Subtarget.html#a585e2c88cc5436a4b5230fa451eb0fd6">is64Bit</a>()) {</div><div class="line"><a name="l07843"></a><span class="lineno"> 7843</span>&#160;        <span class="keywordflow">if</span> (TM-&gt;<a class="code" href="classllvm_1_1TargetMachine.html#aacf23642e6d4771780ca75603341a519">getCodeModel</a>() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa29275c05d0afdbda643f7a0fbad83832">CodeModel::Medium</a>) {</div><div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;          <span class="comment">// In the medium code model, use a RIP-relative LEA to materialize the</span></div><div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160;          <span class="comment">// GOT.</span></div><div class="line"><a name="l07846"></a><span class="lineno"> 7846</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(FirstMBB, MBBI, DL, TII-&gt;get(X86::LEA64r), PC)</div><div class="line"><a name="l07847"></a><span class="lineno"> 7847</span>&#160;              .addReg(X86::RIP)</div><div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l07849"></a><span class="lineno"> 7849</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0)</div><div class="line"><a name="l07850"></a><span class="lineno"> 7850</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ac6672df14319c2e931c3b2c583ea837c">addExternalSymbol</a>(<span class="stringliteral">&quot;_GLOBAL_OFFSET_TABLE_&quot;</span>)</div><div class="line"><a name="l07851"></a><span class="lineno"> 7851</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0);</div><div class="line"><a name="l07852"></a><span class="lineno"> 7852</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TM-&gt;<a class="code" href="classllvm_1_1TargetMachine.html#aacf23642e6d4771780ca75603341a519">getCodeModel</a>() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">CodeModel::Large</a>) {</div><div class="line"><a name="l07853"></a><span class="lineno"> 7853</span>&#160;          <span class="comment">// In the large code model, we are aiming for this code, though the</span></div><div class="line"><a name="l07854"></a><span class="lineno"> 7854</span>&#160;          <span class="comment">// register allocation may vary:</span></div><div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;          <span class="comment">//   leaq .LN$pb(%rip), %rax</span></div><div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;          <span class="comment">//   movq $_GLOBAL_OFFSET_TABLE_ - .LN$pb, %rcx</span></div><div class="line"><a name="l07857"></a><span class="lineno"> 7857</span>&#160;          <span class="comment">//   addq %rcx, %rax</span></div><div class="line"><a name="l07858"></a><span class="lineno"> 7858</span>&#160;          <span class="comment">// RAX now holds address of _GLOBAL_OFFSET_TABLE_.</span></div><div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160;          <a class="code" href="classllvm_1_1Register.html">Register</a> PBReg = RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;X86::GR64RegClass);</div><div class="line"><a name="l07860"></a><span class="lineno"> 7860</span>&#160;          <a class="code" href="classllvm_1_1Register.html">Register</a> GOTReg = RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;X86::GR64RegClass);</div><div class="line"><a name="l07861"></a><span class="lineno"> 7861</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(FirstMBB, MBBI, DL, TII-&gt;get(X86::LEA64r), PBReg)</div><div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;              .addReg(X86::RIP)</div><div class="line"><a name="l07863"></a><span class="lineno"> 7863</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0)</div><div class="line"><a name="l07865"></a><span class="lineno"> 7865</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a28701ca789f2f68ce1219af1c03cffaf">addSym</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a28b6761f167a2c40e54f5291ac35051d">getPICBaseSymbol</a>())</div><div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160;              .addReg(0);</div><div class="line"><a name="l07867"></a><span class="lineno"> 7867</span>&#160;          std::prev(MBBI)-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a2517e88d2d947effcdaeaeec39b2e2c0">setPreInstrSymbol</a>(MF, MF.<a class="code" href="classllvm_1_1MachineFunction.html#a28b6761f167a2c40e54f5291ac35051d">getPICBaseSymbol</a>());</div><div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(FirstMBB, MBBI, DL, TII-&gt;get(X86::MOV64ri), GOTReg)</div><div class="line"><a name="l07869"></a><span class="lineno"> 7869</span>&#160;              .addExternalSymbol(<span class="stringliteral">&quot;_GLOBAL_OFFSET_TABLE_&quot;</span>,</div><div class="line"><a name="l07870"></a><span class="lineno"> 7870</span>&#160;                                 <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84adca1e9b1551356bed7c8ef8cb0f1c471">X86II::MO_PIC_BASE_OFFSET</a>);</div><div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(FirstMBB, MBBI, DL, TII-&gt;get(X86::ADD64rr), PC)</div><div class="line"><a name="l07872"></a><span class="lineno"> 7872</span>&#160;              .addReg(PBReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l07873"></a><span class="lineno"> 7873</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(GOTReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l07875"></a><span class="lineno"> 7875</span>&#160;          <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected code model&quot;</span>);</div><div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;        }</div><div class="line"><a name="l07877"></a><span class="lineno"> 7877</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l07878"></a><span class="lineno"> 7878</span>&#160;        <span class="comment">// Operand of MovePCtoStack is completely ignored by asm printer. It&#39;s</span></div><div class="line"><a name="l07879"></a><span class="lineno"> 7879</span>&#160;        <span class="comment">// only used in JIT code emission as displacement to pc.</span></div><div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(FirstMBB, MBBI, DL, TII-&gt;get(X86::MOVPC32r), PC).addImm(0);</div><div class="line"><a name="l07881"></a><span class="lineno"> 7881</span>&#160;</div><div class="line"><a name="l07882"></a><span class="lineno"> 7882</span>&#160;        <span class="comment">// If we&#39;re using vanilla &#39;GOT&#39; PIC style, we should use relative</span></div><div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;        <span class="comment">// addressing not to pc, but to _GLOBAL_OFFSET_TABLE_ external.</span></div><div class="line"><a name="l07884"></a><span class="lineno"> 7884</span>&#160;        <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1X86Subtarget.html#a331903a931a7a47f84cbdae802354a0f">isPICStyleGOT</a>()) {</div><div class="line"><a name="l07885"></a><span class="lineno"> 7885</span>&#160;          <span class="comment">// Generate addl $__GLOBAL_OFFSET_TABLE_ + [.-piclabel],</span></div><div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;          <span class="comment">// %some_register</span></div><div class="line"><a name="l07887"></a><span class="lineno"> 7887</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(FirstMBB, MBBI, DL, TII-&gt;get(X86::ADD32ri), <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">GlobalBaseReg</a>)</div><div class="line"><a name="l07888"></a><span class="lineno"> 7888</span>&#160;              .addReg(PC)</div><div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ac6672df14319c2e931c3b2c583ea837c">addExternalSymbol</a>(<span class="stringliteral">&quot;_GLOBAL_OFFSET_TABLE_&quot;</span>,</div><div class="line"><a name="l07890"></a><span class="lineno"> 7890</span>&#160;                                 <a class="code" href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a5364e197f6bba28989699b6040ce96ca">X86II::MO_GOT_ABSOLUTE_ADDRESS</a>);</div><div class="line"><a name="l07891"></a><span class="lineno"> 7891</span>&#160;        }</div><div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;      }</div><div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;</div><div class="line"><a name="l07894"></a><span class="lineno"> 7894</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;    }</div><div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;</div><div class="line"><a name="l07897"></a><span class="lineno"> 7897</span>&#160;    <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> getPassName()<span class="keyword"> const override </span>{</div><div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;      <span class="keywordflow">return</span> <span class="stringliteral">&quot;X86 PIC Global Base Reg Initialization&quot;</span>;</div><div class="line"><a name="l07899"></a><span class="lineno"> 7899</span>&#160;    }</div><div class="line"><a name="l07900"></a><span class="lineno"> 7900</span>&#160;</div><div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;    <span class="keywordtype">void</span> getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const override </span>{</div><div class="line"><a name="l07902"></a><span class="lineno"> 7902</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">setPreservesCFG</a>();</div><div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160;      <a class="code" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div><div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160;    }</div><div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;  };</div><div class="line"><a name="l07906"></a><span class="lineno"> 7906</span>&#160;}</div><div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;</div><div class="line"><a name="l07908"></a><span class="lineno"> 7908</span>&#160;<span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">CGBR::ID</a> = 0;</div><div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160;<a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a>*</div><div class="line"><a name="l07910"></a><span class="lineno"><a class="line" href="namespacellvm.html#a35a47431e5850ecfcf62abce80184d10"> 7910</a></span>&#160;<a class="code" href="namespacellvm.html#a35a47431e5850ecfcf62abce80184d10">llvm::createX86GlobalBaseRegPass</a>() { <span class="keywordflow">return</span> <span class="keyword">new</span> CGBR(); }</div><div class="line"><a name="l07911"></a><span class="lineno"> 7911</span>&#160;</div><div class="line"><a name="l07912"></a><span class="lineno"> 7912</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;  <span class="keyword">struct </span>LDTLSCleanup : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l07914"></a><span class="lineno"> 7914</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div><div class="line"><a name="l07915"></a><span class="lineno"> 7915</span>&#160;    LDTLSCleanup() : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID) {}</div><div class="line"><a name="l07916"></a><span class="lineno"> 7916</span>&#160;</div><div class="line"><a name="l07917"></a><span class="lineno"> 7917</span>&#160;    <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> override </span>{</div><div class="line"><a name="l07918"></a><span class="lineno"> 7918</span>&#160;      <span class="keywordflow">if</span> (skipFunction(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>()))</div><div class="line"><a name="l07919"></a><span class="lineno"> 7919</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l07920"></a><span class="lineno"> 7920</span>&#160;</div><div class="line"><a name="l07921"></a><span class="lineno"> 7921</span>&#160;      <a class="code" href="classllvm_1_1X86MachineFunctionInfo.html">X86MachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1X86MachineFunctionInfo.html">X86MachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l07922"></a><span class="lineno"> 7922</span>&#160;      <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1X86MachineFunctionInfo.html#a99fe9b30db19b8c18b302ad523a38698">getNumLocalDynamicTLSAccesses</a>() &lt; 2) {</div><div class="line"><a name="l07923"></a><span class="lineno"> 7923</span>&#160;        <span class="comment">// No point folding accesses if there isn&#39;t at least two.</span></div><div class="line"><a name="l07924"></a><span class="lineno"> 7924</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;      }</div><div class="line"><a name="l07926"></a><span class="lineno"> 7926</span>&#160;</div><div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;      <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *DT = &amp;getAnalysis&lt;MachineDominatorTree&gt;();</div><div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;      <span class="keywordflow">return</span> VisitNode(DT-&gt;<a class="code" href="classllvm_1_1MachineDominatorTree.html#ad5eb0a2c36c346c84065407be9d472d4">getRootNode</a>(), 0);</div><div class="line"><a name="l07929"></a><span class="lineno"> 7929</span>&#160;    }</div><div class="line"><a name="l07930"></a><span class="lineno"> 7930</span>&#160;</div><div class="line"><a name="l07931"></a><span class="lineno"> 7931</span>&#160;    <span class="comment">// Visit the dominator subtree rooted at Node in pre-order.</span></div><div class="line"><a name="l07932"></a><span class="lineno"> 7932</span>&#160;    <span class="comment">// If TLSBaseAddrReg is non-null, then use that to replace any</span></div><div class="line"><a name="l07933"></a><span class="lineno"> 7933</span>&#160;    <span class="comment">// TLS_base_addr instructions. Otherwise, create the register</span></div><div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;    <span class="comment">// when the first such instruction is seen, and then use it</span></div><div class="line"><a name="l07935"></a><span class="lineno"> 7935</span>&#160;    <span class="comment">// as we encounter more instructions.</span></div><div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160;    <span class="keywordtype">bool</span> VisitNode(<a class="code" href="classllvm_1_1DomTreeNodeBase.html">MachineDomTreeNode</a> *Node, <span class="keywordtype">unsigned</span> TLSBaseAddrReg) {</div><div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = Node-&gt;<a class="code" href="classllvm_1_1DomTreeNodeBase.html#a6a15a030098342e06ea73e1241d614c9">getBlock</a>();</div><div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;      <span class="keywordtype">bool</span> Changed = <span class="keyword">false</span>;</div><div class="line"><a name="l07939"></a><span class="lineno"> 7939</span>&#160;</div><div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;      <span class="comment">// Traverse the current block.</span></div><div class="line"><a name="l07941"></a><span class="lineno"> 7941</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>;</div><div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;           ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;        <span class="keywordflow">switch</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOpcode()) {</div><div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;          <span class="keywordflow">case</span> X86::TLS_base_addr32:</div><div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;          <span class="keywordflow">case</span> X86::TLS_base_addr64:</div><div class="line"><a name="l07946"></a><span class="lineno"> 7946</span>&#160;            <span class="keywordflow">if</span> (TLSBaseAddrReg)</div><div class="line"><a name="l07947"></a><span class="lineno"> 7947</span>&#160;              <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = ReplaceTLSBaseAddrCall(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, TLSBaseAddrReg);</div><div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;              <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SetRegister(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, &amp;TLSBaseAddrReg);</div><div class="line"><a name="l07950"></a><span class="lineno"> 7950</span>&#160;            Changed = <span class="keyword">true</span>;</div><div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l07952"></a><span class="lineno"> 7952</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l07954"></a><span class="lineno"> 7954</span>&#160;        }</div><div class="line"><a name="l07955"></a><span class="lineno"> 7955</span>&#160;      }</div><div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;</div><div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;      <span class="comment">// Visit the children of this block in the dominator tree.</span></div><div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1DomTreeNodeBase.html#a79737fbb3fe55f322f7e654214625798">MachineDomTreeNode::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Node-&gt;<a class="code" href="classllvm_1_1DomTreeNodeBase.html#a40b8345d54ada5dab71ae11d71e89d2f">begin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Node-&gt;<a class="code" href="classllvm_1_1DomTreeNodeBase.html#a74111c67a831eb30b020ecf063bce406">end</a>();</div><div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;           <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;        Changed |= VisitNode(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, TLSBaseAddrReg);</div><div class="line"><a name="l07961"></a><span class="lineno"> 7961</span>&#160;      }</div><div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160;</div><div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;      <span class="keywordflow">return</span> Changed;</div><div class="line"><a name="l07964"></a><span class="lineno"> 7964</span>&#160;    }</div><div class="line"><a name="l07965"></a><span class="lineno"> 7965</span>&#160;</div><div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;    <span class="comment">// Replace the TLS_base_addr instruction I with a copy from</span></div><div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160;    <span class="comment">// TLSBaseAddrReg, returning the new instruction.</span></div><div class="line"><a name="l07968"></a><span class="lineno"> 7968</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ReplaceTLSBaseAddrCall(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;                                         <span class="keywordtype">unsigned</span> TLSBaseAddrReg) {</div><div class="line"><a name="l07970"></a><span class="lineno"> 7970</span>&#160;      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l07971"></a><span class="lineno"> 7971</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;STI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;();</div><div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a> = STI.<a class="code" href="classllvm_1_1X86Subtarget.html#a585e2c88cc5436a4b5230fa451eb0fd6">is64Bit</a>();</div><div class="line"><a name="l07973"></a><span class="lineno"> 7973</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = STI.<a class="code" href="classllvm_1_1X86Subtarget.html#a77c5541c3a77bc35d9c6a49ab7faf97d">getInstrInfo</a>();</div><div class="line"><a name="l07974"></a><span class="lineno"> 7974</span>&#160;</div><div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;      <span class="comment">// Insert a Copy from TLSBaseAddrReg to RAX/EAX.</span></div><div class="line"><a name="l07976"></a><span class="lineno"> 7976</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Copy =</div><div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l07978"></a><span class="lineno"> 7978</span>&#160;                  TII-&gt;get(TargetOpcode::COPY), is64Bit ? X86::RAX : <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0">X86::EAX</a>)</div><div class="line"><a name="l07979"></a><span class="lineno"> 7979</span>&#160;              .addReg(TLSBaseAddrReg);</div><div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;</div><div class="line"><a name="l07981"></a><span class="lineno"> 7981</span>&#160;      <span class="comment">// Erase the TLS_base_addr instruction.</span></div><div class="line"><a name="l07982"></a><span class="lineno"> 7982</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l07983"></a><span class="lineno"> 7983</span>&#160;</div><div class="line"><a name="l07984"></a><span class="lineno"> 7984</span>&#160;      <span class="keywordflow">return</span> Copy;</div><div class="line"><a name="l07985"></a><span class="lineno"> 7985</span>&#160;    }</div><div class="line"><a name="l07986"></a><span class="lineno"> 7986</span>&#160;</div><div class="line"><a name="l07987"></a><span class="lineno"> 7987</span>&#160;    <span class="comment">// Create a virtual register in *TLSBaseAddrReg, and populate it by</span></div><div class="line"><a name="l07988"></a><span class="lineno"> 7988</span>&#160;    <span class="comment">// inserting a copy instruction after I. Returns the new instruction.</span></div><div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SetRegister(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <span class="keywordtype">unsigned</span> *TLSBaseAddrReg) {</div><div class="line"><a name="l07990"></a><span class="lineno"> 7990</span>&#160;      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l07991"></a><span class="lineno"> 7991</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;STI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;();</div><div class="line"><a name="l07992"></a><span class="lineno"> 7992</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a> = STI.<a class="code" href="classllvm_1_1X86Subtarget.html#a585e2c88cc5436a4b5230fa451eb0fd6">is64Bit</a>();</div><div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = STI.<a class="code" href="classllvm_1_1X86Subtarget.html#a77c5541c3a77bc35d9c6a49ab7faf97d">getInstrInfo</a>();</div><div class="line"><a name="l07994"></a><span class="lineno"> 7994</span>&#160;</div><div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160;      <span class="comment">// Create a virtual register for the TLS base address.</span></div><div class="line"><a name="l07996"></a><span class="lineno"> 7996</span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;RegInfo = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l07997"></a><span class="lineno"> 7997</span>&#160;      *TLSBaseAddrReg = RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(is64Bit</div><div class="line"><a name="l07998"></a><span class="lineno"> 7998</span>&#160;                                                      ? &amp;X86::GR64RegClass</div><div class="line"><a name="l07999"></a><span class="lineno"> 7999</span>&#160;                                                      : &amp;X86::GR32RegClass);</div><div class="line"><a name="l08000"></a><span class="lineno"> 8000</span>&#160;</div><div class="line"><a name="l08001"></a><span class="lineno"> 8001</span>&#160;      <span class="comment">// Insert a copy from RAX/EAX to TLSBaseAddrReg.</span></div><div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Next = I.<a class="code" href="classllvm_1_1ilist__node__with__parent.html#a26708685cc8b94fe3d7092ee080dbb34">getNextNode</a>();</div><div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Copy =</div><div class="line"><a name="l08004"></a><span class="lineno"> 8004</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), Next, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l08005"></a><span class="lineno"> 8005</span>&#160;                  TII-&gt;get(TargetOpcode::COPY), *TLSBaseAddrReg)</div><div class="line"><a name="l08006"></a><span class="lineno"> 8006</span>&#160;              .addReg(is64Bit ? X86::RAX : <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0">X86::EAX</a>);</div><div class="line"><a name="l08007"></a><span class="lineno"> 8007</span>&#160;</div><div class="line"><a name="l08008"></a><span class="lineno"> 8008</span>&#160;      <span class="keywordflow">return</span> Copy;</div><div class="line"><a name="l08009"></a><span class="lineno"> 8009</span>&#160;    }</div><div class="line"><a name="l08010"></a><span class="lineno"> 8010</span>&#160;</div><div class="line"><a name="l08011"></a><span class="lineno"> 8011</span>&#160;    <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> getPassName()<span class="keyword"> const override </span>{</div><div class="line"><a name="l08012"></a><span class="lineno"> 8012</span>&#160;      <span class="keywordflow">return</span> <span class="stringliteral">&quot;Local Dynamic TLS Access Clean-up&quot;</span>;</div><div class="line"><a name="l08013"></a><span class="lineno"> 8013</span>&#160;    }</div><div class="line"><a name="l08014"></a><span class="lineno"> 8014</span>&#160;</div><div class="line"><a name="l08015"></a><span class="lineno"> 8015</span>&#160;    <span class="keywordtype">void</span> getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const override </span>{</div><div class="line"><a name="l08016"></a><span class="lineno"> 8016</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">setPreservesCFG</a>();</div><div class="line"><a name="l08017"></a><span class="lineno"> 8017</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>&gt;();</div><div class="line"><a name="l08018"></a><span class="lineno"> 8018</span>&#160;      <a class="code" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div><div class="line"><a name="l08019"></a><span class="lineno"> 8019</span>&#160;    }</div><div class="line"><a name="l08020"></a><span class="lineno"> 8020</span>&#160;  };</div><div class="line"><a name="l08021"></a><span class="lineno"> 8021</span>&#160;}</div><div class="line"><a name="l08022"></a><span class="lineno"> 8022</span>&#160;</div><div class="line"><a name="l08023"></a><span class="lineno"> 8023</span>&#160;<span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">LDTLSCleanup::ID</a> = 0;</div><div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;<a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a>*</div><div class="line"><a name="l08025"></a><span class="lineno"><a class="line" href="namespacellvm.html#a473ee30de68dbcd22e515a82f31cf656"> 8025</a></span>&#160;<a class="code" href="namespacellvm.html#a473ee30de68dbcd22e515a82f31cf656">llvm::createCleanupLocalDynamicTLSPass</a>() { <span class="keywordflow">return</span> <span class="keyword">new</span> LDTLSCleanup(); }</div><div class="line"><a name="l08026"></a><span class="lineno"> 8026</span>&#160;<span class="comment"></span></div><div class="line"><a name="l08027"></a><span class="lineno"> 8027</span>&#160;<span class="comment">/// Constants defining how certain sequences should be outlined.</span></div><div class="line"><a name="l08028"></a><span class="lineno"> 8028</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l08029"></a><span class="lineno"> 8029</span>&#160;<span class="comment">/// \p MachineOutlinerDefault implies that the function is called with a call</span></div><div class="line"><a name="l08030"></a><span class="lineno"> 8030</span>&#160;<span class="comment">/// instruction, and a return must be emitted for the outlined function frame.</span></div><div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160;<span class="comment">/// That is,</span></div><div class="line"><a name="l08033"></a><span class="lineno"> 8033</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l08034"></a><span class="lineno"> 8034</span>&#160;<span class="comment">/// I1                                 OUTLINED_FUNCTION:</span></div><div class="line"><a name="l08035"></a><span class="lineno"> 8035</span>&#160;<span class="comment">/// I2 --&gt; call OUTLINED_FUNCTION       I1</span></div><div class="line"><a name="l08036"></a><span class="lineno"> 8036</span>&#160;<span class="comment">/// I3                                  I2</span></div><div class="line"><a name="l08037"></a><span class="lineno"> 8037</span>&#160;<span class="comment">///                                     I3</span></div><div class="line"><a name="l08038"></a><span class="lineno"> 8038</span>&#160;<span class="comment">///                                     ret</span></div><div class="line"><a name="l08039"></a><span class="lineno"> 8039</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l08040"></a><span class="lineno"> 8040</span>&#160;<span class="comment">/// * Call construction overhead: 1 (call instruction)</span></div><div class="line"><a name="l08041"></a><span class="lineno"> 8041</span>&#160;<span class="comment">/// * Frame construction overhead: 1 (return instruction)</span></div><div class="line"><a name="l08042"></a><span class="lineno"> 8042</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;<span class="comment">/// \p MachineOutlinerTailCall implies that the function is being tail called.</span></div><div class="line"><a name="l08044"></a><span class="lineno"> 8044</span>&#160;<span class="comment">/// A jump is emitted instead of a call, and the return is already present in</span></div><div class="line"><a name="l08045"></a><span class="lineno"> 8045</span>&#160;<span class="comment">/// the outlined sequence. That is,</span></div><div class="line"><a name="l08046"></a><span class="lineno"> 8046</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l08047"></a><span class="lineno"> 8047</span>&#160;<span class="comment">/// I1                                 OUTLINED_FUNCTION:</span></div><div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;<span class="comment">/// I2 --&gt; jmp OUTLINED_FUNCTION       I1</span></div><div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;<span class="comment">/// ret                                I2</span></div><div class="line"><a name="l08050"></a><span class="lineno"> 8050</span>&#160;<span class="comment">///                                    ret</span></div><div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;<span class="comment">/// * Call construction overhead: 1 (jump instruction)</span></div><div class="line"><a name="l08053"></a><span class="lineno"> 8053</span>&#160;<span class="comment">/// * Frame construction overhead: 0 (don&#39;t need to return)</span></div><div class="line"><a name="l08054"></a><span class="lineno"> 8054</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l08055"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4"> 8055</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4">MachineOutlinerClass</a> {</div><div class="line"><a name="l08056"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a"> 8056</a></span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a>,</div><div class="line"><a name="l08057"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7"> 8057</a></span>&#160;  <a class="code" href="X86InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a></div><div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160;};</div><div class="line"><a name="l08059"></a><span class="lineno"> 8059</span>&#160;</div><div class="line"><a name="l08060"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#ad950ab3614fe5133202f89da02dc2220"> 8060</a></span>&#160;<a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> <a class="code" href="classllvm_1_1X86InstrInfo.html#ad950ab3614fe5133202f89da02dc2220">X86InstrInfo::getOutliningCandidateInfo</a>(</div><div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160;    std::vector&lt;outliner::Candidate&gt; &amp;RepeatedSequenceLocs)<span class="keyword"> const </span>{</div><div class="line"><a name="l08062"></a><span class="lineno"> 8062</span>&#160;  <span class="keywordtype">unsigned</span> SequenceSize =</div><div class="line"><a name="l08063"></a><span class="lineno"> 8063</span>&#160;      std::accumulate(RepeatedSequenceLocs[0].front(),</div><div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160;                      std::next(RepeatedSequenceLocs[0].back()), 0,</div><div class="line"><a name="l08065"></a><span class="lineno"> 8065</span>&#160;                      [](<span class="keywordtype">unsigned</span> Sum, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l08066"></a><span class="lineno"> 8066</span>&#160;                        <span class="comment">// FIXME: x86 doesn&#39;t implement getInstSizeInBytes, so</span></div><div class="line"><a name="l08067"></a><span class="lineno"> 8067</span>&#160;                        <span class="comment">// we can&#39;t tell the cost.  Just assume each instruction</span></div><div class="line"><a name="l08068"></a><span class="lineno"> 8068</span>&#160;                        <span class="comment">// is one byte.</span></div><div class="line"><a name="l08069"></a><span class="lineno"> 8069</span>&#160;                        <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a42020afbcac5113c831c00294a0ac37f">isDebugInstr</a>() || MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae9723ca940711fa1a09c0d53efeef5fe">isKill</a>())</div><div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;                          <span class="keywordflow">return</span> Sum;</div><div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160;                        <span class="keywordflow">return</span> Sum + 1;</div><div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;                      });</div><div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;</div><div class="line"><a name="l08074"></a><span class="lineno"> 8074</span>&#160;  <span class="comment">// FIXME: Use real size in bytes for call and ret instructions.</span></div><div class="line"><a name="l08075"></a><span class="lineno"> 8075</span>&#160;  <span class="keywordflow">if</span> (RepeatedSequenceLocs[0].back()-&gt;isTerminator()) {</div><div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> : RepeatedSequenceLocs)</div><div class="line"><a name="l08077"></a><span class="lineno"> 8077</span>&#160;      <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>.setCallInfo(<a class="code" href="X86InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a>, 1);</div><div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;</div><div class="line"><a name="l08079"></a><span class="lineno"> 8079</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a>(RepeatedSequenceLocs, SequenceSize,</div><div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160;                                      0, <span class="comment">// Number of bytes to emit frame.</span></div><div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;                                      <a class="code" href="X86InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a> <span class="comment">// Type of frame.</span></div><div class="line"><a name="l08082"></a><span class="lineno"> 8082</span>&#160;    );</div><div class="line"><a name="l08083"></a><span class="lineno"> 8083</span>&#160;  }</div><div class="line"><a name="l08084"></a><span class="lineno"> 8084</span>&#160;</div><div class="line"><a name="l08085"></a><span class="lineno"> 8085</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> : RepeatedSequenceLocs)</div><div class="line"><a name="l08086"></a><span class="lineno"> 8086</span>&#160;    <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>.setCallInfo(<a class="code" href="X86InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a>, 1);</div><div class="line"><a name="l08087"></a><span class="lineno"> 8087</span>&#160;</div><div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a>(RepeatedSequenceLocs, SequenceSize, 1,</div><div class="line"><a name="l08089"></a><span class="lineno"> 8089</span>&#160;                                    <a class="code" href="X86InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a>);</div><div class="line"><a name="l08090"></a><span class="lineno"> 8090</span>&#160;}</div><div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;</div><div class="line"><a name="l08092"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a377e3edcd6fff2b8154c0b78e64f09e7"> 8092</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#a377e3edcd6fff2b8154c0b78e64f09e7">X86InstrInfo::isFunctionSafeToOutlineFrom</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;                                           <span class="keywordtype">bool</span> OutlineFromLinkOnceODRs)<span class="keyword"> const </span>{</div><div class="line"><a name="l08094"></a><span class="lineno"> 8094</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l08095"></a><span class="lineno"> 8095</span>&#160;</div><div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;  <span class="comment">// Does the function use a red zone? If it does, then we can&#39;t risk messing</span></div><div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;  <span class="comment">// with the stack.</span></div><div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;  <span class="keywordflow">if</span> (Subtarget.getFrameLowering()-&gt;has128ByteRedZone(MF)) {</div><div class="line"><a name="l08099"></a><span class="lineno"> 8099</span>&#160;    <span class="comment">// It could have a red zone. If it does, then we don&#39;t want to touch it.</span></div><div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86MachineFunctionInfo.html">X86MachineFunctionInfo</a> *X86FI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1X86MachineFunctionInfo.html">X86MachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l08101"></a><span class="lineno"> 8101</span>&#160;    <span class="keywordflow">if</span> (!X86FI || X86FI-&gt;<a class="code" href="classllvm_1_1X86MachineFunctionInfo.html#af2f0359e40743109c0db7eeebf23c2e9">getUsesRedZone</a>())</div><div class="line"><a name="l08102"></a><span class="lineno"> 8102</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;  }</div><div class="line"><a name="l08104"></a><span class="lineno"> 8104</span>&#160;</div><div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;  <span class="comment">// If we *don&#39;t* want to outline from things that could potentially be deduped</span></div><div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;  <span class="comment">// then return false.</span></div><div class="line"><a name="l08107"></a><span class="lineno"> 8107</span>&#160;  <span class="keywordflow">if</span> (!OutlineFromLinkOnceODRs &amp;&amp; F.<a class="code" href="classllvm_1_1GlobalValue.html#ae28d149d03a6ae88267f649bc1dbe42c">hasLinkOnceODRLinkage</a>())</div><div class="line"><a name="l08108"></a><span class="lineno"> 8108</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160;</div><div class="line"><a name="l08110"></a><span class="lineno"> 8110</span>&#160;  <span class="comment">// This function is viable for outlining, so return true.</span></div><div class="line"><a name="l08111"></a><span class="lineno"> 8111</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08112"></a><span class="lineno"> 8112</span>&#160;}</div><div class="line"><a name="l08113"></a><span class="lineno"> 8113</span>&#160;</div><div class="line"><a name="l08114"></a><span class="lineno"> 8114</span>&#160;<a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a></div><div class="line"><a name="l08115"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#aeaf2a63cb45a1dc4b5c788e057354ffa"> 8115</a></span>&#160;<a class="code" href="classllvm_1_1X86InstrInfo.html#aeaf2a63cb45a1dc4b5c788e057354ffa">X86InstrInfo::getOutliningType</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MIT,  <span class="keywordtype">unsigned</span> Flags)<span class="keyword"> const </span>{</div><div class="line"><a name="l08116"></a><span class="lineno"> 8116</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI = *MIT;</div><div class="line"><a name="l08117"></a><span class="lineno"> 8117</span>&#160;  <span class="comment">// Don&#39;t allow debug values to impact outlining type.</span></div><div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a42020afbcac5113c831c00294a0ac37f">isDebugInstr</a>() || MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae4c4f9c9cf73f1c869a1c0eae73c150f">isIndirectDebugValue</a>())</div><div class="line"><a name="l08119"></a><span class="lineno"> 8119</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52add798e74afcdf046a9a39e477261ab0e">outliner::InstrType::Invisible</a>;</div><div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;</div><div class="line"><a name="l08121"></a><span class="lineno"> 8121</span>&#160;  <span class="comment">// At this point, KILL instructions don&#39;t really tell us much so we can go</span></div><div class="line"><a name="l08122"></a><span class="lineno"> 8122</span>&#160;  <span class="comment">// ahead and skip over them.</span></div><div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae9723ca940711fa1a09c0d53efeef5fe">isKill</a>())</div><div class="line"><a name="l08124"></a><span class="lineno"> 8124</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52add798e74afcdf046a9a39e477261ab0e">outliner::InstrType::Invisible</a>;</div><div class="line"><a name="l08125"></a><span class="lineno"> 8125</span>&#160;</div><div class="line"><a name="l08126"></a><span class="lineno"> 8126</span>&#160;  <span class="comment">// Is this a tail call? If yes, we can outline as a tail call.</span></div><div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;  <span class="keywordflow">if</span> (isTailCall(MI))</div><div class="line"><a name="l08128"></a><span class="lineno"> 8128</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1LegalizeActions.html#a834a0e3032e20fe88a0c931e8f246654a167074ba3b742859ff5dbe464381e107">outliner::InstrType::Legal</a>;</div><div class="line"><a name="l08129"></a><span class="lineno"> 8129</span>&#160;</div><div class="line"><a name="l08130"></a><span class="lineno"> 8130</span>&#160;  <span class="comment">// Is this the terminator of a basic block?</span></div><div class="line"><a name="l08131"></a><span class="lineno"> 8131</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">isTerminator</a>() || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a04af1d639a21e7ef4357facd283b42c4">isReturn</a>()) {</div><div class="line"><a name="l08132"></a><span class="lineno"> 8132</span>&#160;</div><div class="line"><a name="l08133"></a><span class="lineno"> 8133</span>&#160;    <span class="comment">// Does its parent have any successors in its MachineFunction?</span></div><div class="line"><a name="l08134"></a><span class="lineno"> 8134</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#aa8d1d8d88835b75b05b14ab774785e8a">succ_empty</a>())</div><div class="line"><a name="l08135"></a><span class="lineno"> 8135</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1LegalizeActions.html#a834a0e3032e20fe88a0c931e8f246654a167074ba3b742859ff5dbe464381e107">outliner::InstrType::Legal</a>;</div><div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;</div><div class="line"><a name="l08137"></a><span class="lineno"> 8137</span>&#160;    <span class="comment">// It does, so we can&#39;t tail call it.</span></div><div class="line"><a name="l08138"></a><span class="lineno"> 8138</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div><div class="line"><a name="l08139"></a><span class="lineno"> 8139</span>&#160;  }</div><div class="line"><a name="l08140"></a><span class="lineno"> 8140</span>&#160;</div><div class="line"><a name="l08141"></a><span class="lineno"> 8141</span>&#160;  <span class="comment">// Don&#39;t outline anything that modifies or reads from the stack pointer.</span></div><div class="line"><a name="l08142"></a><span class="lineno"> 8142</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l08143"></a><span class="lineno"> 8143</span>&#160;  <span class="comment">// FIXME: There are instructions which are being manually built without</span></div><div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160;  <span class="comment">// explicit uses/defs so we also have to check the MCInstrDesc. We should be</span></div><div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;  <span class="comment">// able to remove the extra checks once those are fixed up. For example,</span></div><div class="line"><a name="l08146"></a><span class="lineno"> 8146</span>&#160;  <span class="comment">// sometimes we might get something like %rax = POP64r 1. This won&#39;t be</span></div><div class="line"><a name="l08147"></a><span class="lineno"> 8147</span>&#160;  <span class="comment">// caught by modifiesRegister or readsRegister even though the instruction</span></div><div class="line"><a name="l08148"></a><span class="lineno"> 8148</span>&#160;  <span class="comment">// really ought to be formed so that modifiesRegister/readsRegister would</span></div><div class="line"><a name="l08149"></a><span class="lineno"> 8149</span>&#160;  <span class="comment">// catch it.</span></div><div class="line"><a name="l08150"></a><span class="lineno"> 8150</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">modifiesRegister</a>(X86::RSP, &amp;RI) || MI.<a class="code" href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">readsRegister</a>(X86::RSP, &amp;RI) ||</div><div class="line"><a name="l08151"></a><span class="lineno"> 8151</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a45b3cd845b81eba9c9b23954ffbb4fc6">hasImplicitUseOfPhysReg</a>(X86::RSP) ||</div><div class="line"><a name="l08152"></a><span class="lineno"> 8152</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a96d9c65c7113be8047049ebfab18eea5">hasImplicitDefOfPhysReg</a>(X86::RSP))</div><div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div><div class="line"><a name="l08154"></a><span class="lineno"> 8154</span>&#160;</div><div class="line"><a name="l08155"></a><span class="lineno"> 8155</span>&#160;  <span class="comment">// Outlined calls change the instruction pointer, so don&#39;t read from it.</span></div><div class="line"><a name="l08156"></a><span class="lineno"> 8156</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">readsRegister</a>(X86::RIP, &amp;RI) ||</div><div class="line"><a name="l08157"></a><span class="lineno"> 8157</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a45b3cd845b81eba9c9b23954ffbb4fc6">hasImplicitUseOfPhysReg</a>(X86::RIP) ||</div><div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a96d9c65c7113be8047049ebfab18eea5">hasImplicitDefOfPhysReg</a>(X86::RIP))</div><div class="line"><a name="l08159"></a><span class="lineno"> 8159</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div><div class="line"><a name="l08160"></a><span class="lineno"> 8160</span>&#160;</div><div class="line"><a name="l08161"></a><span class="lineno"> 8161</span>&#160;  <span class="comment">// Positions can&#39;t safely be outlined.</span></div><div class="line"><a name="l08162"></a><span class="lineno"> 8162</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0caab77831c0ee52b93185bcf64d180a">isPosition</a>())</div><div class="line"><a name="l08163"></a><span class="lineno"> 8163</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div><div class="line"><a name="l08164"></a><span class="lineno"> 8164</span>&#160;</div><div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;  <span class="comment">// Make sure none of the operands of this instruction do anything tricky.</span></div><div class="line"><a name="l08166"></a><span class="lineno"> 8166</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MOP : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>())</div><div class="line"><a name="l08167"></a><span class="lineno"> 8167</span>&#160;    <span class="keywordflow">if</span> (MOP.isCPI() || MOP.isJTI() || MOP.isCFIIndex() || MOP.isFI() ||</div><div class="line"><a name="l08168"></a><span class="lineno"> 8168</span>&#160;        MOP.isTargetIndex())</div><div class="line"><a name="l08169"></a><span class="lineno"> 8169</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div><div class="line"><a name="l08170"></a><span class="lineno"> 8170</span>&#160;</div><div class="line"><a name="l08171"></a><span class="lineno"> 8171</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1LegalizeActions.html#a834a0e3032e20fe88a0c931e8f246654a167074ba3b742859ff5dbe464381e107">outliner::InstrType::Legal</a>;</div><div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;}</div><div class="line"><a name="l08173"></a><span class="lineno"> 8173</span>&#160;</div><div class="line"><a name="l08174"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#aecce6c4ade64d8c1cda4d66a35f74aa4"> 8174</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86InstrInfo.html#aecce6c4ade64d8c1cda4d66a35f74aa4">X86InstrInfo::buildOutlinedFrame</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l08175"></a><span class="lineno"> 8175</span>&#160;                                          <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l08176"></a><span class="lineno"> 8176</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;OF)<span class="keyword"></span></div><div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;<span class="keyword">                                          const </span>{</div><div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160;  <span class="comment">// If we&#39;re a tail call, we already have a return, so don&#39;t do anything.</span></div><div class="line"><a name="l08179"></a><span class="lineno"> 8179</span>&#160;  <span class="keywordflow">if</span> (OF.<a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html#a83ee605247fd32b2a6981444fd996825">FrameConstructionID</a> == <a class="code" href="X86InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a>)</div><div class="line"><a name="l08180"></a><span class="lineno"> 8180</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;</div><div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;  <span class="comment">// We&#39;re a normal call, so our sequence doesn&#39;t have a return instruction.</span></div><div class="line"><a name="l08183"></a><span class="lineno"> 8183</span>&#160;  <span class="comment">// Add it in.</span></div><div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *retq = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(X86::RETQ));</div><div class="line"><a name="l08185"></a><span class="lineno"> 8185</span>&#160;  MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), retq);</div><div class="line"><a name="l08186"></a><span class="lineno"> 8186</span>&#160;}</div><div class="line"><a name="l08187"></a><span class="lineno"> 8187</span>&#160;</div><div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div><div class="line"><a name="l08189"></a><span class="lineno"><a class="line" href="classllvm_1_1X86InstrInfo.html#a572252cd0c7aa3beaa6fe0b1527ce18a"> 8189</a></span>&#160;<a class="code" href="classllvm_1_1X86InstrInfo.html#a572252cd0c7aa3beaa6fe0b1527ce18a">X86InstrInfo::insertOutlinedCall</a>(<a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l08190"></a><span class="lineno"> 8190</span>&#160;                                 <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;It,</div><div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160;                                 <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l08193"></a><span class="lineno"> 8193</span>&#160;  <span class="comment">// Is it a tail call?</span></div><div class="line"><a name="l08194"></a><span class="lineno"> 8194</span>&#160;  <span class="keywordflow">if</span> (C.<a class="code" href="structllvm_1_1outliner_1_1Candidate.html#ac80f5b2407fd390f2f8328e658bc6ae6">CallConstructionID</a> == <a class="code" href="X86InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a>) {</div><div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;    <span class="comment">// Yes, just insert a JMP.</span></div><div class="line"><a name="l08196"></a><span class="lineno"> 8196</span>&#160;    It = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(It,</div><div class="line"><a name="l08197"></a><span class="lineno"> 8197</span>&#160;                  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(X86::TAILJMPd64))</div><div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;                      .addGlobalAddress(M.<a class="code" href="classllvm_1_1Module.html#ab1e6423b61f37584900fbdcadeedafb6">getNamedValue</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">getName</a>())));</div><div class="line"><a name="l08199"></a><span class="lineno"> 8199</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l08200"></a><span class="lineno"> 8200</span>&#160;    <span class="comment">// No, insert a call.</span></div><div class="line"><a name="l08201"></a><span class="lineno"> 8201</span>&#160;    It = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(It,</div><div class="line"><a name="l08202"></a><span class="lineno"> 8202</span>&#160;                  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <span class="keyword">get</span>(X86::CALL64pcrel32))</div><div class="line"><a name="l08203"></a><span class="lineno"> 8203</span>&#160;                      .addGlobalAddress(M.<a class="code" href="classllvm_1_1Module.html#ab1e6423b61f37584900fbdcadeedafb6">getNamedValue</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">getName</a>())));</div><div class="line"><a name="l08204"></a><span class="lineno"> 8204</span>&#160;  }</div><div class="line"><a name="l08205"></a><span class="lineno"> 8205</span>&#160;</div><div class="line"><a name="l08206"></a><span class="lineno"> 8206</span>&#160;  <span class="keywordflow">return</span> It;</div><div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;}</div><div class="line"><a name="l08208"></a><span class="lineno"> 8208</span>&#160;</div><div class="line"><a name="l08209"></a><span class="lineno"><a class="line" href="X86InstrInfo_8cpp.html#ae7cacd3c36ea1b8c5eb3fd95f8c35cca"> 8209</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HELPERS</span></div><div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;<span class="preprocessor">#include &quot;X86GenInstrInfo.inc&quot;</span></div><div class="ttc" id="classllvm_1_1MachineOperand_html_ab06dda088d3c7686f7dfcdb2b96323f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab06dda088d3c7686f7dfcdb2b96323f5">llvm::MachineOperand::getTargetFlags</a></div><div class="ttdeci">unsigned getTargetFlags() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00219">MachineOperand.h:219</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_ad53602fc659b337387df05d2f8f0aac5"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#ad53602fc659b337387df05d2f8f0aac5">llvm::X86Subtarget::hasAVX</a></div><div class="ttdeci">bool hasAVX() const</div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00590">X86Subtarget.h:590</a></div></div>
<div class="ttc" id="classllvm_1_1DIExpression_html_a272fe723d8c234f2137d34621a5cef78"><div class="ttname"><a href="classllvm_1_1DIExpression.html#a272fe723d8c234f2137d34621a5cef78">llvm::DIExpression::appendOffset</a></div><div class="ttdeci">static void appendOffset(SmallVectorImpl&lt; uint64_t &gt; &amp;Ops, int64_t Offset)</div><div class="ttdoc">Append Ops with operations to apply the Offset. </div><div class="ttdef"><b>Definition:</b> <a href="DebugInfoMetadata_8cpp_source.html#l00985">DebugInfoMetadata.cpp:985</a></div></div>
<div class="ttc" id="structllvm_1_1DestSourcePair_html"><div class="ttname"><a href="structllvm_1_1DestSourcePair.html">llvm::DestSourcePair</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00069">TargetInstrInfo.h:69</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a"><div class="ttname"><a href="X86InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l08056">X86InstrInfo.cpp:8056</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a7a959656e31b78bcf94a20794b1a7aaa"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a7a959656e31b78bcf94a20794b1a7aaa">llvm::MachineInstrBuilder::setMemRefs</a></div><div class="ttdeci">const MachineInstrBuilder &amp; setMemRefs(ArrayRef&lt; MachineMemOperand *&gt; MMOs) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00199">MachineInstrBuilder.h:199</a></div></div>
<div class="ttc" id="structllvm_1_1X86MemoryFoldTableEntry_html_a9d84858a47c7460767f26533da32103c"><div class="ttname"><a href="structllvm_1_1X86MemoryFoldTableEntry.html#a9d84858a47c7460767f26533da32103c">llvm::X86MemoryFoldTableEntry::DstOp</a></div><div class="ttdeci">uint16_t DstOp</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFoldTables_8h_source.html#l00070">X86InstrFoldTables.h:70</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eade1f36af81eae7e7b5b333d77de5feeb"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade1f36af81eae7e7b5b333d77de5feeb">llvm::X86::COND_NO</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00077">X86BaseInfo.h:77</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a585e2c88cc5436a4b5230fa451eb0fd6"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a585e2c88cc5436a4b5230fa451eb0fd6">llvm::X86Subtarget::is64Bit</a></div><div class="ttdeci">bool is64Bit() const</div><div class="ttdoc">Is this x86_64? (disregarding specific ABI / programming model) </div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00551">X86Subtarget.h:551</a></div></div>
<div class="ttc" id="Sequence_8h_html"><div class="ttname"><a href="Sequence_8h.html">Sequence.h</a></div><div class="ttdoc">This routine provides some synthesis utilities to produce sequences of values. </div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a1ac8d27532cfd1d1f032ecbff2ba3611"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00215">MachineInstrBuilder.h:215</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmInfo_html_ac158349781823fe8ff9e02d3a3533d55"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html#ac158349781823fe8ff9e02d3a3533d55">llvm::MCAsmInfo::usesWindowsCFI</a></div><div class="ttdeci">bool usesWindowsCFI() const</div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00616">MCAsmInfo.h:616</a></div></div>
<div class="ttc" id="classllvm_1_1MachineConstantPool_html"><div class="ttname"><a href="classllvm_1_1MachineConstantPool.html">llvm::MachineConstantPool</a></div><div class="ttdoc">The MachineConstantPool class keeps track of constants referenced by a function which must be spilled...</div><div class="ttdef"><b>Definition:</b> <a href="MachineConstantPool_8h_source.html#l00120">MachineConstantPool.h:120</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a4170f830cdef2554d08ad92494a828fc"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a4170f830cdef2554d08ad92494a828fc">NoFusing</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; NoFusing(&quot;disable-spill-fusing&quot;, cl::desc(&quot;Disable fusing of spill code into instructions&quot;), cl::Hidden)</div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_aeef87ce6112e411c3727f892533dc132"><div class="ttname"><a href="X86InstrInfo_8cpp.html#aeef87ce6112e411c3727f892533dc132">Expand2AddrKreg</a></div><div class="ttdeci">static bool Expand2AddrKreg(MachineInstrBuilder &amp;MIB, const MCInstrDesc &amp;Desc, unsigned Reg)</div><div class="ttdoc">Expand a single-def pseudo instruction to a two-addr instruction with two k0 reads. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03896">X86InstrInfo.cpp:3896</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a411b83001c7fb0aa941c0f6daef18f05"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a411b83001c7fb0aa941c0f6daef18f05">llvm::X86InstrInfo::canMakeTailCallConditional</a></div><div class="ttdeci">bool canMakeTailCallConditional(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, const MachineInstr &amp;TailCall) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02407">X86InstrInfo.cpp:2407</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a046c2cc3b6b3727154f2a6b4ac8e057b"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a046c2cc3b6b3727154f2a6b4ac8e057b">llvm::X86InstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, int CmpValue, const MachineRegisterInfo *MRI) const override</div><div class="ttdoc">optimizeCompareInstr - Check if there exists an earlier instruction that operates on the same source ...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03550">X86InstrInfo.cpp:3550</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_acb145f988329d1d621f73abcafea21d8"><div class="ttname"><a href="classllvm_1_1Type.html#acb145f988329d1d621f73abcafea21d8">llvm::Type::getDoubleTy</a></div><div class="ttdeci">static Type * getDoubleTy(LLVMContext &amp;C)</div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00169">Type.cpp:169</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_aebdbc4870afe5ec3f03acd91e0ce4aa8"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#aebdbc4870afe5ec3f03acd91e0ce4aa8">llvm::X86InstrInfo::getExecutionDomainCustom</a></div><div class="ttdeci">uint16_t getExecutionDomainCustom(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06589">X86InstrInfo.cpp:6589</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6808b0f3ed9cfc2673de84764c7cb0a6"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6808b0f3ed9cfc2673de84764c7cb0a6">llvm::MachineRegisterInfo::use_nodbg_empty</a></div><div class="ttdeci">bool use_nodbg_empty(unsigned RegNo) const</div><div class="ttdoc">use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00559">MachineRegisterInfo.h:559</a></div></div>
<div class="ttc" id="namespacellvm_html_aef7d1d4e572a0dc06c96c74a70e0a5b4"><div class="ttname"><a href="namespacellvm.html#aef7d1d4e572a0dc06c96c74a70e0a5b4">llvm::lookupUnfoldTable</a></div><div class="ttdeci">const X86MemoryFoldTableEntry * lookupUnfoldTable(unsigned MemOp)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFoldTables_8cpp_source.html#l05666">X86InstrFoldTables.cpp:5666</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html"><div class="ttname"><a href="classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00046">LiveVariables.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a30e7d619f3195fd890116da8b3ed6bab"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">llvm::MachineInstr::isCall</a></div><div class="ttdeci">bool isCall(QueryType Type=AnyInBundle) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00682">MachineInstr.h:682</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a5672648caffe7e1c3a2a5037b1ddfc0d"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a5672648caffe7e1c3a2a5037b1ddfc0d">regIsPICBase</a></div><div class="ttdeci">static bool regIsPICBase(unsigned BaseReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Return true if register is PIC base; i.e.g defined by X86::MOVPC32r. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00466">X86InstrInfo.cpp:466</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a979659ec464cee64a84df219494fc2ea"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a979659ec464cee64a84df219494fc2ea">IsDead</a></div><div class="ttdeci">bool IsDead</div><div class="ttdef"><b>Definition:</b> <a href="SILowerControlFlow_8cpp_source.html#l00138">SILowerControlFlow.cpp:138</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a5ba48cabad5945f96c69984f907e4fa0"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a5ba48cabad5945f96c69984f907e4fa0">llvm::X86InstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l04073">X86InstrInfo.cpp:4073</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__node__with__parent_html_a26708685cc8b94fe3d7092ee080dbb34"><div class="ttname"><a href="classllvm_1_1ilist__node__with__parent.html#a26708685cc8b94fe3d7092ee080dbb34">llvm::ilist_node_with_parent::getNextNode</a></div><div class="ttdeci">NodeTy * getNextNode()</div><div class="ttdoc">Get the next node, or nullptr for the list tail. </div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00288">ilist_node.h:288</a></div></div>
<div class="ttc" id="namespacellvm_html_aa5bbb47ecb2be0bf50b8cafb94dee081"><div class="ttname"><a href="namespacellvm.html#aa5bbb47ecb2be0bf50b8cafb94dee081">llvm::getRegState</a></div><div class="ttdeci">unsigned getRegState(const MachineOperand &amp;RegOp)</div><div class="ttdoc">Get all register state flags from machine operand RegOp. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00496">MachineInstrBuilder.h:496</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab05719438bdf4b46871e5ecd9730caeb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">llvm::MachineInstr::getMF</a></div><div class="ttdeci">const MachineFunction * getMF() const</div><div class="ttdoc">Return the function that contains the basic block that this instruction belongs to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00655">MachineInstr.cpp:655</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a9060597792bcc37f29996e35ac42acf6"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a9060597792bcc37f29996e35ac42acf6">llvm::X86Subtarget::hasSSE41</a></div><div class="ttdeci">bool hasSSE41() const</div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00588">X86Subtarget.h:588</a></div></div>
<div class="ttc" id="namespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler. </div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetMachine_html"><div class="ttname"><a href="classllvm_1_1X86TargetMachine.html">llvm::X86TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="X86TargetMachine_8h_source.html#l00030">X86TargetMachine.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ab54b3f7d3fa59aeeb9c5c46e44ee0163"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ab54b3f7d3fa59aeeb9c5c46e44ee0163">llvm::X86InstrInfo::setExecutionDomainCustom</a></div><div class="ttdeci">bool setExecutionDomainCustom(MachineInstr &amp;MI, unsigned Domain) const</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06687">X86InstrInfo.cpp:6687</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">llvm::CodeModel::Small</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00028">CodeGen.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsII_html_ab0cf5f5ed4db649fc89a1b41f8b5771fa90d21f29c16296571a24bef17adc20d6"><div class="ttname"><a href="namespacellvm_1_1MipsII.html#ab0cf5f5ed4db649fc89a1b41f8b5771fa90d21f29c16296571a24bef17adc20d6">llvm::MipsII::MO_TLSLDM</a></div><div class="ttdoc">MO_TLSLDM - Represents the offset into the global offset table at which. </div><div class="ttdef"><b>Definition:</b> <a href="MipsBaseInfo_8h_source.html#l00063">MipsBaseInfo.h:63</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a86c845e0c20ff3050cc964d56125c3f5"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a86c845e0c20ff3050cc964d56125c3f5">CopyToFromAsymmetricReg</a></div><div class="ttdeci">static unsigned CopyToFromAsymmetricReg(unsigned DestReg, unsigned SrcReg, const X86Subtarget &amp;Subtarget)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02889">X86InstrInfo.cpp:2889</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a954d49c8741a7d74c34288593f9bd164"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a954d49c8741a7d74c34288593f9bd164">llvm::X86InstrInfo::isUnconditionalTailCall</a></div><div class="ttdeci">bool isUnconditionalTailCall(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02393">X86InstrInfo.cpp:2393</a></div></div>
<div class="ttc" id="DerivedTypes_8h_html"><div class="ttname"><a href="DerivedTypes_8h.html">DerivedTypes.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module. ...</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00066">Module.h:66</a></div></div>
<div class="ttc" id="structllvm_1_1X86InstrFMA3Group_html"><div class="ttname"><a href="structllvm_1_1X86InstrFMA3Group.html">llvm::X86InstrFMA3Group</a></div><div class="ttdoc">This class is used to group {132, 213, 231} forms of FMA opcodes together. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFMA3Info_8h_source.html#l00028">X86InstrFMA3Info.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a9d0e9be1df5eea2fce3507a03ec42c79"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a9d0e9be1df5eea2fce3507a03ec42c79">llvm::X86InstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l05993">X86InstrInfo.cpp:5993</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a1c455e007178a24dfb18ac0e200ea02c"><div class="ttname"><a href="classllvm_1_1Function.html#a1c455e007178a24dfb18ac0e200ea02c">llvm::Function::hasOptSize</a></div><div class="ttdeci">bool hasOptSize() const</div><div class="ttdoc">Optimize this function for size (-Os) or minimum size (-Oz). </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00633">Function.h:633</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a0bfa33e5861d2bf5088c682b1ee1da85"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a0bfa33e5861d2bf5088c682b1ee1da85">llvm::X86II::MO_TLSLD</a></div><div class="ttdoc">MO_TLSLD - On a symbol operand this indicates that the immediate is the offset of the GOT entry with ...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00428">X86BaseInfo.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a8c8b632d74a4d458f9a1a95efa691dbd"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a8c8b632d74a4d458f9a1a95efa691dbd">llvm::MCInstrDesc::isCommutable</a></div><div class="ttdeci">bool isCommutable() const</div><div class="ttdoc">Return true if this may be a 2- or 3-address instruction (of the form &quot;X = op Y, Z, ...&quot;), which produces the same result if Y and Z are exchanged. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00479">MCInstrDesc.h:479</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eade92e2f17ca0acdd1ffa23d01df381df">llvm::X86::COND_A</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00083">X86BaseInfo.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_ab69e2cd15cb4ac3f0262a15fdd65befa"><div class="ttname"><a href="X86InstrInfo_8cpp.html#ab69e2cd15cb4ac3f0262a15fdd65befa">expandXorFP</a></div><div class="ttdeci">static bool expandXorFP(MachineInstrBuilder &amp;MIB, const TargetInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l04000">X86InstrInfo.cpp:4000</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a75edcbd216129f693a5e2765b457f4c5"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a75edcbd216129f693a5e2765b457f4c5">llvm::X86II::MO_TLVP_PIC_BASE</a></div><div class="ttdoc">MO_TLVP_PIC_BASE - On a symbol operand this indicates that the immediate is some TLS offset from the ...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00514">X86BaseInfo.h:514</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a58dc840fc84420b7f0b773794b8101c1"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a58dc840fc84420b7f0b773794b8101c1">llvm::SmallVectorTemplateCommon&lt; T &gt;::front</a></div><div class="ttdeci">reference front()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00157">SmallVector.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a2d2ea6e61626afee21fc7752c9affa05"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a2d2ea6e61626afee21fc7752c9affa05">llvm::X86InstrInfo::areLoadsFromSameBasePtr</a></div><div class="ttdeci">bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) const override</div><div class="ttdoc">areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to determine if two loads are lo...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l05746">X86InstrInfo.cpp:5746</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a87849514193302b75f50a8092f94b98a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00123">TargetSubtargetInfo.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a77c5541c3a77bc35d9c6a49ab7faf97d"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a77c5541c3a77bc35d9c6a49ab7faf97d">llvm::X86Subtarget::getInstrInfo</a></div><div class="ttdeci">const X86InstrInfo * getInstrInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00510">X86Subtarget.h:510</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00132">X86InstrInfo.h:132</a></div></div>
<div class="ttc" id="namespacellvm_html_ad48033c875e77582c2c5c491d598f88a"><div class="ttname"><a href="namespacellvm.html#ad48033c875e77582c2c5c491d598f88a">llvm::lookupFoldTable</a></div><div class="ttdeci">const X86MemoryFoldTableEntry * lookupFoldTable(unsigned RegOp, unsigned OpNum)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFoldTables_8cpp_source.html#l05585">X86InstrFoldTables.cpp:5585</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ac0a534d63ac5c5b87f36acdade953fbe"><div class="ttname"><a href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">llvm::SDNode::getValueType</a></div><div class="ttdeci">EVT getValueType(unsigned ResNo) const</div><div class="ttdoc">Return the type of a specified result. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01001">SelectionDAGNodes.h:1001</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_aff28d9a4811f627c5254a305f36b55cd"><div class="ttname"><a href="namespacellvm_1_1X86.html#aff28d9a4811f627c5254a305f36b55cd">llvm::X86::getCondFromCMov</a></div><div class="ttdeci">CondCode getCondFromCMov(const MachineInstr &amp;MI)</div><div class="ttdoc">Return condition code of a CMov opcode. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02205">X86InstrInfo.cpp:2205</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae8ff2acea4fe63e48e8fc6cf0620ff78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00400">MachineInstr.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a2c4217328c851adecdf240e4cb156d68"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a2c4217328c851adecdf240e4cb156d68">llvm::X86Subtarget::getFrameLowering</a></div><div class="ttdeci">const X86FrameLowering * getFrameLowering() const override</div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00512">X86Subtarget.h:512</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsII_html_ab0cf5f5ed4db649fc89a1b41f8b5771fac6c8fd74637cf047e18f442117c554e4"><div class="ttname"><a href="namespacellvm_1_1MipsII.html#ab0cf5f5ed4db649fc89a1b41f8b5771fac6c8fd74637cf047e18f442117c554e4">llvm::MipsII::MO_TLSGD</a></div><div class="ttdoc">MO_TLSGD - Represents the offset into the global offset table at which. </div><div class="ttdef"><b>Definition:</b> <a href="MipsBaseInfo_8h_source.html#l00058">MipsBaseInfo.h:58</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_aa18acf2d969ea2ba0f74e9a8d4295b73"><div class="ttname"><a href="X86InstrInfo_8cpp.html#aa18acf2d969ea2ba0f74e9a8d4295b73">isFrameStoreOpcode</a></div><div class="ttdeci">static bool isFrameStoreOpcode(int Opcode, unsigned &amp;MemBytes)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00304">X86InstrInfo.cpp:304</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_aec70b28b64b3aa57dc8cc1820113bc15"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#aec70b28b64b3aa57dc8cc1820113bc15">llvm::X86InstrInfo::isHighLatencyDef</a></div><div class="ttdeci">bool isHighLatencyDef(int opc) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06915">X86InstrInfo.cpp:6915</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a6368ef2530729128fc2510ed5a2c3f04"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a6368ef2530729128fc2510ed5a2c3f04">llvm::X86InstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00396">X86InstrInfo.cpp:396</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00363">MachineOperand.h:363</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a6034cfb230c4698caa60bdc3a9bf209b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6034cfb230c4698caa60bdc3a9bf209b">llvm::TargetInstrInfo::hasReassociableOperands</a></div><div class="ttdeci">virtual bool hasReassociableOperands(const MachineInstr &amp;Inst, const MachineBasicBlock *MBB) const</div><div class="ttdoc">Return true when  Inst has reassociable operands in the same  MBB. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00668">TargetInstrInfo.cpp:668</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a6a81c1cc06a00a0096d839032b5984e9"><div class="ttname"><a href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">llvm::EVT::getSimpleVT</a></div><div class="ttdeci">MVT getSimpleVT() const</div><div class="ttdoc">Return the SimpleValueType held in the specified simple EVT. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00255">ValueTypes.h:255</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_af94193776566ea8e90fc662cb038b0a1"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#af94193776566ea8e90fc662cb038b0a1">llvm::X86InstrInfo::getPartialRegUpdateClearance</a></div><div class="ttdeci">unsigned getPartialRegUpdateClearance(const MachineInstr &amp;MI, unsigned OpNum, const TargetRegisterInfo *TRI) const override</div><div class="ttdoc">Inform the BreakFalseDeps pass how many idle instructions we would like before a partial register upd...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l04336">X86InstrInfo.cpp:4336</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a2b224b59ee2bd22bdfb5fbbd74c4f773"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a2b224b59ee2bd22bdfb5fbbd74c4f773">llvm::MachineInstr::isPredicable</a></div><div class="ttdeci">bool isPredicable(QueryType Type=AllInBundle) const</div><div class="ttdoc">Return true if this instruction has a predicate operand that controls execution. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00736">MachineInstr.h:736</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05ad92f160316221fd4090520bb2b3cefc5"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ad92f160316221fd4090520bb2b3cefc5">llvm::CmpInst::ICMP_ULE</a></div><div class="ttdoc">unsigned less or equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00758">InstrTypes.h:758</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3ddd708642d60c1661992ff8ba1b215d"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">llvm::MachineBasicBlock::succ_end</a></div><div class="ttdeci">succ_iterator succ_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00282">MachineBasicBlock.h:282</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a91d86a4753c8bd7624e01bf565d87f8e"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a91d86a4753c8bd7624e01bf565d87f8e">llvm::CmpInst::ICMP_ULT</a></div><div class="ttdoc">unsigned less than </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00757">InstrTypes.h:757</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691"><div class="ttname"><a href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">llvm::X86::AddrNumOperands</a></div><div class="ttdoc">AddrNumOperands - Total number of operands in a memory reference. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00041">X86BaseInfo.h:41</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_ae0fbc33aeabead735b7c93aec41638f7"><div class="ttname"><a href="X86InstrInfo_8cpp.html#ae0fbc33aeabead735b7c93aec41638f7">ReMatPICStubLoad</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; ReMatPICStubLoad(&quot;remat-pic-stub-load&quot;, cl::desc(&quot;Re-materialize load from stub in PIC mode&quot;), cl::init(false), cl::Hidden)</div></div>
<div class="ttc" id="namespacellvm_1_1SPII_html_abc7720a71ecbcab71e6d57d909041c24a36b3dd3b84fde3f8494a9b18af131856"><div class="ttname"><a href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a36b3dd3b84fde3f8494a9b18af131856">llvm::SPII::Store</a></div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00033">SparcInstrInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a326bee0a4a424cef21c1cf8adb8b8dd8"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a326bee0a4a424cef21c1cf8adb8b8dd8">llvm::CmpInst::FCMP_OLT</a></div><div class="ttdoc">0 1 0 0 True if ordered and less than </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00738">InstrTypes.h:738</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a4904bc6c8c115d60693fba83092530bf"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a4904bc6c8c115d60693fba83092530bf">getLoadRegOpcode</a></div><div class="ttdeci">static unsigned getLoadRegOpcode(unsigned DestReg, const TargetRegisterClass *RC, bool isStackAligned, const X86Subtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03235">X86InstrInfo.cpp:3235</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac823eae276c8bfe6d8c819a3927b7333"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac823eae276c8bfe6d8c819a3927b7333">llvm::MachineInstr::readsVirtualRegister</a></div><div class="ttdeci">bool readsVirtualRegister(Register Reg) const</div><div class="ttdoc">Return true if the MachineInstr reads the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01196">MachineInstr.h:1196</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ab3c0d813d20fa6c4d57db5317cc70449"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ab3c0d813d20fa6c4d57db5317cc70449">llvm::X86InstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l07772">X86InstrInfo.cpp:7772</a></div></div>
<div class="ttc" id="namespacellvm_html_a984375439fd126cc0169b04229cf2389a7b903091e4c353176eb5262ca703c1a6"><div class="ttname"><a href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a7b903091e4c353176eb5262ca703c1a6">llvm::TB_FOLDED_LOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFoldTables_8h_source.html#l00039">X86InstrFoldTables.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05ad601460c9371d0f0ada5ae006bdba2bd"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ad601460c9371d0f0ada5ae006bdba2bd">llvm::CmpInst::FCMP_UNE</a></div><div class="ttdoc">1 1 1 0 True if unordered or not equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00748">InstrTypes.h:748</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea4244390c8621e6f061fad8fe2f6fc3a3"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4244390c8621e6f061fad8fe2f6fc3a3">llvm::X86::COND_E_AND_NP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00100">X86BaseInfo.h:100</a></div></div>
<div class="ttc" id="namespacellvm_html_a984375439fd126cc0169b04229cf2389a0d7f8d289a0039b0408874c4ea209077"><div class="ttname"><a href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a0d7f8d289a0039b0408874c4ea209077">llvm::TB_INDEX_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFoldTables_8h_source.html#l00028">X86InstrFoldTables.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00373">MachineOperand.h:373</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_accc60d2019e9dff57bb0918a94422ebb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">llvm::MachineInstr::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01448">MachineInstr.cpp:1448</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a6c9419f3964be165d2b20c10956825b6"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a6c9419f3964be165d2b20c10956825b6">llvm::X86InstrInfo::getUndefRegClearance</a></div><div class="ttdeci">unsigned getUndefRegClearance(const MachineInstr &amp;MI, unsigned &amp;OpNum, const TargetRegisterInfo *TRI) const override</div><div class="ttdoc">Inform the BreakFalseDeps pass how many idle instructions we would like before certain undef register...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l04551">X86InstrInfo.cpp:4551</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a2aa5c9b128250a6bcec250c3b1dc7cf4"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a2aa5c9b128250a6bcec250c3b1dc7cf4">FuseTwoAddrInst</a></div><div class="ttdeci">static MachineInstr * FuseTwoAddrInst(MachineFunction &amp;MF, unsigned Opcode, ArrayRef&lt; MachineOperand &gt; MOs, MachineBasicBlock::iterator InsertPt, MachineInstr &amp;MI, const TargetInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l04654">X86InstrInfo.cpp:4654</a></div></div>
<div class="ttc" id="structllvm_1_1X86InstrFMA3Group_html_a3f439451927228a606e1f9cfaf2a4848"><div class="ttname"><a href="structllvm_1_1X86InstrFMA3Group.html#a3f439451927228a606e1f9cfaf2a4848">llvm::X86InstrFMA3Group::get213Opcode</a></div><div class="ttdeci">unsigned get213Opcode() const</div><div class="ttdoc">Returns the 213 form of FMA opcode. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFMA3Info_8h_source.html#l00064">X86InstrFMA3Info.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a1255befbcd6e034394681b1bcd3529ff"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00393">MachineOperand.h:393</a></div></div>
<div class="ttc" id="MCAsmInfo_8h_html"><div class="ttname"><a href="MCAsmInfo_8h.html">MCAsmInfo.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a61a42c85bd86c6ca4554e27d33c3f798"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">llvm::MachineOperand::setIsDead</a></div><div class="ttdeci">void setIsDead(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00504">MachineOperand.h:504</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1DomTreeNodeBase_html_a40b8345d54ada5dab71ae11d71e89d2f"><div class="ttname"><a href="classllvm_1_1DomTreeNodeBase.html#a40b8345d54ada5dab71ae11d71e89d2f">llvm::DomTreeNodeBase::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="GenericDomTree_8h_source.html#l00076">GenericDomTree.h:76</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07ac538f0b432df970cbaaf6b81d777c6a7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ac538f0b432df970cbaaf6b81d777c6a7">llvm::ISD::SETULE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01062">ISDOpcodes.h:1062</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">llvm::ISD::SETEQ</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01067">ISDOpcodes.h:1067</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a199a6e4bfdffc8f3379ef4f35004488f"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">llvm::MachineBasicBlock::const_iterator</a></div><div class="ttdeci">MachineInstrBundleIterator&lt; const MachineInstr &gt; const_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00182">MachineBasicBlock.h:182</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84ae39565b585476b7142228e439e80372e"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84ae39565b585476b7142228e439e80372e">llvm::X86II::MO_GOTPCREL</a></div><div class="ttdoc">MO_GOTPCREL - On a symbol operand this indicates that the immediate is offset to the GOT entry for th...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00402">X86BaseInfo.h:402</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84acd532d5e95fa6d3eccc0a1175abb5efa"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84acd532d5e95fa6d3eccc0a1175abb5efa">llvm::X86II::MO_DTPOFF</a></div><div class="ttdoc">MO_DTPOFF - On a symbol operand this indicates that the immediate is the offset of the GOT entry with...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00471">X86BaseInfo.h:471</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaee820701392c55ad54235d3d7201206"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">llvm::MachineOperand::isDead</a></div><div class="ttdeci">bool isDead() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00383">MachineOperand.h:383</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0">llvm::N86::EAX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ad8756402b6bd331b493dc7c0b3efd984"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ad8756402b6bd331b493dc7c0b3efd984">llvm::X86InstrInfo::breakPartialRegDependency</a></div><div class="ttdeci">void breakPartialRegDependency(MachineInstr &amp;MI, unsigned OpNum, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l04563">X86InstrInfo.cpp:4563</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a46e0fcca2366f30d5e35b3d7dcb9c65f"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">llvm::MCInstrDesc::TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00196">MCInstrDesc.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ac94862da33ca9821ea2321bf87645526"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ac94862da33ca9821ea2321bf87645526">llvm::X86InstrInfo::getExecutionDomain</a></div><div class="ttdeci">std::pair&lt; uint16_t, uint16_t &gt; getExecutionDomain(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06820">X86InstrInfo.cpp:6820</a></div></div>
<div class="ttc" id="structllvm_1_1X86MemoryFoldTableEntry_html"><div class="ttname"><a href="structllvm_1_1X86MemoryFoldTableEntry.html">llvm::X86MemoryFoldTableEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFoldTables_8h_source.html#l00068">X86InstrFoldTables.h:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eac9ae7c779ffc6865536d9f164ebf09b9">llvm::X86::COND_B</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00078">X86BaseInfo.h:78</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aef0e7e42e45e15f86b2a122b56ab829c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">llvm::MachineInstr::operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00492">MachineInstr.h:492</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a667320dc205c1106d0b0c800ccecb4ba"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a667320dc205c1106d0b0c800ccecb4ba">llvm::MachineFunction::CreateMachineInstr</a></div><div class="ttdeci">MachineInstr * CreateMachineInstr(const MCInstrDesc &amp;MCID, const DebugLoc &amp;DL, bool NoImp=false)</div><div class="ttdoc">CreateMachineInstr - Allocate a new MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00341">MachineFunction.cpp:341</a></div></div>
<div class="ttc" id="namespacellvm_html_aa1a3b6c7c059c3c04403fb1b207620d3"><div class="ttname"><a href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">llvm::getX86SubSuperRegister</a></div><div class="ttdeci">MCRegister getX86SubSuperRegister(MCRegister, unsigned, bool High=false)</div><div class="ttdoc">Returns the sub or super register of a specific X86 register. </div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00772">X86MCTargetDesc.cpp:772</a></div></div>
<div class="ttc" id="classllvm_1_1MCCFIInstruction_html_aba5c12cfe1d792d770234e2811c8a12e"><div class="ttname"><a href="classllvm_1_1MCCFIInstruction.html#aba5c12cfe1d792d770234e2811c8a12e">llvm::MCCFIInstruction::createAdjustCfaOffset</a></div><div class="ttdeci">static MCCFIInstruction createAdjustCfaOffset(MCSymbol *L, int Adjustment)</div><div class="ttdoc">.cfi_adjust_cfa_offset Same as .cfi_def_cfa_offset, but Offset is a relative value that is added/subt...</div><div class="ttdef"><b>Definition:</b> <a href="MCDwarf_8h_source.html#l00501">MCDwarf.h:501</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_af8571e8dfb010fd8ae76cc4f87aafaac"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00137">MachineInstrBuilder.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ad0e6256f93a13938e8e59828d5677e32"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">llvm::TargetRegisterInfo::getSpillSize</a></div><div class="ttdeci">unsigned getSpillSize(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bytes of the stack slot allocated to hold a spilled copy of a register from class ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00277">TargetRegisterInfo.h:277</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1Candidate_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html">llvm::outliner::Candidate</a></div><div class="ttdoc">An individual sequence of instructions to be replaced with a call to an outlined function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00037">MachineOutliner.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_af2a59eee92c1fd8725e4cdcdd2c52e97"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#af2a59eee92c1fd8725e4cdcdd2c52e97">llvm::X86InstrInfo::isLoadFromStackSlotPostFE</a></div><div class="ttdeci">unsigned isLoadFromStackSlotPostFE(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdoc">isLoadFromStackSlotPostFE - Check for post-frame ptr elimination stack locations as well...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00411">X86InstrInfo.cpp:411</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a44f31fb5ea31b5062b22b05cb8fddee4"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a44f31fb5ea31b5062b22b05cb8fddee4">expandNOVLXStore</a></div><div class="ttdeci">static bool expandNOVLXStore(MachineInstrBuilder &amp;MIB, const TargetRegisterInfo *TRI, const MCInstrDesc &amp;StoreDesc, const MCInstrDesc &amp;ExtractDesc, unsigned SubIdx)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l04038">X86InstrInfo.cpp:4038</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="namespacellvm_html_a984375439fd126cc0169b04229cf2389ab5f42773ff8c513697f3e2fefdd7e076"><div class="ttname"><a href="namespacellvm.html#a984375439fd126cc0169b04229cf2389ab5f42773ff8c513697f3e2fefdd7e076">llvm::TB_BCAST_SD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFoldTables_8h_source.html#l00060">X86InstrFoldTables.h:60</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a1112b818386ec01ddfdf3a5d0024eb17"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a></div><div class="ttdeci">return AArch64::GPR64RegClass contains(Reg)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_abec39b9fa59dac3c090092213bfc61c6"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#abec39b9fa59dac3c090092213bfc61c6">llvm::MachineInstr::isMoveImmediate</a></div><div class="ttdeci">bool isMoveImmediate(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this instruction is a move immediate (including conditional moves) instruction...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00749">MachineInstr.h:749</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00631">MachineRegisterInfo.h:631</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4d2c96836214c1f13357ffb99125fb4a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4d2c96836214c1f13357ffb99125fb4a">llvm::MachineBasicBlock::successors</a></div><div class="ttdeci">iterator_range&lt; succ_iterator &gt; successors()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00303">MachineBasicBlock.h:303</a></div></div>
<div class="ttc" id="classllvm_1_1Constant_html_aa6574d526b3e38a28f688a7bb4325c2c"><div class="ttname"><a href="classllvm_1_1Constant.html#aa6574d526b3e38a28f688a7bb4325c2c">llvm::Constant::getNullValue</a></div><div class="ttdeci">static Constant * getNullValue(Type *Ty)</div><div class="ttdoc">Constructor to create a &amp;#39;0&amp;#39; constant of arbitrary type. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8cpp_source.html#l00318">Constants.cpp:318</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">llvm::PPCISD::GlobalBaseReg</a></div><div class="ttdoc">GlobalBaseReg - On Darwin, this node represents the result of the mflr at function entry...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00147">PPCISelLowering.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1X86MachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1X86MachineFunctionInfo.html">llvm::X86MachineFunctionInfo</a></div><div class="ttdoc">X86MachineFunctionInfo - This class is derived from MachineFunction and contains private X86 target-s...</div><div class="ttdef"><b>Definition:</b> <a href="X86MachineFunctionInfo_8h_source.html#l00024">X86MachineFunctionInfo.h:24</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a58e746f41e12a0ae326490283d4d447aa93474770cf1401679ba37e1833632e58"><div class="ttname"><a href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa93474770cf1401679ba37e1833632e58">llvm::X86::AddrDisp</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00035">X86BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a0b3591e2a20de8234495e77aa709e7e8"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a0b3591e2a20de8234495e77aa709e7e8">llvm::X86InstrInfo::convertToThreeAddress</a></div><div class="ttdeci">MachineInstr * convertToThreeAddress(MachineFunction::iterator &amp;MFI, MachineInstr &amp;MI, LiveVariables *LV) const override</div><div class="ttdoc">convertToThreeAddress - This method must be implemented by targets that set the M_CONVERTIBLE_TO_3_AD...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00892">X86InstrInfo.cpp:892</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">llvm::MCOI::TIED_TO</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00033">MCInstrDesc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_aea6659b39f8772586ea180ec090d7c5c"><div class="ttname"><a href="X86InstrInfo_8cpp.html#aea6659b39f8772586ea180ec090d7c5c">MakeM0Inst</a></div><div class="ttdeci">static MachineInstr * MakeM0Inst(const TargetInstrInfo &amp;TII, unsigned Opcode, ArrayRef&lt; MachineOperand &gt; MOs, MachineBasicBlock::iterator InsertPt, MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l04717">X86InstrInfo.cpp:4717</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a919643b83ce3c9af2e4296ed5e413a1f"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a919643b83ce3c9af2e4296ed5e413a1f">llvm::CmpInst::FCMP_UEQ</a></div><div class="ttdoc">1 0 0 1 True if unordered or equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00743">InstrTypes.h:743</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a6203308c1da11d69cb3bd6c23b90b207"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a6203308c1da11d69cb3bd6c23b90b207">expandSHXDROT</a></div><div class="ttdeci">static bool expandSHXDROT(MachineInstrBuilder &amp;MIB, const MCInstrDesc &amp;Desc)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l04060">X86InstrInfo.cpp:4060</a></div></div>
<div class="ttc" id="X86_8h_html"><div class="ttname"><a href="X86_8h.html">X86.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaff7502cc3be1c359dca73814c6c34c6f">llvm::X86::COND_P</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00086">X86BaseInfo.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_ae5c60fd282ee894c87ea02c3f0fcb6d0"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">llvm::AnalysisUsage::addRequired</a></div><div class="ttdeci">AnalysisUsage &amp; addRequired()</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00065">PassAnalysisSupport.h:65</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a5aec9d53fd9df74ba7e6267f36bfd142"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a5aec9d53fd9df74ba7e6267f36bfd142">isUseDefConvertible</a></div><div class="ttdeci">static X86::CondCode isUseDefConvertible(const MachineInstr &amp;MI)</div><div class="ttdoc">Check whether the use can be converted to remove a comparison against zero. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03508">X86InstrInfo.cpp:3508</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05af0159e4005258dc54f20b6fc227d19ed"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05af0159e4005258dc54f20b6fc227d19ed">llvm::CmpInst::FCMP_UNO</a></div><div class="ttdoc">1 0 0 0 True if unordered: isnan(X) | isnan(Y) </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00742">InstrTypes.h:742</a></div></div>
<div class="ttc" id="namespacellvm_html_a0f121bc5e3b5fb189a14cd793f9f5236"><div class="ttname"><a href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">llvm::ParamLoadedValue</a></div><div class="ttdeci">std::pair&lt; MachineOperand, DIExpression * &gt; ParamLoadedValue</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00067">TargetInstrInfo.h:67</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">llvm::ISD::SETNE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01072">ISDOpcodes.h:1072</a></div></div>
<div class="ttc" id="WinCOFFObjectWriter_8cpp_html_a5d36c914304ad459642fcae234d04021"><div class="ttname"><a href="WinCOFFObjectWriter_8cpp.html#a5d36c914304ad459642fcae234d04021">getAlignment</a></div><div class="ttdeci">static uint32_t getAlignment(const MCSectionCOFF &amp;Sec)</div><div class="ttdef"><b>Definition:</b> <a href="WinCOFFObjectWriter_8cpp_source.html#l00258">WinCOFFObjectWriter.cpp:258</a></div></div>
<div class="ttc" id="DebugInfoMetadata_8h_html"><div class="ttname"><a href="DebugInfoMetadata_8h.html">DebugInfoMetadata.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a4ce2d9504cacb290d7ff8ac3bfdab373"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a4ce2d9504cacb290d7ff8ac3bfdab373">llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE</a></div><div class="ttdoc">MO_DARWIN_NONLAZY_PIC_BASE - On a symbol operand &quot;FOO&quot;, this indicates that the reference is actually...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00502">X86BaseInfo.h:502</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a30af1b275ba200a0978e0842803e30ec"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a30af1b275ba200a0978e0842803e30ec">llvm::X86InstrInfo::isReallyTriviallyReMaterializable</a></div><div class="ttdeci">bool isReallyTriviallyReMaterializable(const MachineInstr &amp;MI, AAResults *AA) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00482">X86InstrInfo.cpp:482</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_ae30281080b2f62966435c42cf24009ff"><div class="ttname"><a href="X86InstrInfo_8cpp.html#ae30281080b2f62966435c42cf24009ff">extractStoreMMOs</a></div><div class="ttdeci">static SmallVector&lt; MachineMemOperand *, 2 &gt; extractStoreMMOs(ArrayRef&lt; MachineMemOperand *&gt; MMOs, MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l05386">X86InstrInfo.cpp:5386</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba84922260d1582a0d4f6f0925cef648d7"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba84922260d1582a0d4f6f0925cef648d7">llvm::MipsISD::TailCall</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00067">MipsISelLowering.h:67</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a99d86287e15091756e5c76ad041daaf9"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a99d86287e15091756e5c76ad041daaf9">getLoadStoreRegOpcode</a></div><div class="ttdeci">static unsigned getLoadStoreRegOpcode(unsigned Reg, const TargetRegisterClass *RC, bool isStackAligned, const X86Subtarget &amp;STI, bool load)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03057">X86InstrInfo.cpp:3057</a></div></div>
<div class="ttc" id="MachineConstantPool_8h_html"><div class="ttname"><a href="MachineConstantPool_8h.html">MachineConstantPool.h</a></div><div class="ttdoc">This file declares the MachineConstantPool class which is an abstract constant pool to keep track of ...</div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a0ca904e64ee29c8812ed34e632d3c947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00235">MCInstrDesc.h:235</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00031">TargetSchedule.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_ac6699471417ff2044fe2fe28952647b5a8cacda7419905c13acba044ab478e71f"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#ac6699471417ff2044fe2fe28952647b5a8cacda7419905c13acba044ab478e71f">llvm::SystemZII::MO_INDNTPOFF</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00074">SystemZInstrInfo.h:74</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a9f59e1f6dd6677348ba082a10fc09061"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a9f59e1f6dd6677348ba082a10fc09061">llvm::MachineInstr::substituteRegister</a></div><div class="ttdeci">void substituteRegister(Register FromReg, Register ToReg, unsigned SubIdx, const TargetRegisterInfo &amp;RegInfo)</div><div class="ttdoc">Replace all occurrences of FromReg with ToReg:SubIdx, properly composing subreg indices where necessa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01139">MachineInstr.cpp:1139</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea80da60ed5c7b20653afe0b4b21a91ec1">llvm::X86::COND_E</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00080">X86BaseInfo.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_ad5e0fe0efdd88f98a5b5eb512d5351c2"><div class="ttname"><a href="classllvm_1_1Type.html#ad5e0fe0efdd88f98a5b5eb512d5351c2">llvm::Type::getFloatTy</a></div><div class="ttdeci">static Type * getFloatTy(LLVMContext &amp;C)</div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00168">Type.cpp:168</a></div></div>
<div class="ttc" id="namespacellvm_html_a0448108c43f3a226744d0a4c28c989f7"><div class="ttname"><a href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00460">ArrayRef.h:460</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea914c19eb31606e70fd4f8dfff6d86038"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea914c19eb31606e70fd4f8dfff6d86038">llvm::X86::COND_O</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00076">X86BaseInfo.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a">llvm::CmpInst::ICMP_NE</a></div><div class="ttdoc">not equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00754">InstrTypes.h:754</a></div></div>
<div class="ttc" id="namespacellvm_html_a984375439fd126cc0169b04229cf2389ad8c2650433c6088758b5d3b6fe956ce5"><div class="ttname"><a href="namespacellvm.html#a984375439fd126cc0169b04229cf2389ad8c2650433c6088758b5d3b6fe956ce5">llvm::TB_ALIGN_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFoldTables_8h_source.html#l00052">X86InstrFoldTables.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af81ceec76ff4ca95f29b037c28a54ba7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">llvm::TargetInstrInfo::getRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRegClass(const MCInstrDesc &amp;MCID, unsigned OpNum, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF) const</div><div class="ttdoc">Given a machine instruction descriptor, returns the register class constraint for OpNum...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00046">TargetInstrInfo.cpp:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eae364c60967a7bc453d49caffc07d7bef">llvm::X86::COND_LE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00090">X86BaseInfo.h:90</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ae93b570972bf5795dab9fcecb76542a4"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ae93b570972bf5795dab9fcecb76542a4">llvm::X86InstrInfo::optimizeLoadInstr</a></div><div class="ttdeci">MachineInstr * optimizeLoadInstr(MachineInstr &amp;MI, const MachineRegisterInfo *MRI, unsigned &amp;FoldAsLoadDefReg, MachineInstr *&amp;DefMI) const override</div><div class="ttdoc">optimizeLoadInstr - Try to remove the load by folding it to a register operand at the use...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03831">X86InstrInfo.cpp:3831</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a1c04c72abd24de2572a03ef686a36dd6"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">llvm::SelectionDAG::getMachineNode</a></div><div class="ttdeci">MachineSDNode * getMachineNode(unsigned Opcode, const SDLoc &amp;dl, EVT VT)</div><div class="ttdoc">These are used for target selectors to create a new node with specified return type(s), MachineInstr opcode, and operands. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l07964">SelectionDAG.cpp:7964</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_aa391568da257769298bd1a405148c5bb"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#aa391568da257769298bd1a405148c5bb">llvm::X86InstrInfo::setExecutionDomain</a></div><div class="ttdeci">void setExecutionDomain(MachineInstr &amp;MI, unsigned Domain) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06860">X86InstrInfo.cpp:6860</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a10e708480cdc97c951368e06c13eac92"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a10e708480cdc97c951368e06c13eac92">llvm::MachineOperand::setImplicit</a></div><div class="ttdeci">void setImplicit(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00493">MachineOperand.h:493</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink &amp;#39;this&amp;#39; from the containing basic block and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00669">MachineInstr.cpp:669</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="namespacellvm_html_a984375439fd126cc0169b04229cf2389a12a1bf9665fb6bd1628d7b0098090843"><div class="ttname"><a href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a12a1bf9665fb6bd1628d7b0098090843">llvm::TB_BCAST_Q</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFoldTables_8h_source.html#l00058">X86InstrFoldTables.h:58</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8cpp_html_ae25253bd68535ed8bdcb98a751098fe4"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4">MachineOutlinerClass</a></div><div class="ttdeci">MachineOutlinerClass</div><div class="ttdoc">Constants defining how certain sequences should be outlined. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05488">AArch64InstrInfo.cpp:5488</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0e85c20fe804527f12c86db38ec947ea"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">llvm::MachineInstr::isTerminator</a></div><div class="ttdeci">bool isTerminator(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if this instruction part of the terminator for a basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00698">MachineInstr.h:698</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a9835cfe02fb5027680bd7203b024f77a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a9835cfe02fb5027680bd7203b024f77a">llvm::CmpInst::FCMP_OLE</a></div><div class="ttdoc">0 1 0 1 True if ordered and less than or equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00739">InstrTypes.h:739</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a27bda7d8e8e4f0337650a892f3c9b46a"><div class="ttname"><a href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">llvm::MVT::SimpleTy</a></div><div class="ttdeci">SimpleValueType SimpleTy</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00265">MachineValueType.h:265</a></div></div>
<div class="ttc" id="AMDGPUAsmParser_8cpp_html_abb21a41bf541ba2c706937ef91f9e4c9"><div class="ttname"><a href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a></div><div class="ttdeci">static int getRegClass(RegisterKind Is, unsigned RegWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmParser_8cpp_source.html#l01895">AMDGPUAsmParser.cpp:1895</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ac671c3b34aac49144d2688fd6ed160bc"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ac671c3b34aac49144d2688fd6ed160bc">llvm::X86InstrInfo::setSpecialOperandAttr</a></div><div class="ttdeci">void setSpecialOperandAttr(MachineInstr &amp;OldMI1, MachineInstr &amp;OldMI2, MachineInstr &amp;NewMI1, MachineInstr &amp;NewMI2) const override</div><div class="ttdoc">This is an architecture-specific helper function of reassociateOps. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l07735">X86InstrInfo.cpp:7735</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1OutlinedFunction_html_a83ee605247fd32b2a6981444fd996825"><div class="ttname"><a href="structllvm_1_1outliner_1_1OutlinedFunction.html#a83ee605247fd32b2a6981444fd996825">llvm::outliner::OutlinedFunction::FrameConstructionID</a></div><div class="ttdeci">unsigned FrameConstructionID</div><div class="ttdoc">Target-defined identifier for constructing a frame for this function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00180">MachineOutliner.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">llvm::MachineMemOperand::MODereferenceable</a></div><div class="ttdoc">The memory access is dereferenceable (i.e., doesn&amp;#39;t trap). </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00141">MachineMemOperand.h:141</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a22361ec9d8730e3f4b55ca39260e47f0"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a22361ec9d8730e3f4b55ca39260e47f0">llvm::X86InstrInfo::getGlobalBaseReg</a></div><div class="ttdeci">unsigned getGlobalBaseReg(MachineFunction *MF) const</div><div class="ttdoc">getGlobalBaseReg - Return a virtual register initialized with the the global base register value...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06015">X86InstrInfo.cpp:6015</a></div></div>
<div class="ttc" id="classX86GenInstrInfo_html"><div class="ttname"><a href="classX86GenInstrInfo.html">X86GenInstrInfo</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_aa640b399dea5c08e52b71c3a2736d61c"><div class="ttname"><a href="namespacellvm_1_1X86.html#aa640b399dea5c08e52b71c3a2736d61c">llvm::X86::getSwappedVPCMPImm</a></div><div class="ttdeci">unsigned getSwappedVPCMPImm(unsigned Imm)</div><div class="ttdoc">Get the VPCMP immediate if the opcodes are swapped. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02330">X86InstrInfo.cpp:2330</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a1b17bc26eb067bce2cf4f0ba80088a25"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a1b17bc26eb067bce2cf4f0ba80088a25">llvm::X86InstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">bool isCoalescableExtInstr(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const override</div><div class="ttdoc">isCoalescableExtInstr - Return true if the instruction is a &quot;coalescable&quot; extension instruction...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00090">X86InstrInfo.cpp:90</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ae72eac92efac9eb39757874451949d8f"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ae72eac92efac9eb39757874451949d8f">llvm::X86InstrInfo::isSafeToMoveRegClassDefs</a></div><div class="ttdeci">bool isSafeToMoveRegClassDefs(const TargetRegisterClass *RC) const override</div><div class="ttdoc">isSafeToMoveRegClassDefs - Return true if it&amp;#39;s safe to move a machine instruction that defines the sp...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06001">X86InstrInfo.cpp:6001</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a035f65c2b243497d0828a2d58c033c2a"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a035f65c2b243497d0828a2d58c033c2a">lookup</a></div><div class="ttdeci">static const uint16_t * lookup(unsigned opcode, unsigned domain, ArrayRef&lt; uint16_t[3]&gt; Table)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06540">X86InstrInfo.cpp:6540</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aab286010c5d6d400df9eee0ef4d196f0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, unsigned base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00415">MachineFunction.cpp:415</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaa68daaf8d7b773d012887c92c2023ce"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00555">MachineOperand.h:555</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb2e33eb1a7368945a838c85438b040"><div class="ttname"><a href="namespacellvm.html#a1eb2e33eb1a7368945a838c85438b040">llvm::isMem</a></div><div class="ttdeci">static bool isMem(const MachineInstr &amp;MI, unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00125">X86InstrInfo.h:125</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a5bc2302f9da462510038c975a1f5bc21"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a5bc2302f9da462510038c975a1f5bc21">ReplaceableInstrsAVX512DQMasked</a></div><div class="ttdeci">static const uint16_t ReplaceableInstrsAVX512DQMasked[][4]</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06314">X86InstrInfo.cpp:6314</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfa29275c05d0afdbda643f7a0fbad83832"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa29275c05d0afdbda643f7a0fbad83832">llvm::CodeModel::Medium</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00028">CodeGen.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45"><div class="ttname"><a href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">llvm::X86::AddrBaseReg</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00032">X86BaseInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a0e4f70f282c8a4e3c76d398cdfd4aebf"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a0e4f70f282c8a4e3c76d398cdfd4aebf">llvm::X86Subtarget::hasVLX</a></div><div class="ttdeci">bool hasVLX() const</div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00688">X86Subtarget.h:688</a></div></div>
<div class="ttc" id="X86TargetMachine_8h_html"><div class="ttname"><a href="X86TargetMachine_8h.html">X86TargetMachine.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8940addb370f40defa2763c0da9d3eda"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(unsigned Reg) const</div><div class="ttdoc">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00400">MachineRegisterInfo.cpp:400</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">llvm::MachineRegisterInfo::defusechain_instr_iterator</a></div><div class="ttdoc">defusechain_iterator - This class provides iterator support for machine operands in the function that...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00269">MachineRegisterInfo.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a8b44fad9d40a5037b9b577c403eb2153"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a8b44fad9d40a5037b9b577c403eb2153">llvm::TargetRegisterInfo::regsOverlap</a></div><div class="ttdeci">bool regsOverlap(Register regA, Register regB) const</div><div class="ttdoc">Returns true if the two registers are equal or alias each other. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00380">TargetRegisterInfo.h:380</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a5055f07fe26326947b497cf96f51a6b7"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a5055f07fe26326947b497cf96f51a6b7">llvm::X86InstrInfo::analyzeCompare</a></div><div class="ttdeci">bool analyzeCompare(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;CmpMask, int &amp;CmpValue) const override</div><div class="ttdoc">analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2 if h...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03273">X86InstrInfo.cpp:3273</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a75d113cb1b8cc3c14b601d928dccee40"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a75d113cb1b8cc3c14b601d928dccee40">llvm::ConstantSDNode::getSExtValue</a></div><div class="ttdeci">int64_t getSExtValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01580">SelectionDAGNodes.h:1580</a></div></div>
<div class="ttc" id="classllvm_1_1X86MachineFunctionInfo_html_a7c7a3251bd6c1b0b89e5712c89aaa305"><div class="ttname"><a href="classllvm_1_1X86MachineFunctionInfo.html#a7c7a3251bd6c1b0b89e5712c89aaa305">llvm::X86MachineFunctionInfo::getTCReturnAddrDelta</a></div><div class="ttdeci">int getTCReturnAddrDelta() const</div><div class="ttdef"><b>Definition:</b> <a href="X86MachineFunctionInfo_8h_source.html#l00143">X86MachineFunctionInfo.h:143</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_1_1WinEH_html_abbeb84a95402989ddf5e26b616f8d9b4"><div class="ttname"><a href="namespacellvm_1_1ARM_1_1WinEH.html#abbeb84a95402989ddf5e26b616f8d9b4">llvm::ARM::WinEH::StackAdjustment</a></div><div class="ttdeci">uint16_t StackAdjustment(const RuntimeFunction &amp;RF)</div><div class="ttdoc">StackAdjustment - calculated stack adjustment in words. </div><div class="ttdef"><b>Definition:</b> <a href="ARMWinEH_8h_source.html#l00196">ARMWinEH.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a0a20b56d95a9020588d573b6f7340cd5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a0a20b56d95a9020588d573b6f7340cd5">llvm::MCRegisterInfo::getDwarfRegNum</a></div><div class="ttdeci">int getDwarfRegNum(MCRegister RegNum, bool isEH) const</div><div class="ttdoc">Map a target register to an equivalent dwarf register number. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00068">MCRegisterInfo.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1X86FrameLowering_html_a27de32522776b0243eaa10ae9e0c27d4"><div class="ttname"><a href="classllvm_1_1X86FrameLowering.html#a27de32522776b0243eaa10ae9e0c27d4">llvm::X86FrameLowering::hasFP</a></div><div class="ttdeci">bool hasFP(const MachineFunction &amp;MF) const override</div><div class="ttdoc">hasFP - Return true if the specified function should have a dedicated frame pointer register...</div><div class="ttdef"><b>Definition:</b> <a href="X86FrameLowering_8cpp_source.html#l00083">X86FrameLowering.cpp:83</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06317">SIInstrInfo.cpp:6317</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a3be9857a09c82046b77a71918b5e214f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3be9857a09c82046b77a71918b5e214f">llvm::MachineOperand::readsReg</a></div><div class="ttdeci">bool readsReg() const</div><div class="ttdoc">readsReg - Returns true if this operand reads the previous value of its register. ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00456">MachineOperand.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a60c8658c657286e8cd084bf2e9c48eda"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00423">MachineInstr.h:423</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_aaa0193582f1fc99e3e6a3fc5abcb37bf"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">llvm::SelectionDAG::getMachineFunction</a></div><div class="ttdeci">MachineFunction &amp; getMachineFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00420">SelectionDAG.h:420</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">llvm::AArch64II::MO_GOT</a></div><div class="ttdoc">MO_GOT - This flag indicates that a symbol operand represents the address of the GOT entry for the sy...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00616">AArch64BaseInfo.h:616</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a72ba34ed2a0e75181bfecf7d463156f8"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a72ba34ed2a0e75181bfecf7d463156f8">llvm::X86InstrInfo::shouldScheduleLoadsNear</a></div><div class="ttdeci">bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const override</div><div class="ttdoc">shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to determine (in conjunction w...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l05944">X86InstrInfo.cpp:5944</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a42172251bff088e3622661143d43eb86"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a42172251bff088e3622661143d43eb86">llvm::TargetInstrInfo::describeLoadedValue</a></div><div class="ttdeci">virtual Optional&lt; ParamLoadedValue &gt; describeLoadedValue(const MachineInstr &amp;MI, Register Reg) const</div><div class="ttdoc">Produce the expression describing the MI loading a value into the physical register Reg...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01122">TargetInstrInfo.cpp:1122</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac78902263d351fd8540aeb449d9cb53f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac78902263d351fd8540aeb449d9cb53f">llvm::MachineInstr::addRegisterKilled</a></div><div class="ttdeci">bool addRegisterKilled(Register IncomingReg, const TargetRegisterInfo *RegInfo, bool AddIfNotFound=false)</div><div class="ttdoc">We have determined MI kills a register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01785">MachineInstr.cpp:1785</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab2c943894d8d91dead449b33a77981c5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab2c943894d8d91dead449b33a77981c5">llvm::MCRegisterInfo::getSubRegIndex</a></div><div class="ttdeci">unsigned getSubRegIndex(MCRegister RegNo, MCRegister SubRegNo) const</div><div class="ttdoc">For a given register pair, return the sub-register index if the second register is a sub-register of ...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00044">MCRegisterInfo.cpp:44</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a54dd0a5ebf7dbe5aab5fe51979356645"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">llvm::MachineRegisterInfo::def_instr_end</a></div><div class="ttdeci">static def_instr_iterator def_instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00400">MachineRegisterInfo.h:400</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a654d8db751a92fed6c83508010b3de64"><div class="ttname"><a href="namespacellvm_1_1X86.html#a654d8db751a92fed6c83508010b3de64">llvm::X86::getSwappedVPCOMImm</a></div><div class="ttdeci">unsigned getSwappedVPCOMImm(unsigned Imm)</div><div class="ttdoc">Get the VPCOM immediate if the opcodes are swapped. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02348">X86InstrInfo.cpp:2348</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a2c74aa72029263fd570df0bc5edac5d7"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">llvm::TargetRegisterInfo::getSubReg</a></div><div class="ttdeci">Register getSubReg(MCRegister Reg, unsigned Idx) const</div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00979">TargetRegisterInfo.h:979</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a4da6ce26c64d4eaea82afb6f37f4125a"><div class="ttname"><a href="namespacellvm_1_1X86.html#a4da6ce26c64d4eaea82afb6f37f4125a">llvm::X86::getSwappedVCMPImm</a></div><div class="ttdeci">unsigned getSwappedVCMPImm(unsigned Imm)</div><div class="ttdoc">Get the VCMP immediate if the opcodes are swapped. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02366">X86InstrInfo.cpp:2366</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84ac7ab3243c491b3b6ff673eaf87335fe5"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84ac7ab3243c491b3b6ff673eaf87335fe5">llvm::X86II::MO_GOTTPOFF</a></div><div class="ttdoc">MO_GOTTPOFF - On a symbol operand this indicates that the immediate is the offset of the GOT entry wi...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00446">X86BaseInfo.h:446</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a1216c0733931de570c17ed44556139bf"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a1216c0733931de570c17ed44556139bf">updateOperandRegConstraints</a></div><div class="ttdeci">static void updateOperandRegConstraints(MachineFunction &amp;MF, MachineInstr &amp;NewMI, const TargetInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l04628">X86InstrInfo.cpp:4628</a></div></div>
<div class="ttc" id="namespacellvm_html_a984375439fd126cc0169b04229cf2389a7ee73885c18c45ccdc0925a2580c4a8d"><div class="ttname"><a href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a7ee73885c18c45ccdc0925a2580c4a8d">llvm::TB_FOLDED_STORE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFoldTables_8h_source.html#l00040">X86InstrFoldTables.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a473200f06bdd611fdbed43d908b84305"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a473200f06bdd611fdbed43d908b84305">llvm::ISD::SETULT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01061">ISDOpcodes.h:1061</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_af4794d5535830585d5573b5f8a451ad4"><div class="ttname"><a href="X86InstrInfo_8cpp.html#af4794d5535830585d5573b5f8a451ad4">ReplaceableInstrsAVX512DQ</a></div><div class="ttdeci">static const uint16_t ReplaceableInstrsAVX512DQ[][4]</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06285">X86InstrInfo.cpp:6285</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html_ab1e6423b61f37584900fbdcadeedafb6"><div class="ttname"><a href="classllvm_1_1Module.html#ab1e6423b61f37584900fbdcadeedafb6">llvm::Module::getNamedValue</a></div><div class="ttdeci">GlobalValue * getNamedValue(StringRef Name) const</div><div class="ttdoc">Return the global value in the module with the specified name, of arbitrary type. ...</div><div class="ttdef"><b>Definition:</b> <a href="Module_8cpp_source.html#l00113">Module.cpp:113</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a6f05a09edb671910f85f8665981cbde9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a6f05a09edb671910f85f8665981cbde9">llvm::ISD::SETLT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01070">ISDOpcodes.h:1070</a></div></div>
<div class="ttc" id="classllvm_1_1DomTreeNodeBase_html"><div class="ttname"><a href="classllvm_1_1DomTreeNodeBase.html">llvm::DomTreeNodeBase</a></div><div class="ttdoc">Base class for the actual dominator tree node. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRangeCalc_8h_source.html#l00037">LiveRangeCalc.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a3fba722f44bac58d79e82bd232525152"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">llvm::MachineInstrBuilder::addGlobalAddress</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addGlobalAddress(const GlobalValue *GV, int64_t Offset=0, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00168">MachineInstrBuilder.h:168</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462">llvm::PPC::PRED_NE</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00032">PPCPredicates.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3">llvm::PPC::PRED_EQ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00029">PPCPredicates.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html_a13dd64c40d9f175e578ade3ef60ea351"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html#a13dd64c40d9f175e578ade3ef60ea351">llvm::MachineInstrBundleIterator::getReverse</a></div><div class="ttdeci">reverse_iterator getReverse() const</div><div class="ttdoc">Get a reverse iterator to the same node. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundleIterator_8h_source.html#l00283">MachineInstrBundleIterator.h:283</a></div></div>
<div class="ttc" id="structllvm_1_1X86InstrFMA3Group_html_a6c2273d606fea74678359bf9162361c5"><div class="ttname"><a href="structllvm_1_1X86InstrFMA3Group.html#a6c2273d606fea74678359bf9162361c5">llvm::X86InstrFMA3Group::get231Opcode</a></div><div class="ttdeci">unsigned get231Opcode() const</div><div class="ttdoc">Returns the 231 form of FMA opcode. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFMA3Info_8h_source.html#l00069">X86InstrFMA3Info.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00053">MachineOperand.cpp:53</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">llvm::ISD::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdoc">ISD::CondCode enum - These are ordered carefully to make the bitfields below work out...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01047">ISDOpcodes.h:1047</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a81de9aa238b39fecfda4787223e08631"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a81de9aa238b39fecfda4787223e08631">llvm::X86InstrInfo::getMemOperandWithOffset</a></div><div class="ttdeci">bool getMemOperandWithOffset(const MachineInstr &amp;LdSt, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03192">X86InstrInfo.cpp:3192</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ae328b6e04a47741117470b22835c31e3"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ae328b6e04a47741117470b22835c31e3">llvm::X86InstrInfo::isUnpredicatedTerminator</a></div><div class="ttdeci">bool isUnpredicatedTerminator(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02382">X86InstrInfo.cpp:2382</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00068">SystemZISelLowering.h:68</a></div></div>
<div class="ttc" id="structllvm_1_1X86InstrFMA3Group_html_a9543312524e5fcda12a036c26b9f4dfc"><div class="ttname"><a href="structllvm_1_1X86InstrFMA3Group.html#a9543312524e5fcda12a036c26b9f4dfc">llvm::X86InstrFMA3Group::isIntrinsic</a></div><div class="ttdeci">bool isIntrinsic() const</div><div class="ttdoc">Returns true iff the group of FMA opcodes holds intrinsic opcodes. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFMA3Info_8h_source.html#l00074">X86InstrFMA3Info.h:74</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea8b47d4d3f261caf07338c6775a08a2bc"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea8b47d4d3f261caf07338c6775a08a2bc">llvm::X86::COND_NE_OR_P</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00099">X86BaseInfo.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3435a2381e60e842e915f85c931b7dde"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">llvm::MachineBasicBlock::insert</a></div><div class="ttdeci">instr_iterator insert(instr_iterator I, MachineInstr *M)</div><div class="ttdoc">Insert MI into the instruction list before I, possibly inside a bundle. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01168">MachineBasicBlock.cpp:1168</a></div></div>
<div class="ttc" id="namespacellvm_html_aa3a1f79eb5e89f41ad5a3d8e9b2a367a"><div class="ttname"><a href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">llvm::getUndefRegState</a></div><div class="ttdeci">unsigned getUndefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00482">MachineInstrBuilder.h:482</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a2a25c462b91ac5da41f4ab7edc32b650"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">llvm::MachineBasicBlock::rend</a></div><div class="ttdeci">reverse_iterator rend()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00226">MachineBasicBlock.h:226</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a67e336d92dced7f5d76b7c82c0df184b"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a67e336d92dced7f5d76b7c82c0df184b">llvm::X86II::MO_DARWIN_NONLAZY</a></div><div class="ttdoc">MO_DARWIN_NONLAZY - On a symbol operand &quot;FOO&quot;, this indicates that the reference is actually to the &quot;...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00497">X86BaseInfo.h:497</a></div></div>
<div class="ttc" id="classllvm_1_1X86FrameLowering_html_aac5cdabca786f05ce19346a010afc8ba"><div class="ttname"><a href="classllvm_1_1X86FrameLowering.html#aac5cdabca786f05ce19346a010afc8ba">llvm::X86FrameLowering::BuildCFI</a></div><div class="ttdeci">void BuildCFI(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, const MCCFIInstruction &amp;CFIInst) const</div><div class="ttdoc">Wraps up getting a CFI index and building a MachineInstr for it. </div><div class="ttdef"><b>Definition:</b> <a href="X86FrameLowering_8cpp_source.html#l00450">X86FrameLowering.cpp:450</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a0d585a5fdebc1deeffc750a2a3308d89"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a0d585a5fdebc1deeffc750a2a3308d89">ExpandMOVImmSExti8</a></div><div class="ttdeci">static bool ExpandMOVImmSExti8(MachineInstrBuilder &amp;MIB, const TargetInstrInfo &amp;TII, const X86Subtarget &amp;Subtarget)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03922">X86InstrInfo.cpp:3922</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a9284fd53296d2a2f8ae654d000971000"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">llvm::MachineFrameInfo::getObjectSize</a></div><div class="ttdeci">int64_t getObjectSize(int ObjectIdx) const</div><div class="ttdoc">Return the size of the specified object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00450">MachineFrameInfo.h:450</a></div></div>
<div class="ttc" id="namespacellvm_html_a6ac81c73fb91e0b2c0c30ae63c671d23"><div class="ttname"><a href="namespacellvm.html#a6ac81c73fb91e0b2c0c30ae63c671d23">llvm::getFMA3Group</a></div><div class="ttdeci">const X86InstrFMA3Group * getFMA3Group(unsigned Opcode, uint64_t TSFlags)</div><div class="ttdoc">Returns a reference to a group of FMA3 opcodes to where the given Opcode is included. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFMA3Info_8cpp_source.html#l00132">X86InstrFMA3Info.cpp:132</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462"><div class="ttname"><a href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">llvm::X86::AddrIndexReg</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00034">X86BaseInfo.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4312b4757ac75bf9be905acfeefd6838"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">llvm::MachineRegisterInfo::constrainRegClass</a></div><div class="ttdeci">const TargetRegisterClass * constrainRegClass(unsigned Reg, const TargetRegisterClass *RC, unsigned MinNumRegs=0)</div><div class="ttdoc">constrainRegClass - Constrain the register class of the specified virtual register to be a common sub...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00085">MachineRegisterInfo.cpp:85</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ad8c9657cfb03ef2ebf6364ba9d68c127"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad8c9657cfb03ef2ebf6364ba9d68c127">llvm::MachineBasicBlock::rbegin</a></div><div class="ttdeci">reverse_iterator rbegin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00220">MachineBasicBlock.h:220</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5891cdb51072f67e65f7ebd9be1205e7"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a5891cdb51072f67e65f7ebd9be1205e7">llvm::MachineInstr::isBranch</a></div><div class="ttdeci">bool isBranch(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if this is a conditional, unconditional, or indirect branch. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00706">MachineInstr.h:706</a></div></div>
<div class="ttc" id="namespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00374">Dwarf.h:374</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aaba82c71ffdca966cad10eae0992fff9"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aaba82c71ffdca966cad10eae0992fff9">llvm::MachineFunction::iterator</a></div><div class="ttdeci">BasicBlockListType::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00633">MachineFunction.h:633</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00476">MachineInstrBuilder.h:476</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a3d142c9e7c066059e15232c56dec9e2e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">llvm::MachineFunction::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">getName - Return the name of the corresponding LLVM function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00499">MachineFunction.cpp:499</a></div></div>
<div class="ttc" id="ARCInstrInfo_8cpp_html_a40ae235e5bf2733d4f58d46f0d185b83"><div class="ttname"><a href="ARCInstrInfo_8cpp.html#a40ae235e5bf2733d4f58d46f0d185b83">GetOppositeBranchCondition</a></div><div class="ttdeci">static ARCCC::CondCode GetOppositeBranchCondition(ARCCC::CondCode CC)</div><div class="ttdoc">Return the inverse of passed condition, i.e. turning COND_E to COND_NE. </div><div class="ttdef"><b>Definition:</b> <a href="ARCInstrInfo_8cpp_source.html#l00102">ARCInstrInfo.cpp:102</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa7e43fc5b201a1cc5b2b0f1f72963dd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal)</div><div class="ttdoc">ChangeToImmediate - Replace this operand with a new immediate operand of the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00154">MachineOperand.cpp:154</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a9dff1dcbac65852b71473818c11869b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a9dff1dcbac65852b71473818c11869b1">llvm::ISD::SETUGE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01060">ISDOpcodes.h:1060</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_ac8a693a45afc9781cf2dcb482cba5781"><div class="ttname"><a href="namespacellvm_1_1X86.html#ac8a693a45afc9781cf2dcb482cba5781">llvm::X86::getCMovOpcode</a></div><div class="ttdeci">unsigned getCMovOpcode(unsigned RegBytes, bool HasMemoryOperand=false)</div><div class="ttdoc">Return a cmov opcode for the given register size in bytes, and operand type. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02303">X86InstrInfo.cpp:2303</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a04af1d639a21e7ef4357facd283b42c4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a04af1d639a21e7ef4357facd283b42c4">llvm::MachineInstr::isReturn</a></div><div class="ttdeci">bool isReturn(QueryType Type=AnyInBundle) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00672">MachineInstr.h:672</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad7f2dc64214551418f486026ffc95fa4"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7f2dc64214551418f486026ffc95fa4">llvm::MachineOperand::isIdenticalTo</a></div><div class="ttdeci">bool isIdenticalTo(const MachineOperand &amp;Other) const</div><div class="ttdoc">Returns true if this operand is identical to the specified operand except for liveness related flags ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00275">MachineOperand.cpp:275</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_ae5f5acf2f721e451f02e676dbe85ebab"><div class="ttname"><a href="X86InstrInfo_8cpp.html#ae5f5acf2f721e451f02e676dbe85ebab">ReplaceableInstrsFP</a></div><div class="ttdeci">static const uint16_t ReplaceableInstrsFP[][3]</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06244">X86InstrInfo.cpp:6244</a></div></div>
<div class="ttc" id="namespacellvm_html_a3dd7c56278c84a39f699241bdaade2ee"><div class="ttname"><a href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">llvm::getDeadRegState</a></div><div class="ttdeci">unsigned getDeadRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00479">MachineInstrBuilder.h:479</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a995e0ebed62ed6470b31309afd68373b"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a995e0ebed62ed6470b31309afd68373b">PrintFailedFusing</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; PrintFailedFusing(&quot;print-failed-fuse-candidates&quot;, cl::desc(&quot;Print instructions that the allocator wants to&quot; &quot; fuse, but the X86 backend currently can't&quot;), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a2c8a7a1a78b2bd5d3e7f3c650d5f2888"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a2c8a7a1a78b2bd5d3e7f3c650d5f2888">llvm::X86InstrInfo::reMaterialize</a></div><div class="ttdeci">void reMaterialize(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, unsigned SubIdx, const MachineInstr &amp;Orig, const TargetRegisterInfo &amp;TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00640">X86InstrInfo.cpp:640</a></div></div>
<div class="ttc" id="namespacellvm_html_aa5e4d7acf58e87826a15b94d37144f2b"><div class="ttname"><a href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">llvm::getDefRegState</a></div><div class="ttdeci">unsigned getDefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00470">MachineInstrBuilder.h:470</a></div></div>
<div class="ttc" id="namespacellvm_html_ab3b23d3c8c5c910df534a80ce9772495"><div class="ttname"><a href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">llvm::MinAlign</a></div><div class="ttdeci">constexpr uint64_t MinAlign(uint64_t A, uint64_t B)</div><div class="ttdoc">A and B are either alignments or offsets. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00661">MathExtras.h:661</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7f06dbaee5fa2b239de548d0a775b25b"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">llvm::SDNode::getNumValues</a></div><div class="ttdeci">unsigned getNumValues() const</div><div class="ttdoc">Return the number of values defined/returned by this operator. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00998">SelectionDAGNodes.h:998</a></div></div>
<div class="ttc" id="classllvm_1_1DomTreeNodeBase_html_a74111c67a831eb30b020ecf063bce406"><div class="ttname"><a href="classllvm_1_1DomTreeNodeBase.html#a74111c67a831eb30b020ecf063bce406">llvm::DomTreeNodeBase::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="GenericDomTree_8h_source.html#l00077">GenericDomTree.h:77</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1DomTreeNodeBase_html_a6a15a030098342e06ea73e1241d614c9"><div class="ttname"><a href="classllvm_1_1DomTreeNodeBase.html#a6a15a030098342e06ea73e1241d614c9">llvm::DomTreeNodeBase::getBlock</a></div><div class="ttdeci">NodeT * getBlock() const</div><div class="ttdef"><b>Definition:</b> <a href="GenericDomTree_8h_source.html#l00081">GenericDomTree.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a160722f9cc0cc58c8d02808a95c58b34"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">llvm::MachineFrameInfo::getObjectAlignment</a></div><div class="ttdeci">unsigned getObjectAlignment(int ObjectIdx) const</div><div class="ttdoc">Return the alignment of the specified stack object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00464">MachineFrameInfo.h:464</a></div></div>
<div class="ttc" id="classllvm_1_1MDNode_html_a674cbb4d7e2477e0e73c27bf5226d504"><div class="ttname"><a href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">llvm::MDNode::get</a></div><div class="ttdeci">static MDTuple * get(LLVMContext &amp;Context, ArrayRef&lt; Metadata *&gt; MDs)</div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l01174">Metadata.h:1174</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_ae28d149d03a6ae88267f649bc1dbe42c"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#ae28d149d03a6ae88267f649bc1dbe42c">llvm::GlobalValue::hasLinkOnceODRLinkage</a></div><div class="ttdeci">bool hasLinkOnceODRLinkage() const</div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00436">GlobalValue.h:436</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ac33037e230d127af6de7945ce02e7e5aabaa947d15677c50bad001c76a42f74b0"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aabaa947d15677c50bad001c76a42f74b0">llvm::ARMII::MO_SECREL</a></div><div class="ttdoc">MO_SECREL - On a symbol operand this indicates that the immediate is the offset from beginning of sec...</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00277">ARMBaseInfo.h:277</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_adf4d05c8ea2fc82ae12300ef5fb48951"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">llvm::TargetInstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">virtual MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const</div><div class="ttdoc">This method commutes the operands of the given machine instruction MI. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00157">TargetInstrInfo.cpp:157</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_aafab340c63269bcc41ec337c6ca75e11"><div class="ttname"><a href="X86InstrInfo_8cpp.html#aafab340c63269bcc41ec337c6ca75e11">getCommutedVPERMV3Opcode</a></div><div class="ttdeci">static unsigned getCommutedVPERMV3Opcode(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l01483">X86InstrInfo.cpp:1483</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a973a0a53d9270a750d4c8a117fa71317"><div class="ttname"><a href="namespacellvm_1_1X86.html#a973a0a53d9270a750d4c8a117fa71317">llvm::X86::getX86ConditionCode</a></div><div class="ttdeci">std::pair&lt; CondCode, bool &gt; getX86ConditionCode(CmpInst::Predicate Predicate)</div><div class="ttdoc">Return a pair of condition code for the given predicate and whether the instruction operands should b...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02260">X86InstrInfo.cpp:2260</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_a0544e2966374684ff74255e5a4290fa7"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">llvm::TargetOptions::UnsafeFPMath</a></div><div class="ttdeci">unsigned UnsafeFPMath</div><div class="ttdoc">UnsafeFPMath - This flag is enabled when the -enable-unsafe-fp-math flag is specified on the command ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00138">TargetOptions.h:138</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html">llvm::ConstantSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01564">SelectionDAGNodes.h:1564</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a0a2f7f58e13ef845dec03afe1e85e64d"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a0a2f7f58e13ef845dec03afe1e85e64d">llvm::X86InstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02965">X86InstrInfo.cpp:2965</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aed4562ccf898feaf2eb6cf5555b5084d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00153">MachineRegisterInfo.h:153</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1AAResults_html"><div class="ttname"><a href="classllvm_1_1AAResults.html">llvm::AAResults</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00311">AliasAnalysis.h:311</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ab6432ebba31ce9e456ad54b2b277d678"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ab6432ebba31ce9e456ad54b2b277d678">llvm::X86InstrInfo::getSPAdjust</a></div><div class="ttdeci">int getSPAdjust(const MachineInstr &amp;MI) const override</div><div class="ttdoc">getSPAdjust - This returns the stack pointer adjustment made by this instruction. ...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00138">X86InstrInfo.cpp:138</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a349feaf4bcc809481e099a4b5cbed1e2"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a349feaf4bcc809481e099a4b5cbed1e2">isTruncatedShiftCountForLEA</a></div><div class="ttdeci">static bool isTruncatedShiftCountForLEA(unsigned ShAmt)</div><div class="ttdoc">Check whether the given shift count is appropriate can be represented by a LEA instruction. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00694">X86InstrInfo.cpp:694</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a5364e197f6bba28989699b6040ce96ca"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a5364e197f6bba28989699b6040ce96ca">llvm::X86II::MO_GOT_ABSOLUTE_ADDRESS</a></div><div class="ttdoc">MO_GOT_ABSOLUTE_ADDRESS - On a symbol operand, this represents a relocation of: SYMBOL_LABEL + [...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00375">X86BaseInfo.h:375</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae268a410689383a83e98b5e83296e38a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae268a410689383a83e98b5e83296e38a">llvm::MachineInstr::memoperands</a></div><div class="ttdeci">ArrayRef&lt; MachineMemOperand * &gt; memoperands() const</div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00549">MachineInstr.h:549</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_aac0ea55010b7b1a301e65a0baea057aa"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">llvm::SmallVectorImpl::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00339">SmallVector.h:339</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">llvm::TargetStackID::Value</a></div><div class="ttdeci">Value</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00028">TargetFrameLowering.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">llvm::outliner::InstrType</a></div><div class="ttdeci">InstrType</div><div class="ttdoc">Represents how an instruction should be mapped by the outliner. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00033">MachineOutliner.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1X86FrameLowering_html"><div class="ttname"><a href="classllvm_1_1X86FrameLowering.html">llvm::X86FrameLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="X86FrameLowering_8h_source.html#l00026">X86FrameLowering.h:26</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_ad5a357cf01f28a03938ad81fe4e90b54"><div class="ttname"><a href="X86InstrInfo_8cpp.html#ad5a357cf01f28a03938ad81fe4e90b54">isRedundantFlagInstr</a></div><div class="ttdeci">static bool isRedundantFlagInstr(const MachineInstr &amp;FlagI, unsigned SrcReg, unsigned SrcReg2, int ImmMask, int ImmValue, const MachineInstr &amp;OI)</div><div class="ttdoc">Check whether the first instruction, whose only purpose is to update flags, can be made redundant...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03360">X86InstrInfo.cpp:3360</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed...</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00046">Type.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html_a864fd57b4304ef933b3281d0ef85a88e"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8cpp_source.html#l00103">MachineFunctionPass.cpp:103</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a00f710c1642b1b04a0af75484f7fbfc4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a00f710c1642b1b04a0af75484f7fbfc4">llvm::MachineInstr::killsRegister</a></div><div class="ttdeci">bool killsRegister(Register Reg, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Return true if the MachineInstr kills the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01209">MachineInstr.h:1209</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a460d27cb2a6ed53fffedf1884b138001"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a460d27cb2a6ed53fffedf1884b138001">isFrameLoadOpcode</a></div><div class="ttdeci">static bool isFrameLoadOpcode(int Opcode, unsigned &amp;MemBytes)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00208">X86InstrInfo.cpp:208</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a7e4908de854833bf9a67c1a28465c76a"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a7e4908de854833bf9a67c1a28465c76a">ReplaceableInstrs</a></div><div class="ttdeci">static const uint16_t ReplaceableInstrs[][3]</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06038">X86InstrInfo.cpp:6038</a></div></div>
<div class="ttc" id="namespacellvm_html_a35a47431e5850ecfcf62abce80184d10"><div class="ttname"><a href="namespacellvm.html#a35a47431e5850ecfcf62abce80184d10">llvm::createX86GlobalBaseRegPass</a></div><div class="ttdeci">FunctionPass * createX86GlobalBaseRegPass()</div><div class="ttdoc">This pass initializes a global base register for PIC on x86-32. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l07910">X86InstrInfo.cpp:7910</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1Candidate_html_ac80f5b2407fd390f2f8328e658bc6ae6"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html#ac80f5b2407fd390f2f8328e658bc6ae6">llvm::outliner::Candidate::CallConstructionID</a></div><div class="ttdeci">unsigned CallConstructionID</div><div class="ttdoc">Identifier denoting the instructions to emit to call an outlined function from this point...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00065">MachineOutliner.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a739692efcf48167fdfc70d040b21670a"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a739692efcf48167fdfc70d040b21670a">llvm::X86II::MO_GOTNTPOFF</a></div><div class="ttdoc">MO_GOTNTPOFF - On a symbol operand this indicates that the immediate is the offset of the GOT entry w...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00487">X86BaseInfo.h:487</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84abc06b946fa50ffaa09a13fdd648b4dbb"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84abc06b946fa50ffaa09a13fdd648b4dbb">llvm::X86II::MO_TLVP</a></div><div class="ttdoc">MO_TLVP - On a symbol operand this indicates that the immediate is some TLS offset. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00508">X86BaseInfo.h:508</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="X86InstrInfo_8h_html"><div class="ttname"><a href="X86InstrInfo_8h.html">X86InstrInfo.h</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM. </div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1OutlinedFunction_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1OutlinedFunction.html">llvm::outliner::OutlinedFunction</a></div><div class="ttdoc">The information necessary to create an outlined function for some class of candidate. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00163">MachineOutliner.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1LivePhysRegs_html_abb67d4b6f48395a5aca25fc32e042928"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html#abb67d4b6f48395a5aca25fc32e042928">llvm::LivePhysRegs::addLiveOuts</a></div><div class="ttdeci">void addLiveOuts(const MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Adds all live-out registers of basic block MBB. </div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8cpp_source.html#l00230">LivePhysRegs.cpp:230</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a6fbe25c9b97dceec5e6265b2bca2f716"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a6fbe25c9b97dceec5e6265b2bca2f716">expandLoadStackGuard</a></div><div class="ttdeci">static void expandLoadStackGuard(MachineInstrBuilder &amp;MIB, const TargetInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03978">X86InstrInfo.cpp:3978</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aa167dab8c514d863ec44909befac3050"><div class="ttname"><a href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00938">SelectionDAGNodes.h:938</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab622d694b5fcb0edb99159f1ebdcdb6b"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">llvm::MachineBasicBlock::findDebugLoc</a></div><div class="ttdeci">DebugLoc findDebugLoc(instr_iterator MBBI)</div><div class="ttdoc">Find the next valid DebugLoc starting at MBBI, skipping any DBG_VALUE and DBG_LABEL instructions...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01291">MachineBasicBlock.cpp:1291</a></div></div>
<div class="ttc" id="classllvm_1_1X86MachineFunctionInfo_html_a8baea90e6c6c8393e538633a9354c573"><div class="ttname"><a href="classllvm_1_1X86MachineFunctionInfo.html#a8baea90e6c6c8393e538633a9354c573">llvm::X86MachineFunctionInfo::setGlobalBaseReg</a></div><div class="ttdeci">void setGlobalBaseReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="X86MachineFunctionInfo_8h_source.html#l00150">X86MachineFunctionInfo.h:150</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_acf2585460bbea1e2bac210c9588d4bc4"><div class="ttname"><a href="X86InstrInfo_8cpp.html#acf2585460bbea1e2bac210c9588d4bc4">expandNOVLXLoad</a></div><div class="ttdeci">static bool expandNOVLXLoad(MachineInstrBuilder &amp;MIB, const TargetRegisterInfo *TRI, const MCInstrDesc &amp;LoadDesc, const MCInstrDesc &amp;BroadcastDesc, unsigned SubIdx)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l04015">X86InstrInfo.cpp:4015</a></div></div>
<div class="ttc" id="namespacellvm_html_a984375439fd126cc0169b04229cf2389a699570caf06fde2410a5bcd1e00fd3a0"><div class="ttname"><a href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a699570caf06fde2410a5bcd1e00fd3a0">llvm::TB_ALIGN_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFoldTables_8h_source.html#l00047">X86InstrFoldTables.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a171c7253c2b03171bdf22c1bd910f674"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a171c7253c2b03171bdf22c1bd910f674">llvm::TargetMachine::getMCAsmInfo</a></div><div class="ttdeci">const MCAsmInfo * getMCAsmInfo() const</div><div class="ttdoc">Return target specific asm information. </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00189">TargetMachine.h:189</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="namespacellvm_html_a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754"><div class="ttname"><a href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">llvm::NoneType::None</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a10b23d6f2adc8b091c5e3d96ecacd70b"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a10b23d6f2adc8b091c5e3d96ecacd70b">llvm::X86InstrInfo::getNoop</a></div><div class="ttdeci">void getNoop(MCInst &amp;NopInst) const override</div><div class="ttdoc">Return the noop instruction to use for a noop. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06911">X86InstrInfo.cpp:6911</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTXISD_html_ab995b6d422b079c863075e073b2eb96ba7cff9cc4a40fe2b19129ee8e9b0ec645"><div class="ttname"><a href="namespacellvm_1_1NVPTXISD.html#ab995b6d422b079c863075e073b2eb96ba7cff9cc4a40fe2b19129ee8e9b0ec645">llvm::NVPTXISD::Dummy</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8h_source.html#l00060">NVPTXISelLowering.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a8fcee8e11458a08892fc937a9f428966"><div class="ttname"><a href="namespacellvm_1_1X86.html#a8fcee8e11458a08892fc937a9f428966">llvm::X86::getVPCMPImmForCond</a></div><div class="ttdeci">unsigned getVPCMPImmForCond(ISD::CondCode CC)</div><div class="ttdoc">Get the VPCMP immediate for the given condition. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02313">X86InstrInfo.cpp:2313</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aebe6fe7948d0ae093aba94381c73ed67"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aebe6fe7948d0ae093aba94381c73ed67">llvm::MachineOperand::CreateCPI</a></div><div class="ttdeci">static MachineOperand CreateCPI(unsigned Idx, int Offset, unsigned TargetFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00816">MachineOperand.h:816</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aba86b0738c2ab2a52688b846c45bfe59"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aba86b0738c2ab2a52688b846c45bfe59">llvm::MachineInstr::setFlag</a></div><div class="ttdeci">void setFlag(MIFlag Flag)</div><div class="ttdoc">Set a MI flag. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00317">MachineInstr.h:317</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00042">PassAnalysisSupport.h:42</a></div></div>
<div class="ttc" id="namespacellvm_html_afad63f3314b8553ee3c26d020b3ce09e"><div class="ttname"><a href="namespacellvm.html#afad63f3314b8553ee3c26d020b3ce09e">llvm::addRegOffset</a></div><div class="ttdeci">static const MachineInstrBuilder &amp; addRegOffset(const MachineInstrBuilder &amp;MIB, unsigned Reg, bool isKill, int Offset)</div><div class="ttdoc">addRegOffset - This function is used to add a memory reference of the form [Reg + Offset]...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrBuilder_8h_source.html#l00157">X86InstrBuilder.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a5a4eef9d22e5039b95e52892c6656f95"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a5a4eef9d22e5039b95e52892c6656f95">llvm::X86InstrInfo::X86InstrInfo</a></div><div class="ttdeci">X86InstrInfo(X86Subtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00079">X86InstrInfo.cpp:79</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a999795324f5e7c578a97992d780080f1"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">llvm::MachineInstr::hasOneMemOperand</a></div><div class="ttdeci">bool hasOneMemOperand() const</div><div class="ttdoc">Return true if this instruction has exactly one MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00582">MachineInstr.h:582</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html">llvm::X86Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00052">X86Subtarget.h:52</a></div></div>
<div class="ttc" id="MCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_aa8d1d8d88835b75b05b14ab774785e8a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#aa8d1d8d88835b75b05b14ab774785e8a">llvm::MachineBasicBlock::succ_empty</a></div><div class="ttdeci">bool succ_empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00295">MachineBasicBlock.h:295</a></div></div>
<div class="ttc" id="MCExpr_8h_html"><div class="ttname"><a href="MCExpr_8h.html">MCExpr.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52add798e74afcdf046a9a39e477261ab0e"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52add798e74afcdf046a9a39e477261ab0e">llvm::outliner::Invisible</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00033">MachineOutliner.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_aa4843a98a8b18a9d745dfe2a882ccf3b"><div class="ttname"><a href="namespacellvm_1_1X86.html#aa4843a98a8b18a9d745dfe2a882ccf3b">llvm::X86::getCondFromSETCC</a></div><div class="ttdeci">CondCode getCondFromSETCC(const MachineInstr &amp;MI)</div><div class="ttdoc">Return condition code of a SETCC opcode. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02195">X86InstrInfo.cpp:2195</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a5ad12b466e3a5900d0c307b301465d25"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a5ad12b466e3a5900d0c307b301465d25">llvm::ISD::SETGT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01068">ISDOpcodes.h:1068</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">llvm::CmpInst::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">This enumeration lists the possible predicates for CmpInst subclasses. </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00732">InstrTypes.h:732</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00653">MachineOperand.h:653</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a00870d00a6899aedeef7ebdd65fc1724"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a00870d00a6899aedeef7ebdd65fc1724">addOperands</a></div><div class="ttdeci">static void addOperands(MachineInstrBuilder &amp;MIB, ArrayRef&lt; MachineOperand &gt; MOs, int PtrOffset=0)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l04604">X86InstrInfo.cpp:4604</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfaa6a2e45ae404e3f797d2d7e9f3a48949"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa6a2e45ae404e3f797d2d7e9f3a48949">llvm::CodeModel::Kernel</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00028">CodeGen.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdoc">FunctionPass class - This class is used to implement most global optimizations. </div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00282">Pass.h:282</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05aa3213b645e029aba8bb1b85213607d5e"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05aa3213b645e029aba8bb1b85213607d5e">llvm::CmpInst::FCMP_ORD</a></div><div class="ttdoc">0 1 1 1 True if ordered (no nans) </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00741">InstrTypes.h:741</a></div></div>
<div class="ttc" id="namespacellvm_html_a984375439fd126cc0169b04229cf2389a03c37df61f8c273e8bdbfcb93398c42b"><div class="ttname"><a href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a03c37df61f8c273e8bdbfcb93398c42b">llvm::TB_BCAST_D</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFoldTables_8h_source.html#l00057">X86InstrFoldTables.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab8e1321ecb267615f4f4be14b92cf03a"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab8e1321ecb267615f4f4be14b92cf03a">llvm::MCRegisterInfo::isSuperRegister</a></div><div class="ttdeci">bool isSuperRegister(MCRegister RegA, MCRegister RegB) const</div><div class="ttdoc">Returns true if RegB is a super-register of RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00649">MCRegisterInfo.h:649</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a7cfc0ecfec922ebf19bd023f3b675604"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a7cfc0ecfec922ebf19bd023f3b675604">llvm::X86InstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const override</div><div class="ttdoc">foldMemoryOperand - If this target supports it, fold a load or store of the specified stack slot into...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l05000">X86InstrInfo.cpp:5000</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a5c1651fb93fe6b8e7f7c1207c3eba33d"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a5c1651fb93fe6b8e7f7c1207c3eba33d">llvm::X86II::MO_NTPOFF</a></div><div class="ttdoc">MO_NTPOFF - On a symbol operand this indicates that the immediate is the negative thread-pointer offs...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00479">X86BaseInfo.h:479</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a99d09fb1fd63acbb76124d5fe208ba24"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a99d09fb1fd63acbb76124d5fe208ba24">VPERM_CASES</a></div><div class="ttdeci">#define VPERM_CASES(Suffix)</div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_af0baab1b1dfea49cbffeb8727aebd429"><div class="ttname"><a href="namespacellvm_1_1X86II.html#af0baab1b1dfea49cbffeb8727aebd429">llvm::X86II::getOperandBias</a></div><div class="ttdeci">unsigned getOperandBias(const MCInstrDesc &amp;Desc)</div><div class="ttdoc">Compute whether all of the def operands are repeated in the uses and therefore should be skipped...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00975">X86BaseInfo.h:975</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00081">ilist_node.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a2614cbac72424860cd741485ef972ab6"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a2614cbac72424860cd741485ef972ab6">llvm::X86InstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02669">X86InstrInfo.cpp:2669</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea3547c8602aab6b0319c8052f8583613b"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea3547c8602aab6b0319c8052f8583613b">llvm::X86::COND_GE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00089">X86BaseInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a28701ca789f2f68ce1219af1c03cffaf"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a28701ca789f2f68ce1219af1c03cffaf">llvm::MachineInstrBuilder::addSym</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addSym(MCSymbol *Sym, unsigned char TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00258">MachineInstrBuilder.h:258</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aa460158a4019a4043faf6ea76344cbd5"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aa460158a4019a4043faf6ea76344cbd5">llvm::MachineFunction::getConstantPool</a></div><div class="ttdeci">MachineConstantPool * getConstantPool()</div><div class="ttdoc">getConstantPool - Return the constant pool object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00501">MachineFunction.h:501</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a8ce9439c5f364d8b85930e0ee689bbb8"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">llvm::MCRegisterInfo::getEncodingValue</a></div><div class="ttdeci">uint16_t getEncodingValue(MCRegister RegNo) const</div><div class="ttdoc">Returns the encoding for RegNo. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00546">MCRegisterInfo.h:546</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a2c3415ef8f310c64d20ff8772825e0b5"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a2c3415ef8f310c64d20ff8772825e0b5">llvm::X86InstrInfo::findCommutedOpIndices</a></div><div class="ttdeci">bool findCommutedOpIndices(const MachineInstr &amp;MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const override</div><div class="ttdoc">Returns true iff the routine could find two commutable operands in the given machine instruction...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l01978">X86InstrInfo.cpp:1978</a></div></div>
<div class="ttc" id="classllvm_1_1Constant_html_a4d51384de6e1798bb6aa875aebeea9f0"><div class="ttname"><a href="classllvm_1_1Constant.html#a4d51384de6e1798bb6aa875aebeea9f0">llvm::Constant::getAllOnesValue</a></div><div class="ttdeci">static Constant * getAllOnesValue(Type *Ty)</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8cpp_source.html#l00372">Constants.cpp:372</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a58e746f41e12a0ae326490283d4d447aa353f20f0404222671129b3d31f7ffc7b"><div class="ttname"><a href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa353f20f0404222671129b3d31f7ffc7b">llvm::X86::AddrScaleAmt</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00033">X86BaseInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a9fffac2512fe651f0d5e37e27f5bd51c"><div class="ttname"><a href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">getContext - Return a reference to the LLVMContext associated with this function. ...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00223">Function.cpp:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af2c351dad09a71aa08e1d85c67ae6e53"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">llvm::MachineOperand::CreateReg</a></div><div class="ttdeci">static MachineOperand CreateReg(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isEarlyClobber=false, unsigned SubReg=0, bool isDebug=false, bool isInternalRead=false, bool isRenamable=false)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00779">MachineOperand.h:779</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a36ea25402e8a11de5c94bfeb152ea063"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a36ea25402e8a11de5c94bfeb152ea063">llvm::X86InstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned CommuteOpIdx1, unsigned CommuteOpIdx2) const override</div><div class="ttdoc">Commutes the operands in the given instruction by changing the operands order and/or changing the ins...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l01527">X86InstrInfo.cpp:1527</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a6321b189ea8fd5058663f8a87d6c23e9"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">llvm::MachineBasicBlock::succ_begin</a></div><div class="ttdeci">succ_iterator succ_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00280">MachineBasicBlock.h:280</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a10add2603cf9d4706e64a3605783b764"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a10add2603cf9d4706e64a3605783b764">llvm::MCRegisterInfo::isSuperRegisterEq</a></div><div class="ttdeci">bool isSuperRegisterEq(MCRegister RegA, MCRegister RegB) const</div><div class="ttdoc">Returns true if RegB is a super-register of RegA or if RegB == RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00567">MCRegisterInfo.h:567</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_ad8060c87b20d86f00a914d4b35539eed"><div class="ttname"><a href="X86InstrInfo_8cpp.html#ad8060c87b20d86f00a914d4b35539eed">getThreeSrcCommuteCase</a></div><div class="ttdeci">static unsigned getThreeSrcCommuteCase(uint64_t TSFlags, unsigned SrcOpIdx1, unsigned SrcOpIdx2)</div><div class="ttdoc">This determines which of three possible cases of a three source commute the source indexes correspond...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l01336">X86InstrInfo.cpp:1336</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1912d4fbc40c61a12b1f770ad54dfd74"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">llvm::MachineInstr::isCopy</a></div><div class="ttdeci">bool isCopy() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01115">MachineInstr.h:1115</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a120ccebe70e1b0ddf72fc776229d0025"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a120ccebe70e1b0ddf72fc776229d0025">llvm::MachineInstr::isImplicitDef</a></div><div class="ttdeci">bool isImplicitDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01084">MachineInstr.h:1084</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_a434b7516027126339021e18d66c34864"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#a434b7516027126339021e18d66c34864">llvm::LiveVariables::getVarInfo</a></div><div class="ttdeci">VarInfo &amp; getVarInfo(unsigned RegIdx)</div><div class="ttdoc">getVarInfo - Return the VarInfo structure for the specified VIRTUAL register. </div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8cpp_source.html#l00085">LiveVariables.cpp:85</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ab1f5181c16c1e183fdccc4f4552ba887"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ab1f5181c16c1e183fdccc4f4552ba887">llvm::X86InstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02770">X86InstrInfo.cpp:2770</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab1063ce5e180c89490fae50511a46a29"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab1063ce5e180c89490fae50511a46a29">llvm::MachineFunction::front</a></div><div class="ttdeci">const MachineBasicBlock &amp; front() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00663">MachineFunction.h:663</a></div></div>
<div class="ttc" id="LivePhysRegs_8h_html"><div class="ttname"><a href="LivePhysRegs_8h.html">LivePhysRegs.h</a></div><div class="ttdoc">This file implements the LivePhysRegs utility for tracking liveness of physical registers. </div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_af3ad82efc4fd3797a5d9ed70a55354c8"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#af3ad82efc4fd3797a5d9ed70a55354c8">llvm::MCInstrDesc::NumDefs</a></div><div class="ttdeci">unsigned char NumDefs</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00192">MCInstrDesc.h:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ac5ea214c523615af8b7c8c6547ef59de"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ac5ea214c523615af8b7c8c6547ef59de">llvm::MCRegisterInfo::isSubRegisterEq</a></div><div class="ttdeci">bool isSubRegisterEq(MCRegister RegA, MCRegister RegB) const</div><div class="ttdoc">Returns true if RegB is a sub-register of RegA or if RegB == RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00561">MCRegisterInfo.h:561</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_af5583fbb95e5c40effafc318d9ea49ec"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#af5583fbb95e5c40effafc318d9ea49ec">llvm::X86InstrInfo::insertSelect</a></div><div class="ttdeci">void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, unsigned DstReg, ArrayRef&lt; MachineOperand &gt; Cond, unsigned TrueReg, unsigned FalseReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02866">X86InstrInfo.cpp:2866</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a649bfd3c9cf9a6b1d1bab86556e866dd"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a649bfd3c9cf9a6b1d1bab86556e866dd">llvm::X86Subtarget::isTargetWin64</a></div><div class="ttdeci">bool isTargetWin64() const</div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00798">X86Subtarget.h:798</a></div></div>
<div class="ttc" id="namespacellvm_html_ae2214ece5575fb1cd26613d7a74fbde5"><div class="ttname"><a href="namespacellvm.html#ae2214ece5575fb1cd26613d7a74fbde5">llvm::findFirstSet</a></div><div class="ttdeci">T findFirstSet(T Val, ZeroBehavior ZB=ZB_Max)</div><div class="ttdoc">Get the index of the first set bit starting from the least significant bit. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00239">MathExtras.h:239</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a42020afbcac5113c831c00294a0ac37f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a42020afbcac5113c831c00294a0ac37f">llvm::MachineInstr::isDebugInstr</a></div><div class="ttdeci">bool isDebugInstr() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01059">MachineInstr.h:1059</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a7f47862de23f7210f88ccf98ae1efbe4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a7f47862de23f7210f88ccf98ae1efbe4">llvm::ISD::SETGE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01069">ISDOpcodes.h:1069</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a1223d6e9a7dfb6e51299b894beccc679"><div class="ttname"><a href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">llvm::SDNode::isMachineOpcode</a></div><div class="ttdeci">bool isMachineOpcode() const</div><div class="ttdoc">Test if this node has a post-isel opcode, directly corresponding to a MachineInstr opcode...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00713">SelectionDAGNodes.h:713</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a396dda2571cd3c575f1d9cb44dc2cc09"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a396dda2571cd3c575f1d9cb44dc2cc09">llvm::CmpInst::FCMP_ULE</a></div><div class="ttdoc">1 1 0 1 True if unordered, less than, or equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00747">InstrTypes.h:747</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7f311fcc2415eee3cb3694013b985304"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f311fcc2415eee3cb3694013b985304">llvm::SDNode::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of values used by this operation. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00925">SelectionDAGNodes.h:925</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_a07ed686a79bd6b4e4702981c4f85ec19"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a07ed686a79bd6b4e4702981c4f85ec19">llvm::TargetFrameLowering::getStackAlignment</a></div><div class="ttdeci">unsigned getStackAlignment() const</div><div class="ttdoc">getStackAlignment - This method returns the number of bytes to which the stack pointer must be aligne...</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00080">TargetFrameLowering.h:80</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="X86Subtarget_8h_html"><div class="ttname"><a href="X86Subtarget_8h.html">X86Subtarget.h</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">llvm::MVT::f64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00052">MachineValueType.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a56b7fed94faeb5bc67ee2b71608d2665"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">llvm::MachineInstr::getNumExplicitOperands</a></div><div class="ttdeci">unsigned getNumExplicitOperands() const</div><div class="ttdoc">Returns the number of non-implicit operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00699">MachineInstr.cpp:699</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7ee93f7417bb2c7fb2355ee530a22d5a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a7ee93f7417bb2c7fb2355ee530a22d5a">llvm::MachineInstr::findRegisterDefOperand</a></div><div class="ttdeci">MachineOperand * findRegisterDefOperand(Register Reg, bool isDead=false, bool Overlap=false, const TargetRegisterInfo *TRI=nullptr)</div><div class="ttdoc">Wrapper for findRegisterDefOperandIdx, it returns a pointer to the MachineOperand rather than an inde...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01276">MachineInstr.h:1276</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a720a42e85f7e981afd61e28473b0000a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a720a42e85f7e981afd61e28473b0000a">llvm::CmpInst::ICMP_SGT</a></div><div class="ttdoc">signed greater than </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00759">InstrTypes.h:759</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_aaf02ead72b5ff75422acd3b3551ed5c1"><div class="ttname"><a href="X86InstrInfo_8cpp.html#aaf02ead72b5ff75422acd3b3551ed5c1">lookupAVX512</a></div><div class="ttdeci">static const uint16_t * lookupAVX512(unsigned opcode, unsigned domain, ArrayRef&lt; uint16_t[4]&gt; Table)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06548">X86InstrInfo.cpp:6548</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a49f37835a410e050b960dd936a54dd05"><div class="ttname"><a href="classllvm_1_1Type.html#a49f37835a410e050b960dd936a54dd05">llvm::Type::getFP128Ty</a></div><div class="ttdeci">static Type * getFP128Ty(LLVMContext &amp;C)</div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00173">Type.cpp:173</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_aa612e3445dd582769ddde75a5c392414"><div class="ttname"><a href="X86InstrInfo_8cpp.html#aa612e3445dd582769ddde75a5c392414">isHReg</a></div><div class="ttdeci">static bool isHReg(unsigned Reg)</div><div class="ttdoc">Test if the given register is a physical h register. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02884">X86InstrInfo.cpp:2884</a></div></div>
<div class="ttc" id="namespacellvm_html_a03cd6233fcd6b507b6c6ed371846ef05"><div class="ttname"><a href="namespacellvm.html#a03cd6233fcd6b507b6c6ed371846ef05">llvm::lookupTwoAddrFoldTable</a></div><div class="ttdeci">const X86MemoryFoldTableEntry * lookupTwoAddrFoldTable(unsigned RegOp)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFoldTables_8cpp_source.html#l05580">X86InstrFoldTables.cpp:5580</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00498">MachineOperand.h:498</a></div></div>
<div class="ttc" id="namespacellvm_html_ad73248c76f67b663abacff7aff17fd2c"><div class="ttname"><a href="namespacellvm.html#ad73248c76f67b663abacff7aff17fd2c">llvm::addFrameReference</a></div><div class="ttdeci">static const MachineInstrBuilder &amp; addFrameReference(const MachineInstrBuilder &amp;MIB, int FI, int Offset=0, bool mem=true)</div><div class="ttdoc">addFrameReference - This function is used to add a reference to the base of an abstract object on the...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrBuilder_8h_source.html#l00032">PPCInstrBuilder.h:32</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a1770faaa69157d9748d710cc006f605c"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a1770faaa69157d9748d710cc006f605c">AdjustBlendMask</a></div><div class="ttdeci">static bool AdjustBlendMask(unsigned OldMask, unsigned OldWidth, unsigned NewWidth, unsigned *pNewMask=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06558">X86InstrInfo.cpp:6558</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eafeeb44274a14a14010dc990daecb39a0">llvm::X86::COND_AE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00079">X86BaseInfo.h:79</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a041a75fdb93d865fe4deba6aaaa49067"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a041a75fdb93d865fe4deba6aaaa49067">llvm::X86Subtarget::getRegisterInfo</a></div><div class="ttdeci">const X86RegisterInfo * getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00520">X86Subtarget.h:520</a></div></div>
<div class="ttc" id="structllvm_1_1LiveVariables_1_1VarInfo_html_a65c816771eca7465f5e3e0bb6624ad88"><div class="ttname"><a href="structllvm_1_1LiveVariables_1_1VarInfo.html#a65c816771eca7465f5e3e0bb6624ad88">llvm::LiveVariables::VarInfo::Kills</a></div><div class="ttdeci">std::vector&lt; MachineInstr * &gt; Kills</div><div class="ttdoc">Kills - List of MachineInstruction&amp;#39;s which are the last use of this virtual register (kill it) in the...</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00089">LiveVariables.h:89</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a74affd0fa65b28e7359abbd4a0d08dca"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a74affd0fa65b28e7359abbd4a0d08dca">llvm::X86II::MO_TPOFF</a></div><div class="ttdoc">MO_TPOFF - On a symbol operand this indicates that the immediate is the thread-pointer offset for the...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00463">X86BaseInfo.h:463</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a4c399f525bbcf03d72af4b303e6eeca8"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a4c399f525bbcf03d72af4b303e6eeca8">llvm::CmpInst::FCMP_OGT</a></div><div class="ttdoc">0 0 1 0 True if ordered and greater than </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00736">InstrTypes.h:736</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a7695bd2e20788ffc4b645533c018f26e"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">llvm::MCInstrDesc::getOperandConstraint</a></div><div class="ttdeci">int getOperandConstraint(unsigned OpNum, MCOI::OperandConstraint Constraint) const</div><div class="ttdoc">Returns the value of the specific constraint if it is set. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00212">MCInstrDesc.h:212</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba8d230b4df405685c7dc1f1db718d7008"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8d230b4df405685c7dc1f1db718d7008">llvm::X86II::PD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00725">X86BaseInfo.h:725</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ad304b10479d6791deee8ad1b157fb37f"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ad304b10479d6791deee8ad1b157fb37f">llvm::X86InstrInfo::analyzeBranchPredicate</a></div><div class="ttdeci">bool analyzeBranchPredicate(MachineBasicBlock &amp;MBB, TargetInstrInfo::MachineBranchPredicate &amp;MBP, bool AllowModify=false) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02678">X86InstrInfo.cpp:2678</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_af696329e4903052f2b1a9990cea89f66"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#af696329e4903052f2b1a9990cea89f66">llvm::X86InstrInfo::classifyLEAReg</a></div><div class="ttdeci">bool classifyLEAReg(MachineInstr &amp;MI, const MachineOperand &amp;Src, unsigned LEAOpcode, bool AllowSP, Register &amp;NewSrc, bool &amp;isKill, MachineOperand &amp;ImplicitOp, LiveVariables *LV) const</div><div class="ttdoc">Given an operand within a MachineInstr, insert preceding code to put it into the right format for a p...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00703">X86InstrInfo.cpp:703</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a331903a931a7a47f84cbdae802354a0f"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a331903a931a7a47f84cbdae802354a0f">llvm::X86Subtarget::isPICStyleGOT</a></div><div class="ttdeci">bool isPICStyleGOT() const</div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00802">X86Subtarget.h:802</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a0f2b2ef8f4560ffd46c7966e8315142f"><div class="ttname"><a href="namespacellvm_1_1X86.html#a0f2b2ef8f4560ffd46c7966e8315142f">llvm::X86::getCondFromBranch</a></div><div class="ttdeci">CondCode getCondFromBranch(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02185">X86InstrInfo.cpp:2185</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a578c96ec1a73dad6a5421fb093813f4f"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a578c96ec1a73dad6a5421fb093813f4f">VPERM_CASES_BROADCAST</a></div><div class="ttdeci">#define VPERM_CASES_BROADCAST(Suffix)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_abe04ffc605f0c3a48a581cdb3ded2df4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">llvm::MachineInstr::readsRegister</a></div><div class="ttdeci">bool readsRegister(Register Reg, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Return true if the MachineInstr reads the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01188">MachineInstr.h:1188</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a817bd5974ff30b055904b472012c20b1"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a817bd5974ff30b055904b472012c20b1">isDefConvertible</a></div><div class="ttdeci">static bool isDefConvertible(const MachineInstr &amp;MI, bool &amp;NoSignFlag)</div><div class="ttdoc">Check whether the definition can be converted to remove a comparison against zero. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03394">X86InstrInfo.cpp:3394</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_a10b001a3619e52b63e873cab3609c19e"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#a10b001a3619e52b63e873cab3609c19e">llvm::LiveVariables::replaceKillInstruction</a></div><div class="ttdeci">void replaceKillInstruction(unsigned Reg, MachineInstr &amp;OldMI, MachineInstr &amp;NewMI)</div><div class="ttdoc">replaceKillInstruction - Update register kill info by replacing a kill instruction with a new one...</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8cpp_source.html#l00681">LiveVariables.cpp:681</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_ae844d6ff99f067e6672e004ed7613c24"><div class="ttname"><a href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">llvm::MCInst::setOpcode</a></div><div class="ttdeci">void setOpcode(unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00171">MCInst.h:171</a></div></div>
<div class="ttc" id="StackMaps_8h_html"><div class="ttname"><a href="StackMaps_8h.html">StackMaps.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a99e12a4a954a95d45f52950d13a43fc6"><div class="ttname"><a href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">llvm::countPopulation</a></div><div class="ttdeci">unsigned countPopulation(T Value)</div><div class="ttdoc">Count the number of set bits in a value. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00556">MathExtras.h:556</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdoc">Replace the instruction descriptor (thus opcode) of the current instruction with a new one...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01559">MachineInstr.h:1559</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">llvm::X86::COND_INVALID</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00102">X86BaseInfo.h:102</a></div></div>
<div class="ttc" id="namespacellvm_html_a3c06dd4f7f2b68acd70b64194485b09d"><div class="ttname"><a href="namespacellvm.html#a3c06dd4f7f2b68acd70b64194485b09d">llvm::isInt&lt; 32 &gt;</a></div><div class="ttdeci">constexpr bool isInt&lt; 32 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00345">MathExtras.h:345</a></div></div>
<div class="ttc" id="TargetOptions_8h_html"><div class="ttname"><a href="TargetOptions_8h.html">TargetOptions.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab0d1155c8c38e84cbe387998fd2e517e"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">llvm::MachineOperand::isGlobal</a></div><div class="ttdeci">bool isGlobal() const</div><div class="ttdoc">isGlobal - Tests if this is a MO_GlobalAddress operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00337">MachineOperand.h:337</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aa5ff177bc1498508696aaf27235db3fc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">llvm::MachineInstr::memoperands_begin</a></div><div class="ttdeci">mmo_iterator memoperands_begin() const</div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00567">MachineInstr.h:567</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaaf9d50e29346a1094fb35045851db856">llvm::X86::COND_BE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00082">X86BaseInfo.h:82</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaeb72ca445848c39685fff16f97825475"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaeb72ca445848c39685fff16f97825475">llvm::X86::COND_S</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00084">X86BaseInfo.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac485421b5fcb9454ea64e74f6396a810"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac485421b5fcb9454ea64e74f6396a810">llvm::MachineFunction::CloneMachineInstr</a></div><div class="ttdeci">MachineInstr * CloneMachineInstr(const MachineInstr *Orig)</div><div class="ttdoc">Create a new MachineInstr which is a copy of Orig, identical in all ways except the instruction has n...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00351">MachineFunction.cpp:351</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00223">SelectionDAG.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a084c4194e073a7b6c26812f6d00f4f2a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a084c4194e073a7b6c26812f6d00f4f2a">llvm::MachineInstr::isDereferenceableInvariantLoad</a></div><div class="ttdeci">bool isDereferenceableInvariantLoad(AAResults *AA) const</div><div class="ttdoc">Return true if this load instruction never traps and points to a memory location whose value doesn&amp;#39;t ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01309">MachineInstr.cpp:1309</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a2da9f36c923f6d843b1bc13c35b75c16"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a2da9f36c923f6d843b1bc13c35b75c16">llvm::X86InstrInfo::isStoreToStackSlotPostFE</a></div><div class="ttdeci">unsigned isStoreToStackSlotPostFE(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdoc">isStoreToStackSlotPostFE - Check for post-frame ptr elimination stack locations as well...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00446">X86InstrInfo.cpp:446</a></div></div>
<div class="ttc" id="classllvm_1_1MachineDominatorTree_html_ad5eb0a2c36c346c84065407be9d472d4"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html#ad5eb0a2c36c346c84065407be9d472d4">llvm::MachineDominatorTree::getRootNode</a></div><div class="ttdeci">MachineDomTreeNode * getRootNode() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00110">MachineDominators.h:110</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bac84d4b40d46ba3f9eb98a4d65d584670"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac84d4b40d46ba3f9eb98a4d65d584670">llvm::X86II::SSEDomainShift</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00835">X86BaseInfo.h:835</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_acfdd0bed824d5e9e42cb204e461395e8"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#acfdd0bed824d5e9e42cb204e461395e8">llvm::X86InstrInfo::unfoldMemoryOperand</a></div><div class="ttdeci">bool unfoldMemoryOperand(MachineFunction &amp;MF, MachineInstr &amp;MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, SmallVectorImpl&lt; MachineInstr *&gt; &amp;NewMIs) const override</div><div class="ttdoc">unfoldMemoryOperand - Separate a single instruction which folded a load or a store or a load and a st...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l05451">X86InstrInfo.cpp:5451</a></div></div>
<div class="ttc" id="FileCheck_8cpp_html_a1e23cc505a17287914489e2d7f7093ba"><div class="ttname"><a href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a></div><div class="ttdeci">static uint64_t add(uint64_t LeftOp, uint64_t RightOp)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00208">FileCheck.cpp:208</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a3b6c6dbd22e08b9d63503932a637b0fe"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a3b6c6dbd22e08b9d63503932a637b0fe">llvm::X86InstrInfo::hasLiveCondCodeDef</a></div><div class="ttdeci">bool hasLiveCondCodeDef(MachineInstr &amp;MI) const</div><div class="ttdoc">True if MI has a condition code def, e.g. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00672">X86InstrInfo.cpp:672</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a58e746f41e12a0ae326490283d4d447aa8fed367c46e025e4269e9725a94391b6"><div class="ttname"><a href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa8fed367c46e025e4269e9725a94391b6">llvm::X86::AddrSegmentReg</a></div><div class="ttdoc">AddrSegmentReg - The operand # of the segment in the memory operand. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00038">X86BaseInfo.h:38</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a1e962b46ba9784205ea3eba9c0b10ded"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a1e962b46ba9784205ea3eba9c0b10ded">expandMOV32r1</a></div><div class="ttdeci">static bool expandMOV32r1(MachineInstrBuilder &amp;MIB, const TargetInstrInfo &amp;TII, bool MinusOne)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03904">X86InstrInfo.cpp:3904</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a75016d5872d90adf89cc1cbf5763f474"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a75016d5872d90adf89cc1cbf5763f474">llvm::CmpInst::FCMP_ULT</a></div><div class="ttdoc">1 1 0 0 True if unordered or less than </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00746">InstrTypes.h:746</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">llvm::MVT::f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00051">MachineValueType.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html">llvm::X86RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8h_source.html#l00024">X86RegisterInfo.h:24</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a5c06f5a972e8a78052103840a8c98a3f"><div class="ttname"><a href="namespacellvm_1_1X86.html#a5c06f5a972e8a78052103840a8c98a3f">llvm::X86::GetOppositeBranchCondition</a></div><div class="ttdeci">CondCode GetOppositeBranchCondition(CondCode CC)</div><div class="ttdoc">GetOppositeBranchCondition - Return the inverse of the specified cond, e.g. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02217">X86InstrInfo.cpp:2217</a></div></div>
<div class="ttc" id="X86MachineFunctionInfo_8h_html"><div class="ttname"><a href="X86MachineFunctionInfo_8h.html">X86MachineFunctionInfo.h</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a66e91c5407ade0326e5dbd87e986e648"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">llvm::MachineInstr::modifiesRegister</a></div><div class="ttdeci">bool modifiesRegister(Register Reg, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Return true if the MachineInstr modifies (fully define or partially define) the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01226">MachineInstr.h:1226</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7"><div class="ttname"><a href="X86InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l08057">X86InstrInfo.cpp:8057</a></div></div>
<div class="ttc" id="namespacellvm_html_a5a1ffa9f6330c88feb36340a950ba397"><div class="ttname"><a href="namespacellvm.html#a5a1ffa9f6330c88feb36340a950ba397">llvm::addRegReg</a></div><div class="ttdeci">static const MachineInstrBuilder &amp; addRegReg(const MachineInstrBuilder &amp;MIB, unsigned Reg1, bool isKill1, unsigned Reg2, bool isKill2)</div><div class="ttdoc">addRegReg - This function is used to add a memory reference of the form: [Reg + Reg]. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrBuilder_8h_source.html#l00164">X86InstrBuilder.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html">llvm::TargetFrameLowering</a></div><div class="ttdoc">Information about stack frame layout on the target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00043">TargetFrameLowering.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a47760ffd22a82283df0f5da521feca2a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00193">MachineInstrBuilder.h:193</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a15ae464950ac676919c2f0c7aafc706c"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a15ae464950ac676919c2f0c7aafc706c">llvm::CmpInst::ICMP_SLT</a></div><div class="ttdoc">signed less than </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00761">InstrTypes.h:761</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="LiveVariables_8h_html"><div class="ttname"><a href="LiveVariables_8h.html">LiveVariables.h</a></div></div>
<div class="ttc" id="classllvm_1_1X86MachineFunctionInfo_html_a99fe9b30db19b8c18b302ad523a38698"><div class="ttname"><a href="classllvm_1_1X86MachineFunctionInfo.html#a99fe9b30db19b8c18b302ad523a38698">llvm::X86MachineFunctionInfo::getNumLocalDynamicTLSAccesses</a></div><div class="ttdeci">unsigned getNumLocalDynamicTLSAccesses() const</div><div class="ttdef"><b>Definition:</b> <a href="X86MachineFunctionInfo_8h_source.html#l00167">X86MachineFunctionInfo.h:167</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a9ed7ab696731f4639956ae7bb78f9b79"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a9ed7ab696731f4639956ae7bb78f9b79">commuteVPTERNLOG</a></div><div class="ttdeci">static void commuteVPTERNLOG(MachineInstr &amp;MI, unsigned SrcOpIdx1, unsigned SrcOpIdx2)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l01415">X86InstrInfo.cpp:1415</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ae41024903c1885994dd8cf8a878b0fef"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ae41024903c1885994dd8cf8a878b0fef">llvm::X86InstrInfo::getFrameAdjustment</a></div><div class="ttdeci">int64_t getFrameAdjustment(const MachineInstr &amp;I) const</div><div class="ttdoc">Returns the stack pointer adjustment that happens inside the frame setup..destroy sequence (e...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00155">X86InstrInfo.h:155</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_abbb3f07cf719444939f1967d76aeea5e"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#abbb3f07cf719444939f1967d76aeea5e">llvm::MachineInstrBuilder::addDisp</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addDisp(const MachineOperand &amp;Disp, int64_t off, unsigned char TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00275">MachineInstrBuilder.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">llvm::MVT::i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00041">MachineValueType.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a166c01b8220e205da9138b331f7475ae"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">llvm::X86InstrInfo::getRegisterInfo</a></div><div class="ttdeci">const X86RegisterInfo &amp; getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00151">X86InstrInfo.h:151</a></div></div>
<div class="ttc" id="classllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01118">SelectionDAGNodes.h:1118</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a9bf617fd3367180fb96cebccfaae8dfa"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a></div><div class="ttdeci">static GCRegistry::Add&lt; StatepointGC &gt; D(&quot;statepoint-example&quot;, &quot;an example strategy for statepoint&quot;)</div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a5b2d40eb1da9c585ca08c3e61fc44728"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a5b2d40eb1da9c585ca08c3e61fc44728">llvm::X86InstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l07767">X86InstrInfo.cpp:7767</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a54ce61c9315f4d35304a86cb34388921"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a54ce61c9315f4d35304a86cb34388921">llvm::MachineInstrBuilder::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">If conversion operators fail, use this method to get the MachineInstr explicitly. ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00080">MachineInstrBuilder.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_af11a6ebf7ab3c388234cb6d5378439a3"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">llvm::AnalysisUsage::setPreservesCFG</a></div><div class="ttdeci">void setPreservesCFG()</div><div class="ttdoc">This function should be called by the pass, iff they do not: </div><div class="ttdef"><b>Definition:</b> <a href="Pass_8cpp_source.html#l00256">Pass.cpp:256</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a3496944fcc473dfe584e6615503a7a76"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">llvm::MCInstrDesc::getNumDefs</a></div><div class="ttdeci">unsigned getNumDefs() const</div><div class="ttdoc">Return the number of MachineOperands that are register definitions. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00250">MCInstrDesc.h:250</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00499">SelectionDAGNodes.h:499</a></div></div>
<div class="ttc" id="namespacellvm_html_a25f1d7ccf87af8d87fcb950f7ed758b5"><div class="ttname"><a href="namespacellvm.html#a25f1d7ccf87af8d87fcb950f7ed758b5">llvm::isAligned</a></div><div class="ttdeci">bool isAligned(Align Lhs, uint64_t SizeInBytes)</div><div class="ttdoc">Checks that SizeInBytes is a multiple of the alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00146">Alignment.h:146</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a07b28b4355ad8daca32f6087453982a0"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a07b28b4355ad8daca32f6087453982a0">llvm::X86II::isKMergeMasked</a></div><div class="ttdeci">bool isKMergeMasked(uint64_t TSFlags)</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l01141">X86BaseInfo.h:1141</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a00c9d82d8d59adedd1734fed16051c73"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a00c9d82d8d59adedd1734fed16051c73">llvm::MachineBasicBlock::remove</a></div><div class="ttdeci">MachineInstr * remove(MachineInstr *I)</div><div class="ttdoc">Remove the unbundled instruction from the instruction list without deleting it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00688">MachineBasicBlock.h:688</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_abd85c9d7c51eb515a550069e9ad9445e"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#abd85c9d7c51eb515a550069e9ad9445e">llvm::MachineBasicBlock::isLayoutSuccessor</a></div><div class="ttdeci">bool isLayoutSuccessor(const MachineBasicBlock *MBB) const</div><div class="ttdoc">Return true if the specified MBB will be emitted immediately after this block, such that if this bloc...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00821">MachineBasicBlock.cpp:821</a></div></div>
<div class="ttc" id="classllvm_1_1DIExpression_html"><div class="ttname"><a href="classllvm_1_1DIExpression.html">llvm::DIExpression</a></div><div class="ttdoc">DWARF expression. </div><div class="ttdef"><b>Definition:</b> <a href="DebugInfoMetadata_8h_source.html#l02307">DebugInfoMetadata.h:2307</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a83b7b1113f9f59efaa7ef036dd4cfc1b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">llvm::MachineRegisterInfo::getUniqueVRegDef</a></div><div class="ttdeci">MachineInstr * getUniqueVRegDef(unsigned Reg) const</div><div class="ttdoc">getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or nul...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00411">MachineRegisterInfo.cpp:411</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eaf40beda0a4322699215cb85d7d6667b6"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eaf40beda0a4322699215cb85d7d6667b6">llvm::X86::COND_L</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00088">X86BaseInfo.h:88</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="namespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00940">BitVector.h:940</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a4a8d56726b9e91d336422a546d126a0f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4a8d56726b9e91d336422a546d126a0f">llvm::MachineFunction::hasWinCFI</a></div><div class="ttdeci">bool hasWinCFI() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00551">MachineFunction.h:551</a></div></div>
<div class="ttc" id="classllvm_1_1X86MachineFunctionInfo_html_af2f0359e40743109c0db7eeebf23c2e9"><div class="ttname"><a href="classllvm_1_1X86MachineFunctionInfo.html#af2f0359e40743109c0db7eeebf23c2e9">llvm::X86MachineFunctionInfo::getUsesRedZone</a></div><div class="ttdeci">bool getUsesRedZone() const</div><div class="ttdef"><b>Definition:</b> <a href="X86MachineFunctionInfo_8h_source.html#l00183">X86MachineFunctionInfo.h:183</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a479bd4c5fb4daa072c0e9ffff9ab285c"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a479bd4c5fb4daa072c0e9ffff9ab285c">extractLoadMMOs</a></div><div class="ttdeci">static SmallVector&lt; MachineMemOperand *, 2 &gt; extractLoadMMOs(ArrayRef&lt; MachineMemOperand *&gt; MMOs, MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l05365">X86InstrInfo.cpp:5365</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a2751d6136a2819749dcef65dc19a4246"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a2751d6136a2819749dcef65dc19a4246">llvm::CmpInst::ICMP_SLE</a></div><div class="ttdoc">signed less or equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00762">InstrTypes.h:762</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a1b4c000c36eee09deb771ebf364a9dcd"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a1b4c000c36eee09deb771ebf364a9dcd">hasUndefRegUpdate</a></div><div class="ttdeci">static bool hasUndefRegUpdate(unsigned Opcode, unsigned &amp;OpNum, bool ForLoadFold=false)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l04361">X86InstrInfo.cpp:4361</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_aacf23642e6d4771780ca75603341a519"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#aacf23642e6d4771780ca75603341a519">llvm::TargetMachine::getCodeModel</a></div><div class="ttdeci">CodeModel::Model getCodeModel() const</div><div class="ttdoc">Returns the code model. </div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00074">TargetMachine.cpp:74</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a1c92bdcd3556507db25fbbb07d6fe642"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a1c92bdcd3556507db25fbbb07d6fe642">llvm::X86Subtarget::hasPOPCNTFalseDeps</a></div><div class="ttdeci">bool hasPOPCNTFalseDeps() const</div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00656">X86Subtarget.h:656</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea874bd4784391ae60bfdbc12d1f10bc73">llvm::X86::COND_G</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00091">X86BaseInfo.h:91</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a61c8331c23c1b12c1b2a84d18539eac1"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a61c8331c23c1b12c1b2a84d18539eac1">llvm::MachineInstr::setDebugLoc</a></div><div class="ttdeci">void setDebugLoc(DebugLoc dl)</div><div class="ttdoc">Replace current source information with new such. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01563">MachineInstr.h:1563</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_abed37e9eeb67324751569d54ac13c0ef"><div class="ttname"><a href="X86InstrInfo_8cpp.html#abed37e9eeb67324751569d54ac13c0ef">isNonFoldablePartialRegisterLoad</a></div><div class="ttdeci">static bool isNonFoldablePartialRegisterLoad(const MachineInstr &amp;LoadMI, const MachineInstr &amp;UserMI, const MachineFunction &amp;MF)</div><div class="ttdoc">Check if LoadMI is a partial register load that we can&amp;#39;t fold into MI because the latter uses content...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l05070">X86InstrInfo.cpp:5070</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonMCInstrInfo_html_a97d6571ff5232080bec163cd55377545"><div class="ttname"><a href="namespacellvm_1_1HexagonMCInstrInfo.html#a97d6571ff5232080bec163cd55377545">llvm::HexagonMCInstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(MCInstrInfo const &amp;MCII, MCInst const &amp;MCI)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMCInstrInfo_8cpp_source.html#l00628">HexagonMCInstrInfo.cpp:628</a></div></div>
<div class="ttc" id="namespacellvm_html_a984375439fd126cc0169b04229cf2389a99eb96ce9758ed647d71a8a60ed1829d"><div class="ttname"><a href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a99eb96ce9758ed647d71a8a60ed1829d">llvm::TB_BCAST_SS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFoldTables_8h_source.html#l00059">X86InstrFoldTables.h:59</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_ae1f976188a3bbf728f260f581ff87b12"><div class="ttname"><a href="X86InstrInfo_8cpp.html#ae1f976188a3bbf728f260f581ff87b12">getFallThroughMBB</a></div><div class="ttdeci">static MachineBasicBlock * getFallThroughMBB(MachineBasicBlock *MBB, MachineBasicBlock *TBB)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02485">X86InstrInfo.cpp:2485</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_abe100fd3252fd692e010169ff89303e9"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#abe100fd3252fd692e010169ff89303e9">llvm::X86InstrInfo::describeLoadedValue</a></div><div class="ttdeci">Optional&lt; ParamLoadedValue &gt; describeLoadedValue(const MachineInstr &amp;MI, Register Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l07596">X86InstrInfo.cpp:7596</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab0fae869007b900fbe4275983eda693f"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab0fae869007b900fbe4275983eda693f">llvm::MachineRegisterInfo::def_instr_begin</a></div><div class="ttdeci">def_instr_iterator def_instr_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00397">MachineRegisterInfo.h:397</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_ac56f67ff590e79d76f8ebd243e4cf442"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#ac56f67ff590e79d76f8ebd243e4cf442">llvm::SmallVectorImpl::append</a></div><div class="ttdeci">void append(in_iter in_start, in_iter in_end)</div><div class="ttdoc">Add the specified range to the end of the SmallVector. </div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00387">SmallVector.h:387</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="X86InstrFoldTables_8h_html"><div class="ttname"><a href="X86InstrFoldTables_8h.html">X86InstrFoldTables.h</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">llvm::MVT::i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00042">MachineValueType.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aec1078d911aabd272954b9125eaee6df"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aec1078d911aabd272954b9125eaee6df">llvm::ISD::CATCHRET</a></div><div class="ttdoc">CATCHRET - Represents a return from a catch block funclet. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00747">ISDOpcodes.h:747</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_aecce6c4ade64d8c1cda4d66a35f74aa4"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#aecce6c4ade64d8c1cda4d66a35f74aa4">llvm::X86InstrInfo::buildOutlinedFrame</a></div><div class="ttdeci">void buildOutlinedFrame(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF, const outliner::OutlinedFunction &amp;OF) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l08174">X86InstrInfo.cpp:8174</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a389bdd22ac34b944a0918ce82becf141"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a389bdd22ac34b944a0918ce82becf141">describeMOVrrLoadedValue</a></div><div class="ttdeci">static Optional&lt; ParamLoadedValue &gt; describeMOVrrLoadedValue(const MachineInstr &amp;MI, Register DescribedReg, const TargetRegisterInfo *TRI)</div><div class="ttdoc">If DescribedReg overlaps with the MOVrr instruction&amp;#39;s destination register then, if possible...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l07563">X86InstrInfo.cpp:7563</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdoc">The memory access reads data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a63dc447ffa7c103509a3c00e8f352d9c"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a63dc447ffa7c103509a3c00e8f352d9c">ReplaceableInstrsAVX2InsertExtract</a></div><div class="ttdeci">static const uint16_t ReplaceableInstrsAVX2InsertExtract[][3]</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06257">X86InstrInfo.cpp:6257</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ac284bf73ce7ebcde0eb46a600f6caba8"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ac284bf73ce7ebcde0eb46a600f6caba8">llvm::X86InstrInfo::canInsertSelect</a></div><div class="ttdeci">bool canInsertSelect(const MachineBasicBlock &amp;, ArrayRef&lt; MachineOperand &gt; Cond, unsigned, unsigned, int &amp;, int &amp;, int &amp;) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02830">X86InstrInfo.cpp:2830</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a9dd118773db4c3ae8f680afe955ec3cc"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a9dd118773db4c3ae8f680afe955ec3cc">llvm::X86InstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03242">X86InstrInfo.cpp:3242</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="MachineModuleInfo_8h_html"><div class="ttname"><a href="MachineModuleInfo_8h.html">MachineModuleInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84a23bf757b117faacb20d4521a6ab42e51"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84a23bf757b117faacb20d4521a6ab42e51">llvm::X86II::MO_GOTOFF</a></div><div class="ttdoc">MO_GOTOFF - On a symbol operand this indicates that the immediate is the offset to the location of th...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00394">X86BaseInfo.h:394</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a9a1c2054afa973564e0c2dd7fc5d2382"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a9a1c2054afa973564e0c2dd7fc5d2382">llvm::MachineInstr::isMoveReg</a></div><div class="ttdeci">bool isMoveReg(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this instruction is a register move. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00755">MachineInstr.h:755</a></div></div>
<div class="ttc" id="namespacellvm_html_ab102f0f12dd38aeea5906b1d80c792ff"><div class="ttname"><a href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">llvm::alignTo</a></div><div class="ttdeci">uint64_t alignTo(uint64_t Size, Align A)</div><div class="ttdoc">Returns a multiple of A needed to store Size bytes. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00163">Alignment.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="classPredicate_html"><div class="ttname"><a href="classPredicate.html">Predicate</a></div></div>
<div class="ttc" id="classllvm_1_1X86MachineFunctionInfo_html_af59bab191d46d33ba24fa65a662944b0"><div class="ttname"><a href="classllvm_1_1X86MachineFunctionInfo.html#af59bab191d46d33ba24fa65a662944b0">llvm::X86MachineFunctionInfo::getGlobalBaseReg</a></div><div class="ttdeci">unsigned getGlobalBaseReg() const</div><div class="ttdef"><b>Definition:</b> <a href="X86MachineFunctionInfo_8h_source.html#l00149">X86MachineFunctionInfo.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a30dd396c5b40cd86c1591872e574ccdf"><div class="ttname"><a href="classllvm_1_1Type.html#a30dd396c5b40cd86c1591872e574ccdf">llvm::Type::getInt32Ty</a></div><div class="ttdeci">static IntegerType * getInt32Ty(LLVMContext &amp;C)</div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00180">Type.cpp:180</a></div></div>
<div class="ttc" id="classllvm_1_1LivePhysRegs_html"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html">llvm::LivePhysRegs</a></div><div class="ttdoc">A set of physical registers with utility functions to track liveness when walking backward/forward th...</div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8h_source.html#l00048">LivePhysRegs.h:48</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a7272e3ce44cf49074565f2babb10f810"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a7272e3ce44cf49074565f2babb10f810">UndefRegClearance</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; UndefRegClearance(&quot;undef-reg-clearance&quot;, cl::desc(&quot;How many idle instructions we would like before &quot; &quot;certain undef register reads&quot;), cl::init(128), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a2517e88d2d947effcdaeaeec39b2e2c0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a2517e88d2d947effcdaeaeec39b2e2c0">llvm::MachineInstr::setPreInstrSymbol</a></div><div class="ttdeci">void setPreInstrSymbol(MachineFunction &amp;MF, MCSymbol *Symbol)</div><div class="ttdoc">Set a symbol that will be emitted just prior to the instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00467">MachineInstr.cpp:467</a></div></div>
<div class="ttc" id="namespacellvm_html_ac69ffa25019a9273380556dacb1ba33b"><div class="ttname"><a href="namespacellvm.html#ac69ffa25019a9273380556dacb1ba33b">llvm::addOffset</a></div><div class="ttdeci">static const MachineInstrBuilder &amp; addOffset(const MachineInstrBuilder &amp;MIB, int Offset)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrBuilder_8h_source.html#l00143">X86InstrBuilder.h:143</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71afacfcdd80d8095ce952ab919979f1d2f"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71afacfcdd80d8095ce952ab919979f1d2f">llvm::AArch64II::MO_COFFSTUB</a></div><div class="ttdoc">MO_COFFSTUB - On a symbol operand &quot;FOO&quot;, this indicates that the reference is actually to the &quot;...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00611">AArch64BaseInfo.h:611</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_a495b11cf3890ab746d76ef2881f79041"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00055">SmallVector.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_add685d2989450666a223c0d9e4c40876"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">llvm::TargetRegisterInfo::getMatchingSuperReg</a></div><div class="ttdeci">unsigned getMatchingSuperReg(unsigned Reg, unsigned SubIdx, const TargetRegisterClass *RC) const</div><div class="ttdoc">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00516">TargetRegisterInfo.h:516</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06add2496ae8d635f9f169602771c88d376"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06add2496ae8d635f9f169602771c88d376">llvm::Successor</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00035">SIMachineScheduler.h:35</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a21a2420f203d397dc05bb05a7f226218"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a21a2420f203d397dc05bb05a7f226218">getStoreRegOpcode</a></div><div class="ttdeci">static unsigned getStoreRegOpcode(unsigned SrcReg, const TargetRegisterClass *RC, bool isStackAligned, const X86Subtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03227">X86InstrInfo.cpp:3227</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a573bcd571c938fce863525330bbfc4b8"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a573bcd571c938fce863525330bbfc4b8">llvm::CmpInst::ICMP_UGE</a></div><div class="ttdoc">unsigned greater or equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00756">InstrTypes.h:756</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bad5bbb0f8b7dfd268d7ca01219b5ec3aa"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad5bbb0f8b7dfd268d7ca01219b5ec3aa">llvm::X86II::EncodingMask</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00839">X86BaseInfo.h:839</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a014aa77d177f925047f52c27d6dec14e"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a014aa77d177f925047f52c27d6dec14e">llvm::AArch64II::MO_DLLIMPORT</a></div><div class="ttdoc">MO_DLLIMPORT - On a symbol operand, this represents that the reference to the symbol is for an import...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00632">AArch64BaseInfo.h:632</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a0e5ffac7fd84af772a216629f8bd6da9"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a0e5ffac7fd84af772a216629f8bd6da9">llvm::TargetMachine::isPositionIndependent</a></div><div class="ttdeci">bool isPositionIndependent() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00044">TargetMachine.cpp:44</a></div></div>
<div class="ttc" id="classllvm_1_1DIExpression_html_ac687b806c1ee6f3e560b206de208a7e3"><div class="ttname"><a href="classllvm_1_1DIExpression.html#ac687b806c1ee6f3e560b206de208a7e3">llvm::DIExpression::appendExt</a></div><div class="ttdeci">static DIExpression * appendExt(const DIExpression *Expr, unsigned FromSize, unsigned ToSize, bool Signed)</div><div class="ttdoc">Append a zero- or sign-extension to Expr. </div><div class="ttdef"><b>Definition:</b> <a href="DebugInfoMetadata_8cpp_source.html#l01207">DebugInfoMetadata.cpp:1207</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a422b844cc7e3db360908c008cb651f96"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a422b844cc7e3db360908c008cb651f96">llvm::TargetInstrInfo::findCommutedOpIndices</a></div><div class="ttdeci">virtual bool findCommutedOpIndices(const MachineInstr &amp;MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const</div><div class="ttdoc">Returns true iff the routine could find two commutable operands in the given machine instruction...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00286">TargetInstrInfo.cpp:286</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_a0587abbded61717d8a153b7e5bfdbfed"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00044">MCInstrInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1VectorType_html_a8c90e6c50e795b17466482a04947690e"><div class="ttname"><a href="classllvm_1_1VectorType.html#a8c90e6c50e795b17466482a04947690e">llvm::VectorType::get</a></div><div class="ttdeci">static VectorType * get(Type *ElementType, ElementCount EC)</div><div class="ttdoc">This static method is the primary way to construct an VectorType. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00614">Type.cpp:614</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ab1fb67187fc37e569cc5171cbebba873"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">llvm::TargetMachine::Options</a></div><div class="ttdeci">TargetOptions Options</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00103">TargetMachine.h:103</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a03912582e43afd7dad833dee8201240d"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a03912582e43afd7dad833dee8201240d">shouldPreventUndefRegUpdateMemFold</a></div><div class="ttdeci">static bool shouldPreventUndefRegUpdateMemFold(MachineFunction &amp;MF, MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l04801">X86InstrInfo.cpp:4801</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00761">MachineOperand.h:761</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a84f1ffceb5b450823b8947738b7307ae"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a84f1ffceb5b450823b8947738b7307ae">hasPartialRegUpdate</a></div><div class="ttdeci">static bool hasPartialRegUpdate(unsigned Opcode, const X86Subtarget &amp;Subtarget, bool ForLoadFold=false)</div><div class="ttdoc">Return true for all instructions that only update the first 32 or 64-bits of the destination register...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l04270">X86InstrInfo.cpp:4270</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a008e18991b424ca6592046dd10494d0c"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a008e18991b424ca6592046dd10494d0c">FuseInst</a></div><div class="ttdeci">static MachineInstr * FuseInst(MachineFunction &amp;MF, unsigned Opcode, unsigned OpNo, ArrayRef&lt; MachineOperand &gt; MOs, MachineBasicBlock::iterator InsertPt, MachineInstr &amp;MI, const TargetInstrInfo &amp;TII, int PtrOffset=0)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l04685">X86InstrInfo.cpp:4685</a></div></div>
<div class="ttc" id="namespacellvm_html_a984375439fd126cc0169b04229cf2389ab67367af6d320936d141dc22810f6957"><div class="ttname"><a href="namespacellvm.html#a984375439fd126cc0169b04229cf2389ab67367af6d320936d141dc22810f6957">llvm::TB_BCAST_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFoldTables_8h_source.html#l00061">X86InstrFoldTables.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a572252cd0c7aa3beaa6fe0b1527ce18a"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a572252cd0c7aa3beaa6fe0b1527ce18a">llvm::X86InstrInfo::insertOutlinedCall</a></div><div class="ttdeci">MachineBasicBlock::iterator insertOutlinedCall(Module &amp;M, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF, const outliner::Candidate &amp;C) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l08189">X86InstrInfo.cpp:8189</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9404d5d9e4be534bb544777aae216691"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">llvm::MachineOperand::ChangeToRegister</a></div><div class="ttdeci">void ChangeToRegister(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isDebug=false)</div><div class="ttdoc">ChangeToRegister - Replace this operand with a new register operand of the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00234">MachineOperand.cpp:234</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a001d31fcea92be51d2999826b806606f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">llvm::MachineOperand::setSubReg</a></div><div class="ttdeci">void setSubReg(unsigned subReg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00469">MachineOperand.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_adbcdb952830bd8c5eeb802ab06dd5bb1"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#adbcdb952830bd8c5eeb802ab06dd5bb1">llvm::TargetSubtargetInfo::getFrameLowering</a></div><div class="ttdeci">virtual const TargetFrameLowering * getFrameLowering() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00096">TargetSubtargetInfo.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a548cfb9440f36ba67fc5566b8e967fc6"><div class="ttname"><a href="classllvm_1_1Function.html#a548cfb9440f36ba67fc5566b8e967fc6">llvm::Function::hasMinSize</a></div><div class="ttdeci">bool hasMinSize() const</div><div class="ttdoc">Optimize this function for minimum size (-Oz). </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00630">Function.h:630</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">llvm::MachineMemOperand::MOInvariant</a></div><div class="ttdoc">The memory access always returns the same value (or traps). </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00143">MachineMemOperand.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad7213433bd60dc33020246384dc18b9b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const</div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00329">MachineOperand.h:329</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_ac5feea989366c35ad4b85148a305f116"><div class="ttname"><a href="namespacellvm_1_1X86II.html#ac5feea989366c35ad4b85148a305f116">llvm::X86II::isKMasked</a></div><div class="ttdeci">bool isKMasked(uint64_t TSFlags)</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l01136">X86BaseInfo.h:1136</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a053f70c6f37604da3536209e2b86a05c"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a053f70c6f37604da3536209e2b86a05c">llvm::X86InstrInfo::isCopyInstrImpl</a></div><div class="ttdeci">Optional&lt; DestSourcePair &gt; isCopyInstrImpl(const MachineInstr &amp;MI) const override</div><div class="ttdoc">If the specific machine instruction is a instruction that moves/copies value from one register to ano...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03051">X86InstrInfo.cpp:3051</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a8a80b27ca29fe2076b9bbdee02c65464"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a8a80b27ca29fe2076b9bbdee02c65464">llvm::CmpInst::FCMP_ONE</a></div><div class="ttdoc">0 1 1 0 True if ordered and operands are unequal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00740">InstrTypes.h:740</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a1f0eaf6e75d5ef2865a0728b0eb198c1"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a1f0eaf6e75d5ef2865a0728b0eb198c1">getBroadcastOpcode</a></div><div class="ttdeci">static unsigned getBroadcastOpcode(const X86MemoryFoldTableEntry *I, const TargetRegisterClass *RC, const X86Subtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l05406">X86InstrInfo.cpp:5406</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae5036d7a6318520089e8c654b95e76c1"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae5036d7a6318520089e8c654b95e76c1">llvm::MachineInstr::getNumDefs</a></div><div class="ttdeci">unsigned getNumDefs() const</div><div class="ttdoc">Returns the total number of definitions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00441">MachineInstr.h:441</a></div></div>
<div class="ttc" id="namespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">llvm::outliner::Illegal</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00033">MachineOutliner.h:33</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a4915babd6475978bae6f349ffaa8a07c"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a4915babd6475978bae6f349ffaa8a07c">PartialRegUpdateClearance</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; PartialRegUpdateClearance(&quot;partial-reg-update-clearance&quot;, cl::desc(&quot;Clearance between two register writes &quot; &quot;for inserting XOR to avoid partial &quot; &quot;register update&quot;), cl::init(64), cl::Hidden)</div></div>
<div class="ttc" id="namespacellvm_html_a4db2f71d62968b2be3c4bffc5050d8c7"><div class="ttname"><a href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">llvm::dyn_cast</a></div><div class="ttdeci">LLVM_NODISCARD std::enable_if&lt;!is_simple_type&lt; Y &gt;::value, typename cast_retty&lt; X, const Y &gt;::ret_type &gt;::type dyn_cast(const Y &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="Casting_8h_source.html#l00332">Casting.h:332</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a20d1f65e3dcb870550c1c8340fc7a286"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a20d1f65e3dcb870550c1c8340fc7a286">llvm::X86InstrInfo::replaceBranchWithTailCall</a></div><div class="ttdeci">void replaceBranchWithTailCall(MachineBasicBlock &amp;MBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, const MachineInstr &amp;TailCall) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02438">X86InstrInfo.cpp:2438</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2e"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">llvm::X86::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00075">X86BaseInfo.h:75</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ad950ab3614fe5133202f89da02dc2220"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ad950ab3614fe5133202f89da02dc2220">llvm::X86InstrInfo::getOutliningCandidateInfo</a></div><div class="ttdeci">virtual outliner::OutlinedFunction getOutliningCandidateInfo(std::vector&lt; outliner::Candidate &gt; &amp;RepeatedSequenceLocs) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l08060">X86InstrInfo.cpp:8060</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a115e8139a169f88394b402aa49bf6162"><div class="ttname"><a href="namespacellvm_1_1X86.html#a115e8139a169f88394b402aa49bf6162">llvm::X86::getSETOpc</a></div><div class="ttdeci">unsigned getSETOpc(bool HasMemoryOperand=false)</div><div class="ttdoc">Return a setcc opcode based on whether it has a memory operand. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02298">X86InstrInfo.cpp:2298</a></div></div>
<div class="ttc" id="X86InstrBuilder_8h_html"><div class="ttname"><a href="X86InstrBuilder_8h.html">X86InstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ae68d159179d37dc7969439d842e2644f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00465">MachineFunction.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a959268ceeae23abe5c9ad9e895669d0c"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a959268ceeae23abe5c9ad9e895669d0c">llvm::CmpInst::FCMP_UGT</a></div><div class="ttdoc">1 0 1 0 True if unordered or greater than </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00744">InstrTypes.h:744</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae9723ca940711fa1a09c0d53efeef5fe"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae9723ca940711fa1a09c0d53efeef5fe">llvm::MachineInstr::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01083">MachineInstr.h:1083</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00054">MachineInstrBuilder.h:54</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a932d08403d119717119b7d886a1fd2b4"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a932d08403d119717119b7d886a1fd2b4">ReplaceableBlendInstrs</a></div><div class="ttdeci">static const uint16_t ReplaceableBlendInstrs[][3]</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06497">X86InstrInfo.cpp:6497</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a11888db1b554aaa7ba9ef88752f6a66d"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a11888db1b554aaa7ba9ef88752f6a66d">llvm::X86InstrInfo::isAssociativeAndCommutative</a></div><div class="ttdeci">bool isAssociativeAndCommutative(const MachineInstr &amp;Inst) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l07258">X86InstrInfo.cpp:7258</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a9839b7e1d8811ea9d41f901ab6a0f23b"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a9839b7e1d8811ea9d41f901ab6a0f23b">llvm::MachineInstr::getNumExplicitDefs</a></div><div class="ttdeci">unsigned getNumExplicitDefs() const</div><div class="ttdoc">Returns the number of non-implicit definitions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00718">MachineInstr.cpp:718</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba1224cf85d21a6023de72b90c2f225241"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1224cf85d21a6023de72b90c2f225241">llvm::X86II::EVEX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00851">X86BaseInfo.h:851</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00043">MachineValueType.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">llvm::MVT::i64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00044">MachineValueType.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00044">MachineInstrBuilder.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218">llvm::CmpInst::ICMP_EQ</a></div><div class="ttdoc">equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00753">InstrTypes.h:753</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a544a7d98a1211395b7bc5c70af0819c5"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a544a7d98a1211395b7bc5c70af0819c5">llvm::MachineInstr::registerDefIsDead</a></div><div class="ttdeci">bool registerDefIsDead(Register Reg, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Returns true if the register is dead in this machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01233">MachineInstr.h:1233</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPII_html_abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f"><div class="ttname"><a href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">llvm::SPII::Load</a></div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00032">SparcInstrInfo.h:32</a></div></div>
<div class="ttc" id="structllvm_1_1X86MemoryFoldTableEntry_html_affcc5e790c3d55a0631822993a377280"><div class="ttname"><a href="structllvm_1_1X86MemoryFoldTableEntry.html#affcc5e790c3d55a0631822993a377280">llvm::X86MemoryFoldTableEntry::Flags</a></div><div class="ttdeci">uint16_t Flags</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFoldTables_8h_source.html#l00071">X86InstrFoldTables.h:71</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a7cc561385866365c30e01079ece8ce04"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a7cc561385866365c30e01079ece8ce04">ReplaceableInstrsAVX2</a></div><div class="ttdeci">static const uint16_t ReplaceableInstrsAVX2[][3]</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06209">X86InstrInfo.cpp:6209</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a45b3cd845b81eba9c9b23954ffbb4fc6"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a45b3cd845b81eba9c9b23954ffbb4fc6">llvm::MCInstrDesc::hasImplicitUseOfPhysReg</a></div><div class="ttdeci">bool hasImplicitUseOfPhysReg(unsigned Reg) const</div><div class="ttdoc">Return true if this instruction implicitly uses the specified physical register. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00602">MCInstrDesc.h:602</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0dc6dbc2630fd5d1e5ca7ef3b51b1d63"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0dc6dbc2630fd5d1e5ca7ef3b51b1d63">llvm::MachineInstr::isSafeToMove</a></div><div class="ttdeci">bool isSafeToMove(AAResults *AA, bool &amp;SawStore) const</div><div class="ttdoc">Return true if it is safe to move this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01162">MachineInstr.cpp:1162</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_acf735f22db2a6cb417e73392e0934bb1"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#acf735f22db2a6cb417e73392e0934bb1">llvm::X86InstrInfo::hasReassociableOperands</a></div><div class="ttdeci">bool hasReassociableOperands(const MachineInstr &amp;Inst, const MachineBasicBlock *MBB) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l07234">X86InstrInfo.cpp:7234</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_aa70144cee705b3f0db7f53ff3bf004e9"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#aa70144cee705b3f0db7f53ff3bf004e9">llvm::MachinePointerInfo::getGOT</a></div><div class="ttdeci">static MachinePointerInfo getGOT(MachineFunction &amp;MF)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to a GOT entry. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00993">MachineOperand.cpp:993</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a37ed7999a16ee3916119a1a976ce0cee"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a37ed7999a16ee3916119a1a976ce0cee">llvm::X86InstrInfo::isSafeToClobberEFLAGS</a></div><div class="ttdeci">bool isSafeToClobberEFLAGS(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I) const</div><div class="ttdoc">isSafeToClobberEFLAGS - Return true if it&amp;#39;s safe insert an instruction tha would clobber the EFLAGS c...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00409">X86InstrInfo.h:409</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a024db78a5ed74f64666f3ca4955e6eca"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a024db78a5ed74f64666f3ca4955e6eca">llvm::CmpInst::FCMP_OEQ</a></div><div class="ttdoc">0 0 0 1 True if ordered and equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00735">InstrTypes.h:735</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">llvm::X86::COND_NE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00081">X86BaseInfo.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0037ac891190e1408b04a48156c3368c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0037ac891190e1408b04a48156c3368c">llvm::MachineInstr::operands_begin</a></div><div class="ttdeci">mop_iterator operands_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00486">MachineInstr.h:486</a></div></div>
<div class="ttc" id="namespacellvm_html_a984375439fd126cc0169b04229cf2389a6598f8f908e9718a235eae03485539cb"><div class="ttname"><a href="namespacellvm.html#a984375439fd126cc0169b04229cf2389a6598f8f908e9718a235eae03485539cb">llvm::TB_FOLDED_BCAST</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFoldTables_8h_source.html#l00041">X86InstrFoldTables.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05ae51609fc6a425f849d37c28cb9bc0344"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ae51609fc6a425f849d37c28cb9bc0344">llvm::CmpInst::FCMP_UGE</a></div><div class="ttdoc">1 0 1 1 True if unordered, greater than, or equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00745">InstrTypes.h:745</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00388">MachineOperand.h:388</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7f96a3399d86d6f136aaa121de4217a3"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">llvm::SDNode::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const</div><div class="ttdoc">This may only be called if isMachineOpcode returns true. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00718">SelectionDAGNodes.h:718</a></div></div>
<div class="ttc" id="classllvm_1_1DomTreeNodeBase_html_a79737fbb3fe55f322f7e654214625798"><div class="ttname"><a href="classllvm_1_1DomTreeNodeBase.html#a79737fbb3fe55f322f7e654214625798">llvm::DomTreeNodeBase::iterator</a></div><div class="ttdeci">typename std::vector&lt; DomTreeNodeBase * &gt;::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="GenericDomTree_8h_source.html#l00072">GenericDomTree.h:72</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0caab77831c0ee52b93185bcf64d180a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0caab77831c0ee52b93185bcf64d180a">llvm::MachineInstr::isPosition</a></div><div class="ttdeci">bool isPosition() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01055">MachineInstr.h:1055</a></div></div>
<div class="ttc" id="namespacellvm_html_a1a86775f3d85d98a31b2751e1eb348ea"><div class="ttname"><a href="namespacellvm.html#a1a86775f3d85d98a31b2751e1eb348ea">llvm::isNullConstant</a></div><div class="ttdeci">bool isNullConstant(SDValue V)</div><div class="ttdoc">Returns true if V is a constant integer zero. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l08811">SelectionDAG.cpp:8811</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a28b6761f167a2c40e54f5291ac35051d"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a28b6761f167a2c40e54f5291ac35051d">llvm::MachineFunction::getPICBaseSymbol</a></div><div class="ttdeci">MCSymbol * getPICBaseSymbol() const</div><div class="ttdoc">getPICBaseSymbol - Return a function-local symbol to represent the PIC base. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00651">MachineFunction.cpp:651</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">llvm::RISCVFenceField::W</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00095">RISCVBaseInfo.h:95</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea2484e939ba4da4cd9030456de2f5fb75"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea2484e939ba4da4cd9030456de2f5fb75">llvm::X86::LAST_VALID_COND</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00092">X86BaseInfo.h:92</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_af0257906f462ffadf000fbdcdd4ecabd"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#af0257906f462ffadf000fbdcdd4ecabd">llvm::X86InstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02747">X86InstrInfo.cpp:2747</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a292be4a9782030bfad637581d25a5897"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a292be4a9782030bfad637581d25a5897">llvm::ISD::SETUGT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01059">ISDOpcodes.h:1059</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a8caa24f675e22c202d5eb8937e54def1"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a8caa24f675e22c202d5eb8937e54def1">llvm::X86Subtarget::hasAVX512</a></div><div class="ttdeci">bool hasAVX512() const</div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00592">X86Subtarget.h:592</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a45cdfdabb3963ec52b198ce5d3aabc84adca1e9b1551356bed7c8ef8cb0f1c471"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a45cdfdabb3963ec52b198ce5d3aabc84adca1e9b1551356bed7c8ef8cb0f1c471">llvm::X86II::MO_PIC_BASE_OFFSET</a></div><div class="ttdoc">MO_PIC_BASE_OFFSET - On a symbol operand this indicates that the immediate should get the value of th...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00380">X86BaseInfo.h:380</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea73469030600320118cd4a02f934ca9bc"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea73469030600320118cd4a02f934ca9bc">llvm::X86::COND_NS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00085">X86BaseInfo.h:85</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a2dbc79cfed570a9127d2853385162bdf"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a2dbc79cfed570a9127d2853385162bdf">llvm::MachineInstr::isBarrier</a></div><div class="ttdeci">bool isBarrier(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if the specified instruction stops control flow from executing the instruction immediate...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00689">MachineInstr.h:689</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_ae5cfceffd11f580d611580000b5906f0"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#ae5cfceffd11f580d611580000b5906f0">llvm::X86Subtarget::hasBWI</a></div><div class="ttdeci">bool hasBWI() const</div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00687">X86Subtarget.h:687</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a607cecdc5172814382033e001ed11fad"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a607cecdc5172814382033e001ed11fad">llvm::CmpInst::ICMP_UGT</a></div><div class="ttdoc">unsigned greater than </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00755">InstrTypes.h:755</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a13c88093225eb165dd39fe36053ff088"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a13c88093225eb165dd39fe36053ff088">ReplaceableInstrsAVX512</a></div><div class="ttdeci">static const uint16_t ReplaceableInstrsAVX512[][4]</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06265">X86InstrInfo.cpp:6265</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a58fb7c99a3300f341e23893f999d35f3"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">llvm::MachineInstr::RemoveOperand</a></div><div class="ttdeci">void RemoveOperand(unsigned OpNo)</div><div class="ttdoc">Erase an operand from an instruction, leaving it with one fewer operand than it started with...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00295">MachineInstr.cpp:295</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07ab49f81c2ecbbff3d0fbe55dd46353774"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ab49f81c2ecbbff3d0fbe55dd46353774">llvm::ISD::SETLE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01071">ISDOpcodes.h:1071</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a251557179fe64bb09bd7e327c60c6b24"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">llvm::TargetRegisterInfo::getRegSizeInBits</a></div><div class="ttdeci">unsigned getRegSizeInBits(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bits of a register from class RC. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00271">TargetRegisterInfo.h:271</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_af39f85bc7795ab54bd45481cb6fbd7ef"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#af39f85bc7795ab54bd45481cb6fbd7ef">llvm::X86InstrInfo::getFMA3OpcodeToCommuteOperands</a></div><div class="ttdeci">unsigned getFMA3OpcodeToCommuteOperands(const MachineInstr &amp;MI, unsigned SrcOpIdx1, unsigned SrcOpIdx2, const X86InstrFMA3Group &amp;FMA3Group) const</div><div class="ttdoc">Returns an adjusted FMA opcode that must be used in FMA instruction that performs the same computatio...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l01357">X86InstrInfo.cpp:1357</a></div></div>
<div class="ttc" id="MachineDominators_8h_html"><div class="ttname"><a href="MachineDominators_8h.html">MachineDominators.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1LivePhysRegs_html_a33fa8a3faa861863d21b230a3ea9a565"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html#a33fa8a3faa861863d21b230a3ea9a565">llvm::LivePhysRegs::stepForward</a></div><div class="ttdeci">void stepForward(const MachineInstr &amp;MI, SmallVectorImpl&lt; std::pair&lt; MCPhysReg, const MachineOperand *&gt;&gt; &amp;Clobbers)</div><div class="ttdoc">Simulates liveness when stepping forward over an instruction(bundle). </div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8cpp_source.html#l00080">LivePhysRegs.cpp:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba372e5bf78ae924c43fcba961e1ebedb8"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba372e5bf78ae924c43fcba961e1ebedb8">llvm::X86II::ImmMask</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00778">X86BaseInfo.h:778</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00039">MachineValueType.h:39</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_aaa1eed53016f5d7e12499da95c6bb8de"><div class="ttname"><a href="X86InstrInfo_8cpp.html#aaa1eed53016f5d7e12499da95c6bb8de">getSwappedCondition</a></div><div class="ttdeci">static X86::CondCode getSwappedCondition(X86::CondCode CC)</div><div class="ttdoc">Assuming the flags are set by MI(a,b), return the condition code if we modify the instructions such t...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02243">X86InstrInfo.cpp:2243</a></div></div>
<div class="ttc" id="structllvm_1_1X86InstrFMA3Group_html_acd37916537bfff84deebc6d98e8a08a8"><div class="ttname"><a href="structllvm_1_1X86InstrFMA3Group.html#acd37916537bfff84deebc6d98e8a08a8">llvm::X86InstrFMA3Group::get132Opcode</a></div><div class="ttdeci">unsigned get132Opcode() const</div><div class="ttdoc">Returns the 132 form of FMA opcode. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFMA3Info_8h_source.html#l00059">X86InstrFMA3Info.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a96d9c65c7113be8047049ebfab18eea5"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a96d9c65c7113be8047049ebfab18eea5">llvm::MCInstrDesc::hasImplicitDefOfPhysReg</a></div><div class="ttdeci">bool hasImplicitDefOfPhysReg(unsigned Reg, const MCRegisterInfo *MRI=nullptr) const</div><div class="ttdoc">Return true if this instruction implicitly defines the specified physical register. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8cpp_source.html#l00044">MCInstrDesc.cpp:44</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a630026d03cddcfe75d74e19372b870db"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a630026d03cddcfe75d74e19372b870db">llvm::X86InstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03259">X86InstrInfo.cpp:3259</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ab33f64f0272fe1831cf4bcdbb6c198c9"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ab33f64f0272fe1831cf4bcdbb6c198c9">llvm::SelectionDAG::setNodeMemRefs</a></div><div class="ttdeci">void setNodeMemRefs(MachineSDNode *N, ArrayRef&lt; MachineMemOperand *&gt; NewMemRefs)</div><div class="ttdoc">Mutate the specified machine node&amp;#39;s memory references to the provided list. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l07732">SelectionDAG.cpp:7732</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00124">SelectionDAGNodes.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a541533f34077bbbcfb703a90f6d2da9b"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a541533f34077bbbcfb703a90f6d2da9b">llvm::CmpInst::FCMP_OGE</a></div><div class="ttdoc">0 0 1 1 True if ordered and greater than or equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00737">InstrTypes.h:737</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_ae73836094d8b0399ba10a6e540a363ffab055ede9c173349e17e7aada20410b93"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffab055ede9c173349e17e7aada20410b93">llvm::PPCII::MO_PLT</a></div><div class="ttdoc">On a symbol operand &quot;FOO&quot;, this indicates that the reference is actually to &quot;FOO@plt&quot;. </div><div class="ttdef"><b>Definition:</b> <a href="PPC_8h_source.html#l00096">PPC.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae4c4f9c9cf73f1c869a1c0eae73c150f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae4c4f9c9cf73f1c869a1c0eae73c150f">llvm::MachineInstr::isIndirectDebugValue</a></div><div class="ttdeci">bool isIndirectDebugValue() const</div><div class="ttdoc">A DBG_VALUE is indirect iff the first operand is a register and the second operand is an immediate...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01063">MachineInstr.h:1063</a></div></div>
<div class="ttc" id="namespacellvm_html_a473ee30de68dbcd22e515a82f31cf656"><div class="ttname"><a href="namespacellvm.html#a473ee30de68dbcd22e515a82f31cf656">llvm::createCleanupLocalDynamicTLSPass</a></div><div class="ttdeci">FunctionPass * createCleanupLocalDynamicTLSPass()</div><div class="ttdoc">This pass combines multiple accesses to local-dynamic TLS variables so that the TLS base address for ...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l08025">X86InstrInfo.cpp:8025</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_afee96ecb8e8588a068aa3c1743b63352"><div class="ttname"><a href="X86InstrInfo_8cpp.html#afee96ecb8e8588a068aa3c1743b63352">Expand2AddrUndef</a></div><div class="ttdeci">static bool Expand2AddrUndef(MachineInstrBuilder &amp;MIB, const MCInstrDesc &amp;Desc)</div><div class="ttdoc">Expand a single-def pseudo instruction to a two-addr instruction with two undef reads of the register...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l03875">X86InstrInfo.cpp:3875</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a4f117e439113383ea819a6f7beb8ff0b"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4f117e439113383ea819a6f7beb8ff0b">llvm::MachineFunction::needsFrameMoves</a></div><div class="ttdeci">bool needsFrameMoves() const</div><div class="ttdoc">True if this function needs frame moves for debug or exceptions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00545">MachineFunction.cpp:545</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a2bd8dfcca0e920d494a5d995bdb5001b"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a2bd8dfcca0e920d494a5d995bdb5001b">llvm::X86InstrInfo::getOpcodeAfterMemoryUnfold</a></div><div class="ttdeci">unsigned getOpcodeAfterMemoryUnfold(unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=nullptr) const override</div><div class="ttdoc">getOpcodeAfterMemoryUnfold - Returns the opcode of the would be new instruction after load / store ar...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l05728">X86InstrInfo.cpp:5728</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2ea4af201423e9be297ec72e1ac6ad77063">llvm::X86::COND_NP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00087">X86BaseInfo.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_afda3f1971b3e44709267be818ffd3035"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#afda3f1971b3e44709267be818ffd3035">llvm::MachineOperand::CreateFI</a></div><div class="ttdeci">static MachineOperand CreateFI(int Idx)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00811">MachineOperand.h:811</a></div></div>
<div class="ttc" id="classllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdoc">DominatorTree Class - Concrete subclass of DominatorTreeBase that is used to compute a normal dominat...</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00046">MachineDominators.h:46</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_aff32d188c34d9b213f839f9a7ca68268"><div class="ttname"><a href="X86InstrInfo_8cpp.html#aff32d188c34d9b213f839f9a7ca68268">isCommutableVPERMV3Instruction</a></div><div class="ttdeci">static bool isCommutableVPERMV3Instruction(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l01443">X86InstrInfo.cpp:1443</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a652270ec0bdb03b5a7f934524412aa7f"><div class="ttname"><a href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a></div><div class="ttdeci">static bool is64Bit(const char *name)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00999">X86Disassembler.cpp:999</a></div></div>
<div class="ttc" id="namespacellvm_1_1LegalizeActions_html_a834a0e3032e20fe88a0c931e8f246654a167074ba3b742859ff5dbe464381e107"><div class="ttname"><a href="namespacellvm_1_1LegalizeActions.html#a834a0e3032e20fe88a0c931e8f246654a167074ba3b742859ff5dbe464381e107">llvm::LegalizeActions::Legal</a></div><div class="ttdoc">The operation is expected to be selectable directly by the target, and no transformation is necessary...</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00048">LegalizerInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_aeaf2a63cb45a1dc4b5c788e057354ffa"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#aeaf2a63cb45a1dc4b5c788e057354ffa">llvm::X86InstrInfo::getOutliningType</a></div><div class="ttdeci">outliner::InstrType getOutliningType(MachineBasicBlock::iterator &amp;MIT, unsigned Flags) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l08115">X86InstrInfo.cpp:8115</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a33365204be9cb132de322e3713253b57"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a33365204be9cb132de322e3713253b57">llvm::MachineInstr::getFlag</a></div><div class="ttdeci">bool getFlag(MIFlag Flag) const</div><div class="ttdoc">Return whether an MI flag is set. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00312">MachineInstr.h:312</a></div></div>
<div class="ttc" id="classllvm_1_1MachineConstantPool_html_ad9e4b5817af07b8be3f3ccf9d08df771"><div class="ttname"><a href="classllvm_1_1MachineConstantPool.html#ad9e4b5817af07b8be3f3ccf9d08df771">llvm::MachineConstantPool::getConstantPoolIndex</a></div><div class="ttdeci">unsigned getConstantPoolIndex(const Constant *C, unsigned Alignment)</div><div class="ttdoc">getConstantPoolIndex - Create a new entry in the constant pool or return an existing one...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l01097">MachineFunction.cpp:1097</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba12e1b321252ff4c31f9a6b563d8d18b7"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba12e1b321252ff4c31f9a6b563d8d18b7">llvm::X86II::REX_W</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00772">X86BaseInfo.h:772</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ac6672df14319c2e931c3b2c583ea837c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ac6672df14319c2e931c3b2c583ea837c">llvm::MachineInstrBuilder::addExternalSymbol</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addExternalSymbol(const char *FnName, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00175">MachineInstrBuilder.h:175</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ae6d780628c548ae14b087f4cc6b816be"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ae6d780628c548ae14b087f4cc6b816be">llvm::X86InstrInfo::hasHighOperandLatency</a></div><div class="ttdeci">bool hasHighOperandLatency(const TargetSchedModel &amp;SchedModel, const MachineRegisterInfo *MRI, const MachineInstr &amp;DefMI, unsigned DefIdx, const MachineInstr &amp;UseMI, unsigned UseIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l07225">X86InstrInfo.cpp:7225</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_aa9090baf67a59e7af1c2e671e1142888"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#aa9090baf67a59e7af1c2e671e1142888">llvm::X86Subtarget::hasSSE2</a></div><div class="ttdeci">bool hasSSE2() const</div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00585">X86Subtarget.h:585</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_a7bf76cab7a183d780e75be33c03a0b10"><div class="ttname"><a href="X86InstrInfo_8cpp.html#a7bf76cab7a183d780e75be33c03a0b10">ReplaceableCustomAVX512LogicInstrs</a></div><div class="ttdeci">static const uint16_t ReplaceableCustomAVX512LogicInstrs[][4]</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06516">X86InstrInfo.cpp:6516</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05ac1aa7b798ba11d2e497d5cce6ce6d3dc"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac1aa7b798ba11d2e497d5cce6ce6d3dc">llvm::CmpInst::ICMP_SGE</a></div><div class="ttdoc">signed greater or equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00760">InstrTypes.h:760</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00153">ArrayRef.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_ae588ff2ce84986b00f991c0958f10a21"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#ae588ff2ce84986b00f991c0958f10a21">llvm::X86Subtarget::hasLZCNTFalseDeps</a></div><div class="ttdeci">bool hasLZCNTFalseDeps() const</div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00657">X86Subtarget.h:657</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a3bf161859e1ad7fd3da485d3cb688d34"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">llvm::MachineOperand::isImplicit</a></div><div class="ttdeci">bool isImplicit() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00378">MachineOperand.h:378</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a78ffd11373487cf19f2ca4e75072ae67"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a78ffd11373487cf19f2ca4e75072ae67">llvm::TargetRegisterInfo::legalclasstypes_begin</a></div><div class="ttdeci">vt_iterator legalclasstypes_begin(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Loop over all of the value types that can be represented by values in the given register class...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00297">TargetRegisterInfo.h:297</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a4d98443fd30b525106fef2ec68109579"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a4d98443fd30b525106fef2ec68109579">llvm::X86InstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00430">X86InstrInfo.cpp:430</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_af3778275b529ad4883079fef699355fc"><div class="ttname"><a href="X86InstrInfo_8cpp.html#af3778275b529ad4883079fef699355fc">ReplaceableBlendAVX2Instrs</a></div><div class="ttdeci">static const uint16_t ReplaceableBlendAVX2Instrs[][3]</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l06506">X86InstrInfo.cpp:6506</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a377e3edcd6fff2b8154c0b78e64f09e7"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a377e3edcd6fff2b8154c0b78e64f09e7">llvm::X86InstrInfo::isFunctionSafeToOutlineFrom</a></div><div class="ttdeci">bool isFunctionSafeToOutlineFrom(MachineFunction &amp;MF, bool OutlineFromLinkOnceODRs) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l08092">X86InstrInfo.cpp:8092</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_ad571a5a542b484586224d3a8df631646"><div class="ttname"><a href="namespacellvm_1_1X86II.html#ad571a5a542b484586224d3a8df631646">llvm::X86II::getMemoryOperandNo</a></div><div class="ttdeci">int getMemoryOperandNo(uint64_t TSFlags)</div><div class="ttdoc">The function returns the MCInst operand # for the first field of the memory operand. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l01015">X86BaseInfo.h:1015</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">llvm::CodeModel::Large</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00028">CodeGen.h:28</a></div></div>
<div class="ttc" id="X86InstrInfo_8cpp_html_ae372a7cb5c41995dc7cb976b3d5e9636"><div class="ttname"><a href="X86InstrInfo_8cpp.html#ae372a7cb5c41995dc7cb976b3d5e9636">getTruncatedShiftCount</a></div><div class="ttdeci">static unsigned getTruncatedShiftCount(const MachineInstr &amp;MI, unsigned ShiftAmtOperandIdx)</div><div class="ttdoc">Check whether the shift count for a machine operand is non-zero. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l00684">X86InstrInfo.cpp:684</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:13:06 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
