

================================================================
== Vivado HLS Report for 'mm_mult'
================================================================
* Date:           Sun Nov 26 21:34:29 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        mm.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 11.477 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   500009|   500009| 5.739 ms | 5.739 ms |  500009|  500009|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |   500007|   500007|        58|         50|          1|  10000|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 50, depth = 58


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 60
* Pipeline : 1
  Pipeline-0 : II = 50, D = 58, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 60 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 2 
60 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i16]* %a) nounwind, !map !36"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i16]* %b) nounwind, !map !42"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i16]* %out_r) nounwind, !map !46"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @mm_mult_str) nounwind"   --->   Operation 64 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.76ns)   --->   "br label %.preheader" [mm_mult.cc:89]   --->   Operation 65 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.55>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %0 ], [ %add_ln89, %hls_label_2 ]" [mm_mult.cc:89]   --->   Operation 66 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%m_0 = phi i7 [ 0, %0 ], [ %select_ln96_1, %hls_label_2 ]" [mm_mult.cc:96]   --->   Operation 67 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%o_0 = phi i7 [ 0, %0 ], [ %o, %hls_label_2 ]"   --->   Operation 68 'phi' 'o_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.20ns)   --->   "%icmp_ln89 = icmp eq i14 %indvar_flatten, -6384" [mm_mult.cc:89]   --->   Operation 69 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.81ns)   --->   "%add_ln89 = add i14 %indvar_flatten, 1" [mm_mult.cc:89]   --->   Operation 70 'add' 'add_ln89' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89, label %1, label %hls_label_2" [mm_mult.cc:89]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.87ns)   --->   "%m = add i7 1, %m_0" [mm_mult.cc:89]   --->   Operation 72 'add' 'm' <Predicate = (!icmp_ln89)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.48ns)   --->   "%icmp_ln91 = icmp eq i7 %o_0, -28" [mm_mult.cc:91]   --->   Operation 73 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln89)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.99ns)   --->   "%select_ln96 = select i1 %icmp_ln91, i7 0, i7 %o_0" [mm_mult.cc:96]   --->   Operation 74 'select' 'select_ln96' <Predicate = (!icmp_ln89)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.99ns)   --->   "%select_ln96_1 = select i1 %icmp_ln91, i7 %m, i7 %m_0" [mm_mult.cc:96]   --->   Operation 75 'select' 'select_ln96_1' <Predicate = (!icmp_ln89)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i7 %select_ln96_1 to i15" [mm_mult.cc:96]   --->   Operation 76 'zext' 'zext_ln96' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (4.17ns)   --->   "%mul_ln96 = mul i15 100, %zext_ln96" [mm_mult.cc:96]   --->   Operation 77 'mul' 'mul_ln96' <Predicate = (!icmp_ln89)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i15 %mul_ln96 to i14" [mm_mult.cc:96]   --->   Operation 78 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln96_104 = zext i7 %select_ln96 to i9" [mm_mult.cc:96]   --->   Operation 79 'zext' 'zext_ln96_104' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln96_105 = zext i7 %select_ln96 to i10" [mm_mult.cc:96]   --->   Operation 80 'zext' 'zext_ln96_105' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.82ns)   --->   "%add_ln96_97 = add i9 200, %zext_ln96_104" [mm_mult.cc:96]   --->   Operation 81 'add' 'add_ln96_97' <Predicate = (!icmp_ln89)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln96_110 = zext i9 %add_ln96_97 to i64" [mm_mult.cc:96]   --->   Operation 82 'zext' 'zext_ln96_110' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_110" [mm_mult.cc:96]   --->   Operation 83 'getelementptr' 'b_addr_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.73ns)   --->   "%add_ln96_100 = add i10 500, %zext_ln96_105" [mm_mult.cc:96]   --->   Operation 84 'add' 'add_ln96_100' <Predicate = (!icmp_ln89)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln96_113 = zext i10 %add_ln96_100 to i64" [mm_mult.cc:96]   --->   Operation 85 'zext' 'zext_ln96_113' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%b_addr_5 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_113" [mm_mult.cc:96]   --->   Operation 86 'getelementptr' 'b_addr_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (3.25ns)   --->   "%b_load_2 = load i16* %b_addr_2, align 2" [mm_mult.cc:96]   --->   Operation 87 'load' 'b_load_2' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%b_load_5 = load i16* %b_addr_5, align 2" [mm_mult.cc:96]   --->   Operation 88 'load' 'b_load_5' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln96_1 = or i14 %trunc_ln96, 2" [mm_mult.cc:96]   --->   Operation 89 'or' 'or_ln96_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln96_4 = zext i14 %or_ln96_1 to i64" [mm_mult.cc:96]   --->   Operation 90 'zext' 'zext_ln96_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_4" [mm_mult.cc:96]   --->   Operation 91 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.81ns)   --->   "%add_ln96_1 = add i14 5, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 92 'add' 'add_ln96_1' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln96_7 = zext i14 %add_ln96_1 to i64" [mm_mult.cc:96]   --->   Operation 93 'zext' 'zext_ln96_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_7" [mm_mult.cc:96]   --->   Operation 94 'getelementptr' 'a_addr_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln96_106 = zext i7 %select_ln96 to i11" [mm_mult.cc:96]   --->   Operation 95 'zext' 'zext_ln96_106' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.82ns)   --->   "%add_ln96_103 = add i9 -224, %zext_ln96_104" [mm_mult.cc:96]   --->   Operation 96 'add' 'add_ln96_103' <Predicate = (!icmp_ln89)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i9 %add_ln96_103 to i10" [mm_mult.cc:96]   --->   Operation 97 'sext' 'sext_ln96' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln96_116 = zext i10 %sext_ln96 to i64" [mm_mult.cc:96]   --->   Operation 98 'zext' 'zext_ln96_116' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%b_addr_8 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_116" [mm_mult.cc:96]   --->   Operation 99 'getelementptr' 'b_addr_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.63ns)   --->   "%add_ln96_106 = add i11 -948, %zext_ln96_106" [mm_mult.cc:96]   --->   Operation 100 'add' 'add_ln96_106' <Predicate = (!icmp_ln89)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln96_119 = zext i11 %add_ln96_106 to i64" [mm_mult.cc:96]   --->   Operation 101 'zext' 'zext_ln96_119' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%b_addr_11 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_119" [mm_mult.cc:96]   --->   Operation 102 'getelementptr' 'b_addr_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (3.25ns)   --->   "%a_load_2 = load i16* %a_addr_2, align 2" [mm_mult.cc:96]   --->   Operation 103 'load' 'a_load_2' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_3 : Operation 104 [1/2] (3.25ns)   --->   "%b_load_2 = load i16* %b_addr_2, align 2" [mm_mult.cc:96]   --->   Operation 104 'load' 'b_load_2' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_3 : Operation 105 [2/2] (3.25ns)   --->   "%a_load_5 = load i16* %a_addr_5, align 2" [mm_mult.cc:96]   --->   Operation 105 'load' 'a_load_5' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_3 : Operation 106 [1/2] (3.25ns)   --->   "%b_load_5 = load i16* %b_addr_5, align 2" [mm_mult.cc:96]   --->   Operation 106 'load' 'b_load_5' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_3 : Operation 107 [2/2] (3.25ns)   --->   "%b_load_8 = load i16* %b_addr_8, align 2" [mm_mult.cc:96]   --->   Operation 107 'load' 'b_load_8' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_3 : Operation 108 [2/2] (3.25ns)   --->   "%b_load_11 = load i16* %b_addr_11, align 2" [mm_mult.cc:96]   --->   Operation 108 'load' 'b_load_11' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 4 <SV = 3> <Delay = 5.06>
ST_4 : Operation 109 [1/1] (1.81ns)   --->   "%add_ln96_4 = add i14 8, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 109 'add' 'add_ln96_4' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln96_10 = zext i14 %add_ln96_4 to i64" [mm_mult.cc:96]   --->   Operation 110 'zext' 'zext_ln96_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_10" [mm_mult.cc:96]   --->   Operation 111 'getelementptr' 'a_addr_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.81ns)   --->   "%add_ln96_7 = add i14 11, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 112 'add' 'add_ln96_7' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln96_13 = zext i14 %add_ln96_7 to i64" [mm_mult.cc:96]   --->   Operation 113 'zext' 'zext_ln96_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%a_addr_11 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_13" [mm_mult.cc:96]   --->   Operation 114 'getelementptr' 'a_addr_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i7 %select_ln96 to i64" [mm_mult.cc:96]   --->   Operation 115 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln96_107 = zext i7 %select_ln96 to i12" [mm_mult.cc:96]   --->   Operation 116 'zext' 'zext_ln96_107' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_1" [mm_mult.cc:96]   --->   Operation 117 'getelementptr' 'b_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (1.54ns)   --->   "%add_ln96_115 = add i12 2000, %zext_ln96_107" [mm_mult.cc:96]   --->   Operation 118 'add' 'add_ln96_115' <Predicate = (!icmp_ln89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln96_128 = zext i12 %add_ln96_115 to i64" [mm_mult.cc:96]   --->   Operation 119 'zext' 'zext_ln96_128' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%b_addr_20 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_128" [mm_mult.cc:96]   --->   Operation 120 'getelementptr' 'b_addr_20' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (3.25ns)   --->   "%b_load = load i16* %b_addr, align 2" [mm_mult.cc:96]   --->   Operation 121 'load' 'b_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 122 [1/2] (3.25ns)   --->   "%a_load_2 = load i16* %a_addr_2, align 2" [mm_mult.cc:96]   --->   Operation 122 'load' 'a_load_2' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 123 [1/2] (3.25ns)   --->   "%a_load_5 = load i16* %a_addr_5, align 2" [mm_mult.cc:96]   --->   Operation 123 'load' 'a_load_5' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 124 [2/2] (3.25ns)   --->   "%a_load_8 = load i16* %a_addr_8, align 2" [mm_mult.cc:96]   --->   Operation 124 'load' 'a_load_8' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 125 [1/2] (3.25ns)   --->   "%b_load_8 = load i16* %b_addr_8, align 2" [mm_mult.cc:96]   --->   Operation 125 'load' 'b_load_8' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 126 [2/2] (3.25ns)   --->   "%a_load_11 = load i16* %a_addr_11, align 2" [mm_mult.cc:96]   --->   Operation 126 'load' 'a_load_11' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 127 [1/2] (3.25ns)   --->   "%b_load_11 = load i16* %b_addr_11, align 2" [mm_mult.cc:96]   --->   Operation 127 'load' 'b_load_11' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 128 [2/2] (3.25ns)   --->   "%b_load_20 = load i16* %b_addr_20, align 2" [mm_mult.cc:96]   --->   Operation 128 'load' 'b_load_20' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i15 %mul_ln96 to i64" [mm_mult.cc:96]   --->   Operation 129 'zext' 'zext_ln96_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_2" [mm_mult.cc:96]   --->   Operation 130 'getelementptr' 'a_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (1.81ns)   --->   "%add_ln96_16 = add i14 20, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 131 'add' 'add_ln96_16' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln96_22 = zext i14 %add_ln96_16 to i64" [mm_mult.cc:96]   --->   Operation 132 'zext' 'zext_ln96_22' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%a_addr_20 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_22" [mm_mult.cc:96]   --->   Operation 133 'getelementptr' 'a_addr_20' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln96_108 = zext i7 %select_ln96 to i8" [mm_mult.cc:96]   --->   Operation 134 'zext' 'zext_ln96_108' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (1.91ns)   --->   "%add_ln96_96 = add i8 100, %zext_ln96_108" [mm_mult.cc:96]   --->   Operation 135 'add' 'add_ln96_96' <Predicate = (!icmp_ln89)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln96_109 = zext i8 %add_ln96_96 to i64" [mm_mult.cc:96]   --->   Operation 136 'zext' 'zext_ln96_109' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_109" [mm_mult.cc:96]   --->   Operation 137 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (1.82ns)   --->   "%add_ln96_98 = add i9 -212, %zext_ln96_104" [mm_mult.cc:96]   --->   Operation 138 'add' 'add_ln96_98' <Predicate = (!icmp_ln89)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln96_111 = zext i9 %add_ln96_98 to i64" [mm_mult.cc:96]   --->   Operation 139 'zext' 'zext_ln96_111' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_111" [mm_mult.cc:96]   --->   Operation 140 'getelementptr' 'b_addr_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 141 [2/2] (3.25ns)   --->   "%a_load = load i16* %a_addr, align 2" [mm_mult.cc:96]   --->   Operation 141 'load' 'a_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_5 : Operation 142 [1/2] (3.25ns)   --->   "%b_load = load i16* %b_addr, align 2" [mm_mult.cc:96]   --->   Operation 142 'load' 'b_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_5 : Operation 143 [2/2] (3.25ns)   --->   "%b_load_1 = load i16* %b_addr_1, align 2" [mm_mult.cc:96]   --->   Operation 143 'load' 'b_load_1' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_5 : Operation 144 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_2 = mul i16 %b_load_2, %a_load_2" [mm_mult.cc:98]   --->   Operation 144 'mul' 'mul_ln98_2' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [2/2] (3.25ns)   --->   "%b_load_3 = load i16* %b_addr_3, align 2" [mm_mult.cc:96]   --->   Operation 145 'load' 'b_load_3' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_5 : Operation 146 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_5 = mul i16 %b_load_5, %a_load_5" [mm_mult.cc:98]   --->   Operation 146 'mul' 'mul_ln98_5' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 147 [1/2] (3.25ns)   --->   "%a_load_8 = load i16* %a_addr_8, align 2" [mm_mult.cc:96]   --->   Operation 147 'load' 'a_load_8' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_5 : Operation 148 [1/2] (3.25ns)   --->   "%a_load_11 = load i16* %a_addr_11, align 2" [mm_mult.cc:96]   --->   Operation 148 'load' 'a_load_11' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_5 : Operation 149 [2/2] (3.25ns)   --->   "%a_load_20 = load i16* %a_addr_20, align 2" [mm_mult.cc:96]   --->   Operation 149 'load' 'a_load_20' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_5 : Operation 150 [1/2] (3.25ns)   --->   "%b_load_20 = load i16* %b_addr_20, align 2" [mm_mult.cc:96]   --->   Operation 150 'load' 'b_load_20' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%or_ln96 = or i14 %trunc_ln96, 1" [mm_mult.cc:96]   --->   Operation 151 'or' 'or_ln96' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln96_3 = zext i14 %or_ln96 to i64" [mm_mult.cc:96]   --->   Operation 152 'zext' 'zext_ln96_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_3" [mm_mult.cc:96]   --->   Operation 153 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%or_ln96_2 = or i14 %trunc_ln96, 3" [mm_mult.cc:96]   --->   Operation 154 'or' 'or_ln96_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln96_5 = zext i14 %or_ln96_2 to i64" [mm_mult.cc:96]   --->   Operation 155 'zext' 'zext_ln96_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_5" [mm_mult.cc:96]   --->   Operation 156 'getelementptr' 'a_addr_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (1.73ns)   --->   "%add_ln96_99 = add i10 400, %zext_ln96_105" [mm_mult.cc:96]   --->   Operation 157 'add' 'add_ln96_99' <Predicate = (!icmp_ln89)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln96_112 = zext i10 %add_ln96_99 to i64" [mm_mult.cc:96]   --->   Operation 158 'zext' 'zext_ln96_112' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_112" [mm_mult.cc:96]   --->   Operation 159 'getelementptr' 'b_addr_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (1.73ns)   --->   "%add_ln96_102 = add i10 -324, %zext_ln96_105" [mm_mult.cc:96]   --->   Operation 160 'add' 'add_ln96_102' <Predicate = (!icmp_ln89)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln96_115 = zext i10 %add_ln96_102 to i64" [mm_mult.cc:96]   --->   Operation 161 'zext' 'zext_ln96_115' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%b_addr_7 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_115" [mm_mult.cc:96]   --->   Operation 162 'getelementptr' 'b_addr_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 163 [1/2] (3.25ns)   --->   "%a_load = load i16* %a_addr, align 2" [mm_mult.cc:96]   --->   Operation 163 'load' 'a_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_6 : Operation 164 [2/2] (3.25ns)   --->   "%a_load_1 = load i16* %a_addr_1, align 2" [mm_mult.cc:96]   --->   Operation 164 'load' 'a_load_1' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_6 : Operation 165 [1/2] (3.25ns)   --->   "%b_load_1 = load i16* %b_addr_1, align 2" [mm_mult.cc:96]   --->   Operation 165 'load' 'b_load_1' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_6 : Operation 166 [2/2] (3.25ns)   --->   "%a_load_3 = load i16* %a_addr_3, align 2" [mm_mult.cc:96]   --->   Operation 166 'load' 'a_load_3' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_6 : Operation 167 [1/2] (3.25ns)   --->   "%b_load_3 = load i16* %b_addr_3, align 2" [mm_mult.cc:96]   --->   Operation 167 'load' 'b_load_3' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_6 : Operation 168 [2/2] (3.25ns)   --->   "%b_load_4 = load i16* %b_addr_4, align 2" [mm_mult.cc:96]   --->   Operation 168 'load' 'b_load_4' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_6 : Operation 169 [2/2] (3.25ns)   --->   "%b_load_7 = load i16* %b_addr_7, align 2" [mm_mult.cc:96]   --->   Operation 169 'load' 'b_load_7' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_6 : Operation 170 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_8 = mul i16 %b_load_8, %a_load_8" [mm_mult.cc:98]   --->   Operation 170 'mul' 'mul_ln98_8' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 171 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_11 = mul i16 %b_load_11, %a_load_11" [mm_mult.cc:98]   --->   Operation 171 'mul' 'mul_ln98_11' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 172 [1/2] (3.25ns)   --->   "%a_load_20 = load i16* %a_addr_20, align 2" [mm_mult.cc:96]   --->   Operation 172 'load' 'a_load_20' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 173 [1/1] (1.81ns)   --->   "%add_ln96 = add i14 4, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 173 'add' 'add_ln96' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln96_6 = zext i14 %add_ln96 to i64" [mm_mult.cc:96]   --->   Operation 174 'zext' 'zext_ln96_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_6" [mm_mult.cc:96]   --->   Operation 175 'getelementptr' 'a_addr_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (1.81ns)   --->   "%add_ln96_3 = add i14 7, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 176 'add' 'add_ln96_3' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln96_9 = zext i14 %add_ln96_3 to i64" [mm_mult.cc:96]   --->   Operation 177 'zext' 'zext_ln96_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_9" [mm_mult.cc:96]   --->   Operation 178 'getelementptr' 'a_addr_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (1.63ns)   --->   "%add_ln96_105 = add i11 1000, %zext_ln96_106" [mm_mult.cc:96]   --->   Operation 179 'add' 'add_ln96_105' <Predicate = (!icmp_ln89)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln96_118 = zext i11 %add_ln96_105 to i64" [mm_mult.cc:96]   --->   Operation 180 'zext' 'zext_ln96_118' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%b_addr_10 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_118" [mm_mult.cc:96]   --->   Operation 181 'getelementptr' 'b_addr_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (1.63ns)   --->   "%add_ln96_109 = add i11 -648, %zext_ln96_106" [mm_mult.cc:96]   --->   Operation 182 'add' 'add_ln96_109' <Predicate = (!icmp_ln89)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln96_122 = zext i11 %add_ln96_109 to i64" [mm_mult.cc:96]   --->   Operation 183 'zext' 'zext_ln96_122' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%b_addr_14 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_122" [mm_mult.cc:96]   --->   Operation 184 'getelementptr' 'b_addr_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 185 [1/2] (3.25ns)   --->   "%a_load_1 = load i16* %a_addr_1, align 2" [mm_mult.cc:96]   --->   Operation 185 'load' 'a_load_1' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_7 : Operation 186 [1/2] (3.25ns)   --->   "%a_load_3 = load i16* %a_addr_3, align 2" [mm_mult.cc:96]   --->   Operation 186 'load' 'a_load_3' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_7 : Operation 187 [2/2] (3.25ns)   --->   "%a_load_4 = load i16* %a_addr_4, align 2" [mm_mult.cc:96]   --->   Operation 187 'load' 'a_load_4' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_7 : Operation 188 [1/2] (3.25ns)   --->   "%b_load_4 = load i16* %b_addr_4, align 2" [mm_mult.cc:96]   --->   Operation 188 'load' 'b_load_4' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_7 : Operation 189 [2/2] (3.25ns)   --->   "%a_load_7 = load i16* %a_addr_7, align 2" [mm_mult.cc:96]   --->   Operation 189 'load' 'a_load_7' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_7 : Operation 190 [1/2] (3.25ns)   --->   "%b_load_7 = load i16* %b_addr_7, align 2" [mm_mult.cc:96]   --->   Operation 190 'load' 'b_load_7' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_7 : Operation 191 [2/2] (3.25ns)   --->   "%b_load_10 = load i16* %b_addr_10, align 2" [mm_mult.cc:96]   --->   Operation 191 'load' 'b_load_10' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_7 : Operation 192 [2/2] (3.25ns)   --->   "%b_load_14 = load i16* %b_addr_14, align 2" [mm_mult.cc:96]   --->   Operation 192 'load' 'b_load_14' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_7 : Operation 193 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_20 = mul i16 %b_load_20, %a_load_20" [mm_mult.cc:98]   --->   Operation 193 'mul' 'mul_ln98_20' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 9.40>
ST_8 : Operation 194 [1/1] (1.81ns)   --->   "%add_ln96_6 = add i14 10, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 194 'add' 'add_ln96_6' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln96_12 = zext i14 %add_ln96_6 to i64" [mm_mult.cc:96]   --->   Operation 195 'zext' 'zext_ln96_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%a_addr_10 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_12" [mm_mult.cc:96]   --->   Operation 196 'getelementptr' 'a_addr_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (1.81ns)   --->   "%add_ln96_10 = add i14 14, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 197 'add' 'add_ln96_10' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln96_16 = zext i14 %add_ln96_10 to i64" [mm_mult.cc:96]   --->   Operation 198 'zext' 'zext_ln96_16' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%a_addr_14 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_16" [mm_mult.cc:96]   --->   Operation 199 'getelementptr' 'a_addr_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (1.73ns)   --->   "%add_ln96_112 = add i10 -348, %zext_ln96_105" [mm_mult.cc:96]   --->   Operation 200 'add' 'add_ln96_112' <Predicate = (!icmp_ln89)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln96_2 = sext i10 %add_ln96_112 to i11" [mm_mult.cc:96]   --->   Operation 201 'sext' 'sext_ln96_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln96_125 = zext i11 %sext_ln96_2 to i64" [mm_mult.cc:96]   --->   Operation 202 'zext' 'zext_ln96_125' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%b_addr_17 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_125" [mm_mult.cc:96]   --->   Operation 203 'getelementptr' 'b_addr_17' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (1.82ns)   --->   "%add_ln96_114 = add i9 -148, %zext_ln96_104" [mm_mult.cc:96]   --->   Operation 204 'add' 'add_ln96_114' <Predicate = (!icmp_ln89)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln96_4 = sext i9 %add_ln96_114 to i11" [mm_mult.cc:96]   --->   Operation 205 'sext' 'sext_ln96_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln96_127 = zext i11 %sext_ln96_4 to i64" [mm_mult.cc:96]   --->   Operation 206 'zext' 'zext_ln96_127' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%b_addr_19 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_127" [mm_mult.cc:96]   --->   Operation 207 'getelementptr' 'b_addr_19' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_1)   --->   "%mul_ln98 = mul i16 %b_load, %a_load" [mm_mult.cc:98]   --->   Operation 208 'mul' 'mul_ln98' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 209 [1/1] (3.36ns) (grouped into DSP with root node add_ln98)   --->   "%mul_ln98_1 = mul i16 %b_load_1, %a_load_1" [mm_mult.cc:98]   --->   Operation 209 'mul' 'mul_ln98_1' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 210 [1/2] (3.25ns)   --->   "%a_load_4 = load i16* %a_addr_4, align 2" [mm_mult.cc:96]   --->   Operation 210 'load' 'a_load_4' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_8 : Operation 211 [1/2] (3.25ns)   --->   "%a_load_7 = load i16* %a_addr_7, align 2" [mm_mult.cc:96]   --->   Operation 211 'load' 'a_load_7' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_8 : Operation 212 [2/2] (3.25ns)   --->   "%a_load_10 = load i16* %a_addr_10, align 2" [mm_mult.cc:96]   --->   Operation 212 'load' 'a_load_10' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_8 : Operation 213 [1/2] (3.25ns)   --->   "%b_load_10 = load i16* %b_addr_10, align 2" [mm_mult.cc:96]   --->   Operation 213 'load' 'b_load_10' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_8 : Operation 214 [2/2] (3.25ns)   --->   "%a_load_14 = load i16* %a_addr_14, align 2" [mm_mult.cc:96]   --->   Operation 214 'load' 'a_load_14' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_8 : Operation 215 [1/2] (3.25ns)   --->   "%b_load_14 = load i16* %b_addr_14, align 2" [mm_mult.cc:96]   --->   Operation 215 'load' 'b_load_14' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_8 : Operation 216 [2/2] (3.25ns)   --->   "%b_load_17 = load i16* %b_addr_17, align 2" [mm_mult.cc:96]   --->   Operation 216 'load' 'b_load_17' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_8 : Operation 217 [2/2] (3.25ns)   --->   "%b_load_19 = load i16* %b_addr_19, align 2" [mm_mult.cc:96]   --->   Operation 217 'load' 'b_load_19' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_8 : Operation 218 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98 = add i16 %mul_ln98_2, %mul_ln98_1" [mm_mult.cc:98]   --->   Operation 218 'add' 'add_ln98' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 219 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_1 = add i16 %mul_ln98, %add_ln98" [mm_mult.cc:98]   --->   Operation 219 'add' 'add_ln98_1' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 11.4>
ST_9 : Operation 220 [1/1] (1.81ns)   --->   "%add_ln96_13 = add i14 17, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 220 'add' 'add_ln96_13' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln96_19 = zext i14 %add_ln96_13 to i64" [mm_mult.cc:96]   --->   Operation 221 'zext' 'zext_ln96_19' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%a_addr_17 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_19" [mm_mult.cc:96]   --->   Operation 222 'getelementptr' 'a_addr_17' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (1.81ns)   --->   "%add_ln96_15 = add i14 19, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 223 'add' 'add_ln96_15' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln96_21 = zext i14 %add_ln96_15 to i64" [mm_mult.cc:96]   --->   Operation 224 'zext' 'zext_ln96_21' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%a_addr_19 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_21" [mm_mult.cc:96]   --->   Operation 225 'getelementptr' 'a_addr_19' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (1.54ns)   --->   "%add_ln96_117 = add i12 -1896, %zext_ln96_107" [mm_mult.cc:96]   --->   Operation 226 'add' 'add_ln96_117' <Predicate = (!icmp_ln89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln96_130 = zext i12 %add_ln96_117 to i64" [mm_mult.cc:96]   --->   Operation 227 'zext' 'zext_ln96_130' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%b_addr_22 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_130" [mm_mult.cc:96]   --->   Operation 228 'getelementptr' 'b_addr_22' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (1.54ns)   --->   "%add_ln96_119 = add i12 -1696, %zext_ln96_107" [mm_mult.cc:96]   --->   Operation 229 'add' 'add_ln96_119' <Predicate = (!icmp_ln89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln96_132 = zext i12 %add_ln96_119 to i64" [mm_mult.cc:96]   --->   Operation 230 'zext' 'zext_ln96_132' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%b_addr_24 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_132" [mm_mult.cc:96]   --->   Operation 231 'getelementptr' 'b_addr_24' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_3)   --->   "%mul_ln98_3 = mul i16 %b_load_3, %a_load_3" [mm_mult.cc:98]   --->   Operation 232 'mul' 'mul_ln98_3' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 233 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_2)   --->   "%mul_ln98_4 = mul i16 %b_load_4, %a_load_4" [mm_mult.cc:98]   --->   Operation 233 'mul' 'mul_ln98_4' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 234 [1/2] (3.25ns)   --->   "%a_load_10 = load i16* %a_addr_10, align 2" [mm_mult.cc:96]   --->   Operation 234 'load' 'a_load_10' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_9 : Operation 235 [1/2] (3.25ns)   --->   "%a_load_14 = load i16* %a_addr_14, align 2" [mm_mult.cc:96]   --->   Operation 235 'load' 'a_load_14' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_9 : Operation 236 [2/2] (3.25ns)   --->   "%a_load_17 = load i16* %a_addr_17, align 2" [mm_mult.cc:96]   --->   Operation 236 'load' 'a_load_17' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_9 : Operation 237 [1/2] (3.25ns)   --->   "%b_load_17 = load i16* %b_addr_17, align 2" [mm_mult.cc:96]   --->   Operation 237 'load' 'b_load_17' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_9 : Operation 238 [2/2] (3.25ns)   --->   "%a_load_19 = load i16* %a_addr_19, align 2" [mm_mult.cc:96]   --->   Operation 238 'load' 'a_load_19' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_9 : Operation 239 [1/2] (3.25ns)   --->   "%b_load_19 = load i16* %b_addr_19, align 2" [mm_mult.cc:96]   --->   Operation 239 'load' 'b_load_19' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_9 : Operation 240 [2/2] (3.25ns)   --->   "%b_load_22 = load i16* %b_addr_22, align 2" [mm_mult.cc:96]   --->   Operation 240 'load' 'b_load_22' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_9 : Operation 241 [2/2] (3.25ns)   --->   "%b_load_24 = load i16* %b_addr_24, align 2" [mm_mult.cc:96]   --->   Operation 241 'load' 'b_load_24' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_9 : Operation 242 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_2 = add i16 %mul_ln98_5, %mul_ln98_4" [mm_mult.cc:98]   --->   Operation 242 'add' 'add_ln98_2' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 243 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_3 = add i16 %mul_ln98_3, %add_ln98_2" [mm_mult.cc:98]   --->   Operation 243 'add' 'add_ln98_3' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 244 [1/1] (2.07ns)   --->   "%add_ln98_4 = add i16 %add_ln98_1, %add_ln98_3" [mm_mult.cc:98]   --->   Operation 244 'add' 'add_ln98_4' <Predicate = (!icmp_ln89)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 245 [1/1] (1.81ns)   --->   "%add_ln96_18 = add i14 22, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 245 'add' 'add_ln96_18' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln96_24 = zext i14 %add_ln96_18 to i64" [mm_mult.cc:96]   --->   Operation 246 'zext' 'zext_ln96_24' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%a_addr_22 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_24" [mm_mult.cc:96]   --->   Operation 247 'getelementptr' 'a_addr_22' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (1.81ns)   --->   "%add_ln96_20 = add i14 24, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 248 'add' 'add_ln96_20' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln96_26 = zext i14 %add_ln96_20 to i64" [mm_mult.cc:96]   --->   Operation 249 'zext' 'zext_ln96_26' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%a_addr_24 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_26" [mm_mult.cc:96]   --->   Operation 250 'getelementptr' 'a_addr_24' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (1.54ns)   --->   "%add_ln96_122 = add i12 -1396, %zext_ln96_107" [mm_mult.cc:96]   --->   Operation 251 'add' 'add_ln96_122' <Predicate = (!icmp_ln89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln96_135 = zext i12 %add_ln96_122 to i64" [mm_mult.cc:96]   --->   Operation 252 'zext' 'zext_ln96_135' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%b_addr_27 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_135" [mm_mult.cc:96]   --->   Operation 253 'getelementptr' 'b_addr_27' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (1.54ns)   --->   "%add_ln96_125 = add i12 -1096, %zext_ln96_107" [mm_mult.cc:96]   --->   Operation 254 'add' 'add_ln96_125' <Predicate = (!icmp_ln89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln96_138 = zext i12 %add_ln96_125 to i64" [mm_mult.cc:96]   --->   Operation 255 'zext' 'zext_ln96_138' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%b_addr_30 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_138" [mm_mult.cc:96]   --->   Operation 256 'getelementptr' 'b_addr_30' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_5)   --->   "%mul_ln98_7 = mul i16 %b_load_7, %a_load_7" [mm_mult.cc:98]   --->   Operation 257 'mul' 'mul_ln98_7' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 258 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_14 = mul i16 %b_load_14, %a_load_14" [mm_mult.cc:98]   --->   Operation 258 'mul' 'mul_ln98_14' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 259 [1/2] (3.25ns)   --->   "%a_load_17 = load i16* %a_addr_17, align 2" [mm_mult.cc:96]   --->   Operation 259 'load' 'a_load_17' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_10 : Operation 260 [1/2] (3.25ns)   --->   "%a_load_19 = load i16* %a_addr_19, align 2" [mm_mult.cc:96]   --->   Operation 260 'load' 'a_load_19' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_10 : Operation 261 [2/2] (3.25ns)   --->   "%a_load_22 = load i16* %a_addr_22, align 2" [mm_mult.cc:96]   --->   Operation 261 'load' 'a_load_22' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_10 : Operation 262 [1/2] (3.25ns)   --->   "%b_load_22 = load i16* %b_addr_22, align 2" [mm_mult.cc:96]   --->   Operation 262 'load' 'b_load_22' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_10 : Operation 263 [2/2] (3.25ns)   --->   "%a_load_24 = load i16* %a_addr_24, align 2" [mm_mult.cc:96]   --->   Operation 263 'load' 'a_load_24' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_10 : Operation 264 [1/2] (3.25ns)   --->   "%b_load_24 = load i16* %b_addr_24, align 2" [mm_mult.cc:96]   --->   Operation 264 'load' 'b_load_24' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_10 : Operation 265 [2/2] (3.25ns)   --->   "%b_load_27 = load i16* %b_addr_27, align 2" [mm_mult.cc:96]   --->   Operation 265 'load' 'b_load_27' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_10 : Operation 266 [2/2] (3.25ns)   --->   "%b_load_30 = load i16* %b_addr_30, align 2" [mm_mult.cc:96]   --->   Operation 266 'load' 'b_load_30' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_10 : Operation 267 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_5 = add i16 %mul_ln98_8, %mul_ln98_7" [mm_mult.cc:98]   --->   Operation 267 'add' 'add_ln98_5' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 268 [1/1] (1.81ns)   --->   "%add_ln96_23 = add i14 27, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 268 'add' 'add_ln96_23' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln96_29 = zext i14 %add_ln96_23 to i64" [mm_mult.cc:96]   --->   Operation 269 'zext' 'zext_ln96_29' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%a_addr_27 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_29" [mm_mult.cc:96]   --->   Operation 270 'getelementptr' 'a_addr_27' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (1.81ns)   --->   "%add_ln96_26 = add i14 30, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 271 'add' 'add_ln96_26' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln96_32 = zext i14 %add_ln96_26 to i64" [mm_mult.cc:96]   --->   Operation 272 'zext' 'zext_ln96_32' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%a_addr_30 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_32" [mm_mult.cc:96]   --->   Operation 273 'getelementptr' 'a_addr_30' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (1.63ns)   --->   "%add_ln96_127 = add i11 -796, %zext_ln96_106" [mm_mult.cc:96]   --->   Operation 274 'add' 'add_ln96_127' <Predicate = (!icmp_ln89)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln96_6 = sext i11 %add_ln96_127 to i12" [mm_mult.cc:96]   --->   Operation 275 'sext' 'sext_ln96_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln96_140 = zext i12 %sext_ln96_6 to i64" [mm_mult.cc:96]   --->   Operation 276 'zext' 'zext_ln96_140' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%b_addr_33 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_140" [mm_mult.cc:96]   --->   Operation 277 'getelementptr' 'b_addr_33' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (1.73ns)   --->   "%add_ln96_130 = add i10 -496, %zext_ln96_105" [mm_mult.cc:96]   --->   Operation 278 'add' 'add_ln96_130' <Predicate = (!icmp_ln89)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln96_9 = sext i10 %add_ln96_130 to i12" [mm_mult.cc:96]   --->   Operation 279 'sext' 'sext_ln96_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln96_143 = zext i12 %sext_ln96_9 to i64" [mm_mult.cc:96]   --->   Operation 280 'zext' 'zext_ln96_143' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%b_addr_36 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_143" [mm_mult.cc:96]   --->   Operation 281 'getelementptr' 'b_addr_36' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_7)   --->   "%mul_ln98_10 = mul i16 %b_load_10, %a_load_10" [mm_mult.cc:98]   --->   Operation 282 'mul' 'mul_ln98_10' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 283 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_17 = mul i16 %b_load_17, %a_load_17" [mm_mult.cc:98]   --->   Operation 283 'mul' 'mul_ln98_17' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 284 [1/2] (3.25ns)   --->   "%a_load_22 = load i16* %a_addr_22, align 2" [mm_mult.cc:96]   --->   Operation 284 'load' 'a_load_22' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_11 : Operation 285 [1/2] (3.25ns)   --->   "%a_load_24 = load i16* %a_addr_24, align 2" [mm_mult.cc:96]   --->   Operation 285 'load' 'a_load_24' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_11 : Operation 286 [2/2] (3.25ns)   --->   "%a_load_27 = load i16* %a_addr_27, align 2" [mm_mult.cc:96]   --->   Operation 286 'load' 'a_load_27' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_11 : Operation 287 [1/2] (3.25ns)   --->   "%b_load_27 = load i16* %b_addr_27, align 2" [mm_mult.cc:96]   --->   Operation 287 'load' 'b_load_27' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_11 : Operation 288 [2/2] (3.25ns)   --->   "%a_load_30 = load i16* %a_addr_30, align 2" [mm_mult.cc:96]   --->   Operation 288 'load' 'a_load_30' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_11 : Operation 289 [1/2] (3.25ns)   --->   "%b_load_30 = load i16* %b_addr_30, align 2" [mm_mult.cc:96]   --->   Operation 289 'load' 'b_load_30' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_11 : Operation 290 [2/2] (3.25ns)   --->   "%b_load_33 = load i16* %b_addr_33, align 2" [mm_mult.cc:96]   --->   Operation 290 'load' 'b_load_33' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_11 : Operation 291 [2/2] (3.25ns)   --->   "%b_load_36 = load i16* %b_addr_36, align 2" [mm_mult.cc:96]   --->   Operation 291 'load' 'b_load_36' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_11 : Operation 292 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_7 = add i16 %mul_ln98_11, %mul_ln98_10" [mm_mult.cc:98]   --->   Operation 292 'add' 'add_ln98_7' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 6.38>
ST_12 : Operation 293 [1/1] (1.81ns)   --->   "%add_ln96_29 = add i14 33, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 293 'add' 'add_ln96_29' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln96_35 = zext i14 %add_ln96_29 to i64" [mm_mult.cc:96]   --->   Operation 294 'zext' 'zext_ln96_35' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%a_addr_33 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_35" [mm_mult.cc:96]   --->   Operation 295 'getelementptr' 'a_addr_33' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (1.81ns)   --->   "%add_ln96_32 = add i14 36, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 296 'add' 'add_ln96_32' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln96_38 = zext i14 %add_ln96_32 to i64" [mm_mult.cc:96]   --->   Operation 297 'zext' 'zext_ln96_38' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "%a_addr_36 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_38" [mm_mult.cc:96]   --->   Operation 298 'getelementptr' 'a_addr_36' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln96_103 = zext i7 %select_ln96 to i13" [mm_mult.cc:96]   --->   Operation 299 'zext' 'zext_ln96_103' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (1.82ns)   --->   "%add_ln96_133 = add i9 -196, %zext_ln96_104" [mm_mult.cc:96]   --->   Operation 300 'add' 'add_ln96_133' <Predicate = (!icmp_ln89)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln96_12 = sext i9 %add_ln96_133 to i12" [mm_mult.cc:96]   --->   Operation 301 'sext' 'sext_ln96_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln96_146 = zext i12 %sext_ln96_12 to i64" [mm_mult.cc:96]   --->   Operation 302 'zext' 'zext_ln96_146' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%b_addr_39 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_146" [mm_mult.cc:96]   --->   Operation 303 'getelementptr' 'b_addr_39' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (1.67ns)   --->   "%add_ln96_136 = add i13 -3992, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 304 'add' 'add_ln96_136' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln96_149 = zext i13 %add_ln96_136 to i64" [mm_mult.cc:96]   --->   Operation 305 'zext' 'zext_ln96_149' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%b_addr_42 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_149" [mm_mult.cc:96]   --->   Operation 306 'getelementptr' 'b_addr_42' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_22 = mul i16 %b_load_22, %a_load_22" [mm_mult.cc:98]   --->   Operation 307 'mul' 'mul_ln98_22' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 308 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_24 = mul i16 %b_load_24, %a_load_24" [mm_mult.cc:98]   --->   Operation 308 'mul' 'mul_ln98_24' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 309 [1/2] (3.25ns)   --->   "%a_load_27 = load i16* %a_addr_27, align 2" [mm_mult.cc:96]   --->   Operation 309 'load' 'a_load_27' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_12 : Operation 310 [1/2] (3.25ns)   --->   "%a_load_30 = load i16* %a_addr_30, align 2" [mm_mult.cc:96]   --->   Operation 310 'load' 'a_load_30' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_12 : Operation 311 [2/2] (3.25ns)   --->   "%a_load_33 = load i16* %a_addr_33, align 2" [mm_mult.cc:96]   --->   Operation 311 'load' 'a_load_33' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_12 : Operation 312 [1/2] (3.25ns)   --->   "%b_load_33 = load i16* %b_addr_33, align 2" [mm_mult.cc:96]   --->   Operation 312 'load' 'b_load_33' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_12 : Operation 313 [2/2] (3.25ns)   --->   "%a_load_36 = load i16* %a_addr_36, align 2" [mm_mult.cc:96]   --->   Operation 313 'load' 'a_load_36' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_12 : Operation 314 [1/2] (3.25ns)   --->   "%b_load_36 = load i16* %b_addr_36, align 2" [mm_mult.cc:96]   --->   Operation 314 'load' 'b_load_36' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_12 : Operation 315 [2/2] (3.25ns)   --->   "%b_load_39 = load i16* %b_addr_39, align 2" [mm_mult.cc:96]   --->   Operation 315 'load' 'b_load_39' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_12 : Operation 316 [2/2] (3.25ns)   --->   "%b_load_42 = load i16* %b_addr_42, align 2" [mm_mult.cc:96]   --->   Operation 316 'load' 'b_load_42' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 13 <SV = 12> <Delay = 6.38>
ST_13 : Operation 317 [1/1] (1.81ns)   --->   "%add_ln96_35 = add i14 39, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 317 'add' 'add_ln96_35' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln96_41 = zext i14 %add_ln96_35 to i64" [mm_mult.cc:96]   --->   Operation 318 'zext' 'zext_ln96_41' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%a_addr_39 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_41" [mm_mult.cc:96]   --->   Operation 319 'getelementptr' 'a_addr_39' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (1.81ns)   --->   "%add_ln96_38 = add i14 42, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 320 'add' 'add_ln96_38' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln96_44 = zext i14 %add_ln96_38 to i64" [mm_mult.cc:96]   --->   Operation 321 'zext' 'zext_ln96_44' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%a_addr_42 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_44" [mm_mult.cc:96]   --->   Operation 322 'getelementptr' 'a_addr_42' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (1.67ns)   --->   "%add_ln96_139 = add i13 -3692, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 323 'add' 'add_ln96_139' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln96_152 = zext i13 %add_ln96_139 to i64" [mm_mult.cc:96]   --->   Operation 324 'zext' 'zext_ln96_152' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%b_addr_45 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_152" [mm_mult.cc:96]   --->   Operation 325 'getelementptr' 'b_addr_45' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 326 [1/1] (1.67ns)   --->   "%add_ln96_141 = add i13 -3492, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 326 'add' 'add_ln96_141' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln96_154 = zext i13 %add_ln96_141 to i64" [mm_mult.cc:96]   --->   Operation 327 'zext' 'zext_ln96_154' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "%b_addr_47 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_154" [mm_mult.cc:96]   --->   Operation 328 'getelementptr' 'b_addr_47' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 329 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_27 = mul i16 %b_load_27, %a_load_27" [mm_mult.cc:98]   --->   Operation 329 'mul' 'mul_ln98_27' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 330 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_30 = mul i16 %b_load_30, %a_load_30" [mm_mult.cc:98]   --->   Operation 330 'mul' 'mul_ln98_30' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 331 [1/2] (3.25ns)   --->   "%a_load_33 = load i16* %a_addr_33, align 2" [mm_mult.cc:96]   --->   Operation 331 'load' 'a_load_33' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_13 : Operation 332 [1/2] (3.25ns)   --->   "%a_load_36 = load i16* %a_addr_36, align 2" [mm_mult.cc:96]   --->   Operation 332 'load' 'a_load_36' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_13 : Operation 333 [2/2] (3.25ns)   --->   "%a_load_39 = load i16* %a_addr_39, align 2" [mm_mult.cc:96]   --->   Operation 333 'load' 'a_load_39' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_13 : Operation 334 [1/2] (3.25ns)   --->   "%b_load_39 = load i16* %b_addr_39, align 2" [mm_mult.cc:96]   --->   Operation 334 'load' 'b_load_39' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_13 : Operation 335 [2/2] (3.25ns)   --->   "%a_load_42 = load i16* %a_addr_42, align 2" [mm_mult.cc:96]   --->   Operation 335 'load' 'a_load_42' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_13 : Operation 336 [1/2] (3.25ns)   --->   "%b_load_42 = load i16* %b_addr_42, align 2" [mm_mult.cc:96]   --->   Operation 336 'load' 'b_load_42' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_13 : Operation 337 [2/2] (3.25ns)   --->   "%b_load_45 = load i16* %b_addr_45, align 2" [mm_mult.cc:96]   --->   Operation 337 'load' 'b_load_45' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_13 : Operation 338 [2/2] (3.25ns)   --->   "%b_load_47 = load i16* %b_addr_47, align 2" [mm_mult.cc:96]   --->   Operation 338 'load' 'b_load_47' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 14 <SV = 13> <Delay = 6.38>
ST_14 : Operation 339 [1/1] (1.81ns)   --->   "%add_ln96_41 = add i14 45, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 339 'add' 'add_ln96_41' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln96_47 = zext i14 %add_ln96_41 to i64" [mm_mult.cc:96]   --->   Operation 340 'zext' 'zext_ln96_47' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_14 : Operation 341 [1/1] (0.00ns)   --->   "%a_addr_45 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_47" [mm_mult.cc:96]   --->   Operation 341 'getelementptr' 'a_addr_45' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_14 : Operation 342 [1/1] (1.81ns)   --->   "%add_ln96_43 = add i14 47, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 342 'add' 'add_ln96_43' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln96_49 = zext i14 %add_ln96_43 to i64" [mm_mult.cc:96]   --->   Operation 343 'zext' 'zext_ln96_49' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_14 : Operation 344 [1/1] (0.00ns)   --->   "%a_addr_47 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_49" [mm_mult.cc:96]   --->   Operation 344 'getelementptr' 'a_addr_47' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_14 : Operation 345 [1/1] (1.67ns)   --->   "%add_ln96_143 = add i13 -3292, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 345 'add' 'add_ln96_143' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln96_156 = zext i13 %add_ln96_143 to i64" [mm_mult.cc:96]   --->   Operation 346 'zext' 'zext_ln96_156' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_14 : Operation 347 [1/1] (0.00ns)   --->   "%b_addr_49 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_156" [mm_mult.cc:96]   --->   Operation 347 'getelementptr' 'b_addr_49' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_14 : Operation 348 [1/1] (1.67ns)   --->   "%add_ln96_146 = add i13 -2992, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 348 'add' 'add_ln96_146' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln96_159 = zext i13 %add_ln96_146 to i64" [mm_mult.cc:96]   --->   Operation 349 'zext' 'zext_ln96_159' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_14 : Operation 350 [1/1] (0.00ns)   --->   "%b_addr_52 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_159" [mm_mult.cc:96]   --->   Operation 350 'getelementptr' 'b_addr_52' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_14 : Operation 351 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_33 = mul i16 %b_load_33, %a_load_33" [mm_mult.cc:98]   --->   Operation 351 'mul' 'mul_ln98_33' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 352 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_36 = mul i16 %b_load_36, %a_load_36" [mm_mult.cc:98]   --->   Operation 352 'mul' 'mul_ln98_36' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 353 [1/2] (3.25ns)   --->   "%a_load_39 = load i16* %a_addr_39, align 2" [mm_mult.cc:96]   --->   Operation 353 'load' 'a_load_39' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_14 : Operation 354 [1/2] (3.25ns)   --->   "%a_load_42 = load i16* %a_addr_42, align 2" [mm_mult.cc:96]   --->   Operation 354 'load' 'a_load_42' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_14 : Operation 355 [2/2] (3.25ns)   --->   "%a_load_45 = load i16* %a_addr_45, align 2" [mm_mult.cc:96]   --->   Operation 355 'load' 'a_load_45' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_14 : Operation 356 [1/2] (3.25ns)   --->   "%b_load_45 = load i16* %b_addr_45, align 2" [mm_mult.cc:96]   --->   Operation 356 'load' 'b_load_45' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_14 : Operation 357 [2/2] (3.25ns)   --->   "%a_load_47 = load i16* %a_addr_47, align 2" [mm_mult.cc:96]   --->   Operation 357 'load' 'a_load_47' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_14 : Operation 358 [1/2] (3.25ns)   --->   "%b_load_47 = load i16* %b_addr_47, align 2" [mm_mult.cc:96]   --->   Operation 358 'load' 'b_load_47' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_14 : Operation 359 [2/2] (3.25ns)   --->   "%b_load_49 = load i16* %b_addr_49, align 2" [mm_mult.cc:96]   --->   Operation 359 'load' 'b_load_49' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_14 : Operation 360 [2/2] (3.25ns)   --->   "%b_load_52 = load i16* %b_addr_52, align 2" [mm_mult.cc:96]   --->   Operation 360 'load' 'b_load_52' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 15 <SV = 14> <Delay = 6.38>
ST_15 : Operation 361 [1/1] (1.81ns)   --->   "%add_ln96_45 = add i14 49, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 361 'add' 'add_ln96_45' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln96_51 = zext i14 %add_ln96_45 to i64" [mm_mult.cc:96]   --->   Operation 362 'zext' 'zext_ln96_51' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 363 [1/1] (0.00ns)   --->   "%a_addr_49 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_51" [mm_mult.cc:96]   --->   Operation 363 'getelementptr' 'a_addr_49' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 364 [1/1] (1.81ns)   --->   "%add_ln96_48 = add i14 52, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 364 'add' 'add_ln96_48' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln96_54 = zext i14 %add_ln96_48 to i64" [mm_mult.cc:96]   --->   Operation 365 'zext' 'zext_ln96_54' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 366 [1/1] (0.00ns)   --->   "%a_addr_52 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_54" [mm_mult.cc:96]   --->   Operation 366 'getelementptr' 'a_addr_52' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 367 [1/1] (1.67ns)   --->   "%add_ln96_149 = add i13 -2692, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 367 'add' 'add_ln96_149' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln96_162 = zext i13 %add_ln96_149 to i64" [mm_mult.cc:96]   --->   Operation 368 'zext' 'zext_ln96_162' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 369 [1/1] (0.00ns)   --->   "%b_addr_55 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_162" [mm_mult.cc:96]   --->   Operation 369 'getelementptr' 'b_addr_55' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 370 [1/1] (1.67ns)   --->   "%add_ln96_152 = add i13 -2392, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 370 'add' 'add_ln96_152' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln96_165 = zext i13 %add_ln96_152 to i64" [mm_mult.cc:96]   --->   Operation 371 'zext' 'zext_ln96_165' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 372 [1/1] (0.00ns)   --->   "%b_addr_58 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_165" [mm_mult.cc:96]   --->   Operation 372 'getelementptr' 'b_addr_58' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 373 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_39 = mul i16 %b_load_39, %a_load_39" [mm_mult.cc:98]   --->   Operation 373 'mul' 'mul_ln98_39' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 374 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_42 = mul i16 %b_load_42, %a_load_42" [mm_mult.cc:98]   --->   Operation 374 'mul' 'mul_ln98_42' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 375 [1/2] (3.25ns)   --->   "%a_load_45 = load i16* %a_addr_45, align 2" [mm_mult.cc:96]   --->   Operation 375 'load' 'a_load_45' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_15 : Operation 376 [1/2] (3.25ns)   --->   "%a_load_47 = load i16* %a_addr_47, align 2" [mm_mult.cc:96]   --->   Operation 376 'load' 'a_load_47' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_15 : Operation 377 [2/2] (3.25ns)   --->   "%a_load_49 = load i16* %a_addr_49, align 2" [mm_mult.cc:96]   --->   Operation 377 'load' 'a_load_49' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_15 : Operation 378 [1/2] (3.25ns)   --->   "%b_load_49 = load i16* %b_addr_49, align 2" [mm_mult.cc:96]   --->   Operation 378 'load' 'b_load_49' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_15 : Operation 379 [2/2] (3.25ns)   --->   "%a_load_52 = load i16* %a_addr_52, align 2" [mm_mult.cc:96]   --->   Operation 379 'load' 'a_load_52' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_15 : Operation 380 [1/2] (3.25ns)   --->   "%b_load_52 = load i16* %b_addr_52, align 2" [mm_mult.cc:96]   --->   Operation 380 'load' 'b_load_52' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_15 : Operation 381 [2/2] (3.25ns)   --->   "%b_load_55 = load i16* %b_addr_55, align 2" [mm_mult.cc:96]   --->   Operation 381 'load' 'b_load_55' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_15 : Operation 382 [2/2] (3.25ns)   --->   "%b_load_58 = load i16* %b_addr_58, align 2" [mm_mult.cc:96]   --->   Operation 382 'load' 'b_load_58' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 16 <SV = 15> <Delay = 6.38>
ST_16 : Operation 383 [1/1] (1.81ns)   --->   "%add_ln96_51 = add i14 55, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 383 'add' 'add_ln96_51' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln96_57 = zext i14 %add_ln96_51 to i64" [mm_mult.cc:96]   --->   Operation 384 'zext' 'zext_ln96_57' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_16 : Operation 385 [1/1] (0.00ns)   --->   "%a_addr_55 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_57" [mm_mult.cc:96]   --->   Operation 385 'getelementptr' 'a_addr_55' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_16 : Operation 386 [1/1] (1.81ns)   --->   "%add_ln96_54 = add i14 58, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 386 'add' 'add_ln96_54' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln96_60 = zext i14 %add_ln96_54 to i64" [mm_mult.cc:96]   --->   Operation 387 'zext' 'zext_ln96_60' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_16 : Operation 388 [1/1] (0.00ns)   --->   "%a_addr_58 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_60" [mm_mult.cc:96]   --->   Operation 388 'getelementptr' 'a_addr_58' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_16 : Operation 389 [1/1] (1.67ns)   --->   "%add_ln96_155 = add i13 -2092, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 389 'add' 'add_ln96_155' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln96_168 = zext i13 %add_ln96_155 to i64" [mm_mult.cc:96]   --->   Operation 390 'zext' 'zext_ln96_168' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_16 : Operation 391 [1/1] (0.00ns)   --->   "%b_addr_61 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_168" [mm_mult.cc:96]   --->   Operation 391 'getelementptr' 'b_addr_61' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_16 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 50, i7 %select_ln96)" [mm_mult.cc:96]   --->   Operation 392 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_16 : Operation 393 [1/1] (0.00ns)   --->   "%b_addr_64 = getelementptr [10000 x i16]* %b, i64 0, i64 %tmp_2" [mm_mult.cc:96]   --->   Operation 393 'getelementptr' 'b_addr_64' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_16 : Operation 394 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_45 = mul i16 %b_load_45, %a_load_45" [mm_mult.cc:98]   --->   Operation 394 'mul' 'mul_ln98_45' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 395 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_47 = mul i16 %b_load_47, %a_load_47" [mm_mult.cc:98]   --->   Operation 395 'mul' 'mul_ln98_47' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 396 [1/2] (3.25ns)   --->   "%a_load_49 = load i16* %a_addr_49, align 2" [mm_mult.cc:96]   --->   Operation 396 'load' 'a_load_49' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_16 : Operation 397 [1/2] (3.25ns)   --->   "%a_load_52 = load i16* %a_addr_52, align 2" [mm_mult.cc:96]   --->   Operation 397 'load' 'a_load_52' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_16 : Operation 398 [2/2] (3.25ns)   --->   "%a_load_55 = load i16* %a_addr_55, align 2" [mm_mult.cc:96]   --->   Operation 398 'load' 'a_load_55' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_16 : Operation 399 [1/2] (3.25ns)   --->   "%b_load_55 = load i16* %b_addr_55, align 2" [mm_mult.cc:96]   --->   Operation 399 'load' 'b_load_55' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_16 : Operation 400 [2/2] (3.25ns)   --->   "%a_load_58 = load i16* %a_addr_58, align 2" [mm_mult.cc:96]   --->   Operation 400 'load' 'a_load_58' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_16 : Operation 401 [1/2] (3.25ns)   --->   "%b_load_58 = load i16* %b_addr_58, align 2" [mm_mult.cc:96]   --->   Operation 401 'load' 'b_load_58' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_16 : Operation 402 [2/2] (3.25ns)   --->   "%b_load_61 = load i16* %b_addr_61, align 2" [mm_mult.cc:96]   --->   Operation 402 'load' 'b_load_61' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_16 : Operation 403 [2/2] (3.25ns)   --->   "%b_load_64 = load i16* %b_addr_64, align 2" [mm_mult.cc:96]   --->   Operation 403 'load' 'b_load_64' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 17 <SV = 16> <Delay = 6.38>
ST_17 : Operation 404 [1/1] (1.81ns)   --->   "%add_ln96_57 = add i14 61, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 404 'add' 'add_ln96_57' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln96_63 = zext i14 %add_ln96_57 to i64" [mm_mult.cc:96]   --->   Operation 405 'zext' 'zext_ln96_63' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_17 : Operation 406 [1/1] (0.00ns)   --->   "%a_addr_61 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_63" [mm_mult.cc:96]   --->   Operation 406 'getelementptr' 'a_addr_61' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_17 : Operation 407 [1/1] (1.81ns)   --->   "%add_ln96_60 = add i14 64, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 407 'add' 'add_ln96_60' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln96_66 = zext i14 %add_ln96_60 to i64" [mm_mult.cc:96]   --->   Operation 408 'zext' 'zext_ln96_66' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_17 : Operation 409 [1/1] (0.00ns)   --->   "%a_addr_64 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_66" [mm_mult.cc:96]   --->   Operation 409 'getelementptr' 'a_addr_64' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_17 : Operation 410 [1/1] (1.54ns)   --->   "%add_ln96_160 = add i12 -1492, %zext_ln96_107" [mm_mult.cc:96]   --->   Operation 410 'add' 'add_ln96_160' <Predicate = (!icmp_ln89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln96_17 = sext i12 %add_ln96_160 to i13" [mm_mult.cc:96]   --->   Operation 411 'sext' 'sext_ln96_17' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_17 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln96_173 = zext i13 %sext_ln96_17 to i64" [mm_mult.cc:96]   --->   Operation 412 'zext' 'zext_ln96_173' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_17 : Operation 413 [1/1] (0.00ns)   --->   "%b_addr_67 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_173" [mm_mult.cc:96]   --->   Operation 413 'getelementptr' 'b_addr_67' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_17 : Operation 414 [1/1] (1.54ns)   --->   "%add_ln96_163 = add i12 -1192, %zext_ln96_107" [mm_mult.cc:96]   --->   Operation 414 'add' 'add_ln96_163' <Predicate = (!icmp_ln89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln96_20 = sext i12 %add_ln96_163 to i13" [mm_mult.cc:96]   --->   Operation 415 'sext' 'sext_ln96_20' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_17 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln96_176 = zext i13 %sext_ln96_20 to i64" [mm_mult.cc:96]   --->   Operation 416 'zext' 'zext_ln96_176' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_17 : Operation 417 [1/1] (0.00ns)   --->   "%b_addr_70 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_176" [mm_mult.cc:96]   --->   Operation 417 'getelementptr' 'b_addr_70' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_17 : Operation 418 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_49 = mul i16 %b_load_49, %a_load_49" [mm_mult.cc:98]   --->   Operation 418 'mul' 'mul_ln98_49' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 419 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_52 = mul i16 %b_load_52, %a_load_52" [mm_mult.cc:98]   --->   Operation 419 'mul' 'mul_ln98_52' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 420 [1/2] (3.25ns)   --->   "%a_load_55 = load i16* %a_addr_55, align 2" [mm_mult.cc:96]   --->   Operation 420 'load' 'a_load_55' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_17 : Operation 421 [1/2] (3.25ns)   --->   "%a_load_58 = load i16* %a_addr_58, align 2" [mm_mult.cc:96]   --->   Operation 421 'load' 'a_load_58' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_17 : Operation 422 [2/2] (3.25ns)   --->   "%a_load_61 = load i16* %a_addr_61, align 2" [mm_mult.cc:96]   --->   Operation 422 'load' 'a_load_61' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_17 : Operation 423 [1/2] (3.25ns)   --->   "%b_load_61 = load i16* %b_addr_61, align 2" [mm_mult.cc:96]   --->   Operation 423 'load' 'b_load_61' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_17 : Operation 424 [2/2] (3.25ns)   --->   "%a_load_64 = load i16* %a_addr_64, align 2" [mm_mult.cc:96]   --->   Operation 424 'load' 'a_load_64' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_17 : Operation 425 [1/2] (3.25ns)   --->   "%b_load_64 = load i16* %b_addr_64, align 2" [mm_mult.cc:96]   --->   Operation 425 'load' 'b_load_64' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_17 : Operation 426 [2/2] (3.25ns)   --->   "%b_load_67 = load i16* %b_addr_67, align 2" [mm_mult.cc:96]   --->   Operation 426 'load' 'b_load_67' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_17 : Operation 427 [2/2] (3.25ns)   --->   "%b_load_70 = load i16* %b_addr_70, align 2" [mm_mult.cc:96]   --->   Operation 427 'load' 'b_load_70' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 18 <SV = 17> <Delay = 6.38>
ST_18 : Operation 428 [1/1] (1.81ns)   --->   "%add_ln96_63 = add i14 67, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 428 'add' 'add_ln96_63' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln96_69 = zext i14 %add_ln96_63 to i64" [mm_mult.cc:96]   --->   Operation 429 'zext' 'zext_ln96_69' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_18 : Operation 430 [1/1] (0.00ns)   --->   "%a_addr_67 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_69" [mm_mult.cc:96]   --->   Operation 430 'getelementptr' 'a_addr_67' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_18 : Operation 431 [1/1] (1.81ns)   --->   "%add_ln96_66 = add i14 70, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 431 'add' 'add_ln96_66' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln96_72 = zext i14 %add_ln96_66 to i64" [mm_mult.cc:96]   --->   Operation 432 'zext' 'zext_ln96_72' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_18 : Operation 433 [1/1] (0.00ns)   --->   "%a_addr_70 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_72" [mm_mult.cc:96]   --->   Operation 433 'getelementptr' 'a_addr_70' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_18 : Operation 434 [1/1] (1.63ns)   --->   "%add_ln96_165 = add i11 -992, %zext_ln96_106" [mm_mult.cc:96]   --->   Operation 434 'add' 'add_ln96_165' <Predicate = (!icmp_ln89)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln96_22 = sext i11 %add_ln96_165 to i13" [mm_mult.cc:96]   --->   Operation 435 'sext' 'sext_ln96_22' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_18 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln96_178 = zext i13 %sext_ln96_22 to i64" [mm_mult.cc:96]   --->   Operation 436 'zext' 'zext_ln96_178' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_18 : Operation 437 [1/1] (0.00ns)   --->   "%b_addr_72 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_178" [mm_mult.cc:96]   --->   Operation 437 'getelementptr' 'b_addr_72' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_18 : Operation 438 [1/1] (1.63ns)   --->   "%add_ln96_167 = add i11 -792, %zext_ln96_106" [mm_mult.cc:96]   --->   Operation 438 'add' 'add_ln96_167' <Predicate = (!icmp_ln89)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln96_24 = sext i11 %add_ln96_167 to i13" [mm_mult.cc:96]   --->   Operation 439 'sext' 'sext_ln96_24' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_18 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln96_180 = zext i13 %sext_ln96_24 to i64" [mm_mult.cc:96]   --->   Operation 440 'zext' 'zext_ln96_180' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_18 : Operation 441 [1/1] (0.00ns)   --->   "%b_addr_74 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_180" [mm_mult.cc:96]   --->   Operation 441 'getelementptr' 'b_addr_74' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_18 : Operation 442 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_55 = mul i16 %b_load_55, %a_load_55" [mm_mult.cc:98]   --->   Operation 442 'mul' 'mul_ln98_55' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 443 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_58 = mul i16 %b_load_58, %a_load_58" [mm_mult.cc:98]   --->   Operation 443 'mul' 'mul_ln98_58' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 444 [1/2] (3.25ns)   --->   "%a_load_61 = load i16* %a_addr_61, align 2" [mm_mult.cc:96]   --->   Operation 444 'load' 'a_load_61' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_18 : Operation 445 [1/2] (3.25ns)   --->   "%a_load_64 = load i16* %a_addr_64, align 2" [mm_mult.cc:96]   --->   Operation 445 'load' 'a_load_64' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_18 : Operation 446 [2/2] (3.25ns)   --->   "%a_load_67 = load i16* %a_addr_67, align 2" [mm_mult.cc:96]   --->   Operation 446 'load' 'a_load_67' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_18 : Operation 447 [1/2] (3.25ns)   --->   "%b_load_67 = load i16* %b_addr_67, align 2" [mm_mult.cc:96]   --->   Operation 447 'load' 'b_load_67' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_18 : Operation 448 [2/2] (3.25ns)   --->   "%a_load_70 = load i16* %a_addr_70, align 2" [mm_mult.cc:96]   --->   Operation 448 'load' 'a_load_70' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_18 : Operation 449 [1/2] (3.25ns)   --->   "%b_load_70 = load i16* %b_addr_70, align 2" [mm_mult.cc:96]   --->   Operation 449 'load' 'b_load_70' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_18 : Operation 450 [2/2] (3.25ns)   --->   "%b_load_72 = load i16* %b_addr_72, align 2" [mm_mult.cc:96]   --->   Operation 450 'load' 'b_load_72' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_18 : Operation 451 [2/2] (3.25ns)   --->   "%b_load_74 = load i16* %b_addr_74, align 2" [mm_mult.cc:96]   --->   Operation 451 'load' 'b_load_74' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 19 <SV = 18> <Delay = 6.38>
ST_19 : Operation 452 [1/1] (1.81ns)   --->   "%add_ln96_68 = add i14 72, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 452 'add' 'add_ln96_68' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln96_74 = zext i14 %add_ln96_68 to i64" [mm_mult.cc:96]   --->   Operation 453 'zext' 'zext_ln96_74' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_19 : Operation 454 [1/1] (0.00ns)   --->   "%a_addr_72 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_74" [mm_mult.cc:96]   --->   Operation 454 'getelementptr' 'a_addr_72' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_19 : Operation 455 [1/1] (1.81ns)   --->   "%add_ln96_70 = add i14 74, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 455 'add' 'add_ln96_70' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln96_76 = zext i14 %add_ln96_70 to i64" [mm_mult.cc:96]   --->   Operation 456 'zext' 'zext_ln96_76' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_19 : Operation 457 [1/1] (0.00ns)   --->   "%a_addr_74 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_76" [mm_mult.cc:96]   --->   Operation 457 'getelementptr' 'a_addr_74' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_19 : Operation 458 [1/1] (1.73ns)   --->   "%add_ln96_170 = add i10 -492, %zext_ln96_105" [mm_mult.cc:96]   --->   Operation 458 'add' 'add_ln96_170' <Predicate = (!icmp_ln89)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln96_27 = sext i10 %add_ln96_170 to i13" [mm_mult.cc:96]   --->   Operation 459 'sext' 'sext_ln96_27' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_19 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln96_183 = zext i13 %sext_ln96_27 to i64" [mm_mult.cc:96]   --->   Operation 460 'zext' 'zext_ln96_183' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_19 : Operation 461 [1/1] (0.00ns)   --->   "%b_addr_77 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_183" [mm_mult.cc:96]   --->   Operation 461 'getelementptr' 'b_addr_77' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_19 : Operation 462 [1/1] (1.82ns)   --->   "%add_ln96_173 = add i9 -192, %zext_ln96_104" [mm_mult.cc:96]   --->   Operation 462 'add' 'add_ln96_173' <Predicate = (!icmp_ln89)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln96_30 = sext i9 %add_ln96_173 to i13" [mm_mult.cc:96]   --->   Operation 463 'sext' 'sext_ln96_30' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_19 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln96_186 = zext i13 %sext_ln96_30 to i64" [mm_mult.cc:96]   --->   Operation 464 'zext' 'zext_ln96_186' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_19 : Operation 465 [1/1] (0.00ns)   --->   "%b_addr_80 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_186" [mm_mult.cc:96]   --->   Operation 465 'getelementptr' 'b_addr_80' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_19 : Operation 466 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_61 = mul i16 %b_load_61, %a_load_61" [mm_mult.cc:98]   --->   Operation 466 'mul' 'mul_ln98_61' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 467 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_64 = mul i16 %b_load_64, %a_load_64" [mm_mult.cc:98]   --->   Operation 467 'mul' 'mul_ln98_64' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 468 [1/2] (3.25ns)   --->   "%a_load_67 = load i16* %a_addr_67, align 2" [mm_mult.cc:96]   --->   Operation 468 'load' 'a_load_67' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_19 : Operation 469 [1/2] (3.25ns)   --->   "%a_load_70 = load i16* %a_addr_70, align 2" [mm_mult.cc:96]   --->   Operation 469 'load' 'a_load_70' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_19 : Operation 470 [2/2] (3.25ns)   --->   "%a_load_72 = load i16* %a_addr_72, align 2" [mm_mult.cc:96]   --->   Operation 470 'load' 'a_load_72' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_19 : Operation 471 [1/2] (3.25ns)   --->   "%b_load_72 = load i16* %b_addr_72, align 2" [mm_mult.cc:96]   --->   Operation 471 'load' 'b_load_72' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_19 : Operation 472 [2/2] (3.25ns)   --->   "%a_load_74 = load i16* %a_addr_74, align 2" [mm_mult.cc:96]   --->   Operation 472 'load' 'a_load_74' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_19 : Operation 473 [1/2] (3.25ns)   --->   "%b_load_74 = load i16* %b_addr_74, align 2" [mm_mult.cc:96]   --->   Operation 473 'load' 'b_load_74' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_19 : Operation 474 [2/2] (3.25ns)   --->   "%b_load_77 = load i16* %b_addr_77, align 2" [mm_mult.cc:96]   --->   Operation 474 'load' 'b_load_77' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_19 : Operation 475 [2/2] (3.25ns)   --->   "%b_load_80 = load i16* %b_addr_80, align 2" [mm_mult.cc:96]   --->   Operation 475 'load' 'b_load_80' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 20 <SV = 19> <Delay = 6.38>
ST_20 : Operation 476 [1/1] (1.81ns)   --->   "%add_ln96_73 = add i14 77, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 476 'add' 'add_ln96_73' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln96_79 = zext i14 %add_ln96_73 to i64" [mm_mult.cc:96]   --->   Operation 477 'zext' 'zext_ln96_79' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_20 : Operation 478 [1/1] (0.00ns)   --->   "%a_addr_77 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_79" [mm_mult.cc:96]   --->   Operation 478 'getelementptr' 'a_addr_77' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_20 : Operation 479 [1/1] (1.81ns)   --->   "%add_ln96_76 = add i14 80, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 479 'add' 'add_ln96_76' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln96_82 = zext i14 %add_ln96_76 to i64" [mm_mult.cc:96]   --->   Operation 480 'zext' 'zext_ln96_82' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_20 : Operation 481 [1/1] (0.00ns)   --->   "%a_addr_80 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_82" [mm_mult.cc:96]   --->   Operation 481 'getelementptr' 'a_addr_80' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_20 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln96_102 = zext i7 %select_ln96 to i14" [mm_mult.cc:96]   --->   Operation 482 'zext' 'zext_ln96_102' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_20 : Operation 483 [1/1] (1.81ns)   --->   "%add_ln96_176 = add i14 -8084, %zext_ln96_102" [mm_mult.cc:96]   --->   Operation 483 'add' 'add_ln96_176' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln96_189 = zext i14 %add_ln96_176 to i64" [mm_mult.cc:96]   --->   Operation 484 'zext' 'zext_ln96_189' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_20 : Operation 485 [1/1] (0.00ns)   --->   "%b_addr_83 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_189" [mm_mult.cc:96]   --->   Operation 485 'getelementptr' 'b_addr_83' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_20 : Operation 486 [1/1] (1.81ns)   --->   "%add_ln96_179 = add i14 -7784, %zext_ln96_102" [mm_mult.cc:96]   --->   Operation 486 'add' 'add_ln96_179' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln96_192 = zext i14 %add_ln96_179 to i64" [mm_mult.cc:96]   --->   Operation 487 'zext' 'zext_ln96_192' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_20 : Operation 488 [1/1] (0.00ns)   --->   "%b_addr_86 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_192" [mm_mult.cc:96]   --->   Operation 488 'getelementptr' 'b_addr_86' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_20 : Operation 489 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_67 = mul i16 %b_load_67, %a_load_67" [mm_mult.cc:98]   --->   Operation 489 'mul' 'mul_ln98_67' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 490 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_70 = mul i16 %b_load_70, %a_load_70" [mm_mult.cc:98]   --->   Operation 490 'mul' 'mul_ln98_70' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 491 [1/2] (3.25ns)   --->   "%a_load_72 = load i16* %a_addr_72, align 2" [mm_mult.cc:96]   --->   Operation 491 'load' 'a_load_72' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_20 : Operation 492 [1/2] (3.25ns)   --->   "%a_load_74 = load i16* %a_addr_74, align 2" [mm_mult.cc:96]   --->   Operation 492 'load' 'a_load_74' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_20 : Operation 493 [2/2] (3.25ns)   --->   "%a_load_77 = load i16* %a_addr_77, align 2" [mm_mult.cc:96]   --->   Operation 493 'load' 'a_load_77' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_20 : Operation 494 [1/2] (3.25ns)   --->   "%b_load_77 = load i16* %b_addr_77, align 2" [mm_mult.cc:96]   --->   Operation 494 'load' 'b_load_77' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_20 : Operation 495 [2/2] (3.25ns)   --->   "%a_load_80 = load i16* %a_addr_80, align 2" [mm_mult.cc:96]   --->   Operation 495 'load' 'a_load_80' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_20 : Operation 496 [1/2] (3.25ns)   --->   "%b_load_80 = load i16* %b_addr_80, align 2" [mm_mult.cc:96]   --->   Operation 496 'load' 'b_load_80' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_20 : Operation 497 [2/2] (3.25ns)   --->   "%b_load_83 = load i16* %b_addr_83, align 2" [mm_mult.cc:96]   --->   Operation 497 'load' 'b_load_83' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_20 : Operation 498 [2/2] (3.25ns)   --->   "%b_load_86 = load i16* %b_addr_86, align 2" [mm_mult.cc:96]   --->   Operation 498 'load' 'b_load_86' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 21 <SV = 20> <Delay = 6.38>
ST_21 : Operation 499 [1/1] (1.81ns)   --->   "%add_ln96_79 = add i14 83, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 499 'add' 'add_ln96_79' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln96_85 = zext i14 %add_ln96_79 to i64" [mm_mult.cc:96]   --->   Operation 500 'zext' 'zext_ln96_85' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_21 : Operation 501 [1/1] (0.00ns)   --->   "%a_addr_83 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_85" [mm_mult.cc:96]   --->   Operation 501 'getelementptr' 'a_addr_83' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_21 : Operation 502 [1/1] (1.81ns)   --->   "%add_ln96_82 = add i14 86, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 502 'add' 'add_ln96_82' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln96_88 = zext i14 %add_ln96_82 to i64" [mm_mult.cc:96]   --->   Operation 503 'zext' 'zext_ln96_88' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_21 : Operation 504 [1/1] (0.00ns)   --->   "%a_addr_86 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_88" [mm_mult.cc:96]   --->   Operation 504 'getelementptr' 'a_addr_86' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_21 : Operation 505 [1/1] (1.81ns)   --->   "%add_ln96_182 = add i14 -7484, %zext_ln96_102" [mm_mult.cc:96]   --->   Operation 505 'add' 'add_ln96_182' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln96_195 = zext i14 %add_ln96_182 to i64" [mm_mult.cc:96]   --->   Operation 506 'zext' 'zext_ln96_195' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_21 : Operation 507 [1/1] (0.00ns)   --->   "%b_addr_89 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_195" [mm_mult.cc:96]   --->   Operation 507 'getelementptr' 'b_addr_89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_21 : Operation 508 [1/1] (1.81ns)   --->   "%add_ln96_185 = add i14 -7184, %zext_ln96_102" [mm_mult.cc:96]   --->   Operation 508 'add' 'add_ln96_185' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln96_198 = zext i14 %add_ln96_185 to i64" [mm_mult.cc:96]   --->   Operation 509 'zext' 'zext_ln96_198' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_21 : Operation 510 [1/1] (0.00ns)   --->   "%b_addr_92 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_198" [mm_mult.cc:96]   --->   Operation 510 'getelementptr' 'b_addr_92' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_21 : Operation 511 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_72 = mul i16 %b_load_72, %a_load_72" [mm_mult.cc:98]   --->   Operation 511 'mul' 'mul_ln98_72' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 512 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_74 = mul i16 %b_load_74, %a_load_74" [mm_mult.cc:98]   --->   Operation 512 'mul' 'mul_ln98_74' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 513 [1/2] (3.25ns)   --->   "%a_load_77 = load i16* %a_addr_77, align 2" [mm_mult.cc:96]   --->   Operation 513 'load' 'a_load_77' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_21 : Operation 514 [1/2] (3.25ns)   --->   "%a_load_80 = load i16* %a_addr_80, align 2" [mm_mult.cc:96]   --->   Operation 514 'load' 'a_load_80' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_21 : Operation 515 [2/2] (3.25ns)   --->   "%a_load_83 = load i16* %a_addr_83, align 2" [mm_mult.cc:96]   --->   Operation 515 'load' 'a_load_83' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_21 : Operation 516 [1/2] (3.25ns)   --->   "%b_load_83 = load i16* %b_addr_83, align 2" [mm_mult.cc:96]   --->   Operation 516 'load' 'b_load_83' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_21 : Operation 517 [2/2] (3.25ns)   --->   "%a_load_86 = load i16* %a_addr_86, align 2" [mm_mult.cc:96]   --->   Operation 517 'load' 'a_load_86' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_21 : Operation 518 [1/2] (3.25ns)   --->   "%b_load_86 = load i16* %b_addr_86, align 2" [mm_mult.cc:96]   --->   Operation 518 'load' 'b_load_86' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_21 : Operation 519 [2/2] (3.25ns)   --->   "%b_load_89 = load i16* %b_addr_89, align 2" [mm_mult.cc:96]   --->   Operation 519 'load' 'b_load_89' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_21 : Operation 520 [2/2] (3.25ns)   --->   "%b_load_92 = load i16* %b_addr_92, align 2" [mm_mult.cc:96]   --->   Operation 520 'load' 'b_load_92' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 22 <SV = 21> <Delay = 6.38>
ST_22 : Operation 521 [1/1] (1.81ns)   --->   "%add_ln96_85 = add i14 89, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 521 'add' 'add_ln96_85' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln96_91 = zext i14 %add_ln96_85 to i64" [mm_mult.cc:96]   --->   Operation 522 'zext' 'zext_ln96_91' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_22 : Operation 523 [1/1] (0.00ns)   --->   "%a_addr_89 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_91" [mm_mult.cc:96]   --->   Operation 523 'getelementptr' 'a_addr_89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_22 : Operation 524 [1/1] (1.81ns)   --->   "%add_ln96_88 = add i14 92, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 524 'add' 'add_ln96_88' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln96_94 = zext i14 %add_ln96_88 to i64" [mm_mult.cc:96]   --->   Operation 525 'zext' 'zext_ln96_94' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_22 : Operation 526 [1/1] (0.00ns)   --->   "%a_addr_92 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_94" [mm_mult.cc:96]   --->   Operation 526 'getelementptr' 'a_addr_92' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_22 : Operation 527 [1/1] (1.81ns)   --->   "%add_ln96_188 = add i14 -6884, %zext_ln96_102" [mm_mult.cc:96]   --->   Operation 527 'add' 'add_ln96_188' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln96_201 = zext i14 %add_ln96_188 to i64" [mm_mult.cc:96]   --->   Operation 528 'zext' 'zext_ln96_201' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_22 : Operation 529 [1/1] (0.00ns)   --->   "%b_addr_95 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_201" [mm_mult.cc:96]   --->   Operation 529 'getelementptr' 'b_addr_95' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_22 : Operation 530 [1/1] (1.81ns)   --->   "%add_ln96_189 = add i14 -6684, %zext_ln96_102" [mm_mult.cc:96]   --->   Operation 530 'add' 'add_ln96_189' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln96_202 = zext i14 %add_ln96_189 to i64" [mm_mult.cc:96]   --->   Operation 531 'zext' 'zext_ln96_202' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_22 : Operation 532 [1/1] (0.00ns)   --->   "%b_addr_97 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_202" [mm_mult.cc:96]   --->   Operation 532 'getelementptr' 'b_addr_97' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_22 : Operation 533 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_77 = mul i16 %b_load_77, %a_load_77" [mm_mult.cc:98]   --->   Operation 533 'mul' 'mul_ln98_77' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 534 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_80 = mul i16 %b_load_80, %a_load_80" [mm_mult.cc:98]   --->   Operation 534 'mul' 'mul_ln98_80' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 535 [1/2] (3.25ns)   --->   "%a_load_83 = load i16* %a_addr_83, align 2" [mm_mult.cc:96]   --->   Operation 535 'load' 'a_load_83' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_22 : Operation 536 [1/2] (3.25ns)   --->   "%a_load_86 = load i16* %a_addr_86, align 2" [mm_mult.cc:96]   --->   Operation 536 'load' 'a_load_86' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_22 : Operation 537 [2/2] (3.25ns)   --->   "%a_load_89 = load i16* %a_addr_89, align 2" [mm_mult.cc:96]   --->   Operation 537 'load' 'a_load_89' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_22 : Operation 538 [1/2] (3.25ns)   --->   "%b_load_89 = load i16* %b_addr_89, align 2" [mm_mult.cc:96]   --->   Operation 538 'load' 'b_load_89' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_22 : Operation 539 [2/2] (3.25ns)   --->   "%a_load_92 = load i16* %a_addr_92, align 2" [mm_mult.cc:96]   --->   Operation 539 'load' 'a_load_92' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_22 : Operation 540 [1/2] (3.25ns)   --->   "%b_load_92 = load i16* %b_addr_92, align 2" [mm_mult.cc:96]   --->   Operation 540 'load' 'b_load_92' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_22 : Operation 541 [2/2] (3.25ns)   --->   "%b_load_95 = load i16* %b_addr_95, align 2" [mm_mult.cc:96]   --->   Operation 541 'load' 'b_load_95' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_22 : Operation 542 [2/2] (3.25ns)   --->   "%b_load_97 = load i16* %b_addr_97, align 2" [mm_mult.cc:96]   --->   Operation 542 'load' 'b_load_97' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 23 <SV = 22> <Delay = 6.38>
ST_23 : Operation 543 [1/1] (1.81ns)   --->   "%add_ln96_91 = add i14 95, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 543 'add' 'add_ln96_91' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln96_97 = zext i14 %add_ln96_91 to i64" [mm_mult.cc:96]   --->   Operation 544 'zext' 'zext_ln96_97' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_23 : Operation 545 [1/1] (0.00ns)   --->   "%a_addr_95 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_97" [mm_mult.cc:96]   --->   Operation 545 'getelementptr' 'a_addr_95' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_23 : Operation 546 [1/1] (1.81ns)   --->   "%add_ln96_93 = add i14 97, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 546 'add' 'add_ln96_93' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln96_99 = zext i14 %add_ln96_93 to i64" [mm_mult.cc:96]   --->   Operation 547 'zext' 'zext_ln96_99' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_23 : Operation 548 [1/1] (0.00ns)   --->   "%a_addr_97 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_99" [mm_mult.cc:96]   --->   Operation 548 'getelementptr' 'a_addr_97' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_23 : Operation 549 [1/1] (1.73ns)   --->   "%add_ln96_101 = add i10 -424, %zext_ln96_105" [mm_mult.cc:96]   --->   Operation 549 'add' 'add_ln96_101' <Predicate = (!icmp_ln89)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln96_114 = zext i10 %add_ln96_101 to i64" [mm_mult.cc:96]   --->   Operation 550 'zext' 'zext_ln96_114' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_23 : Operation 551 [1/1] (0.00ns)   --->   "%b_addr_6 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_114" [mm_mult.cc:96]   --->   Operation 551 'getelementptr' 'b_addr_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_23 : Operation 552 [1/1] (1.81ns)   --->   "%add_ln96_191 = add i14 -6484, %zext_ln96_102" [mm_mult.cc:96]   --->   Operation 552 'add' 'add_ln96_191' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln96_204 = zext i14 %add_ln96_191 to i64" [mm_mult.cc:96]   --->   Operation 553 'zext' 'zext_ln96_204' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_23 : Operation 554 [1/1] (0.00ns)   --->   "%b_addr_99 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_204" [mm_mult.cc:96]   --->   Operation 554 'getelementptr' 'b_addr_99' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_23 : Operation 555 [2/2] (3.25ns)   --->   "%b_load_6 = load i16* %b_addr_6, align 2" [mm_mult.cc:96]   --->   Operation 555 'load' 'b_load_6' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_23 : Operation 556 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_83 = mul i16 %b_load_83, %a_load_83" [mm_mult.cc:98]   --->   Operation 556 'mul' 'mul_ln98_83' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 557 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_86 = mul i16 %b_load_86, %a_load_86" [mm_mult.cc:98]   --->   Operation 557 'mul' 'mul_ln98_86' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 558 [1/2] (3.25ns)   --->   "%a_load_89 = load i16* %a_addr_89, align 2" [mm_mult.cc:96]   --->   Operation 558 'load' 'a_load_89' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_23 : Operation 559 [1/2] (3.25ns)   --->   "%a_load_92 = load i16* %a_addr_92, align 2" [mm_mult.cc:96]   --->   Operation 559 'load' 'a_load_92' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_23 : Operation 560 [2/2] (3.25ns)   --->   "%a_load_95 = load i16* %a_addr_95, align 2" [mm_mult.cc:96]   --->   Operation 560 'load' 'a_load_95' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_23 : Operation 561 [1/2] (3.25ns)   --->   "%b_load_95 = load i16* %b_addr_95, align 2" [mm_mult.cc:96]   --->   Operation 561 'load' 'b_load_95' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_23 : Operation 562 [2/2] (3.25ns)   --->   "%a_load_97 = load i16* %a_addr_97, align 2" [mm_mult.cc:96]   --->   Operation 562 'load' 'a_load_97' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_23 : Operation 563 [1/2] (3.25ns)   --->   "%b_load_97 = load i16* %b_addr_97, align 2" [mm_mult.cc:96]   --->   Operation 563 'load' 'b_load_97' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_23 : Operation 564 [2/2] (3.25ns)   --->   "%b_load_99 = load i16* %b_addr_99, align 2" [mm_mult.cc:96]   --->   Operation 564 'load' 'b_load_99' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 24 <SV = 23> <Delay = 6.38>
ST_24 : Operation 565 [1/1] (1.81ns)   --->   "%add_ln96_2 = add i14 6, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 565 'add' 'add_ln96_2' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln96_8 = zext i14 %add_ln96_2 to i64" [mm_mult.cc:96]   --->   Operation 566 'zext' 'zext_ln96_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 567 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_8" [mm_mult.cc:96]   --->   Operation 567 'getelementptr' 'a_addr_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 568 [1/1] (1.81ns)   --->   "%add_ln96_95 = add i14 99, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 568 'add' 'add_ln96_95' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln96_101 = zext i14 %add_ln96_95 to i64" [mm_mult.cc:96]   --->   Operation 569 'zext' 'zext_ln96_101' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 570 [1/1] (0.00ns)   --->   "%a_addr_99 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_101" [mm_mult.cc:96]   --->   Operation 570 'getelementptr' 'a_addr_99' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 571 [1/1] (1.63ns)   --->   "%add_ln96_104 = add i11 900, %zext_ln96_106" [mm_mult.cc:96]   --->   Operation 571 'add' 'add_ln96_104' <Predicate = (!icmp_ln89)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln96_117 = zext i11 %add_ln96_104 to i64" [mm_mult.cc:96]   --->   Operation 572 'zext' 'zext_ln96_117' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 573 [1/1] (0.00ns)   --->   "%b_addr_9 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_117" [mm_mult.cc:96]   --->   Operation 573 'getelementptr' 'b_addr_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 574 [1/1] (1.63ns)   --->   "%add_ln96_107 = add i11 -848, %zext_ln96_106" [mm_mult.cc:96]   --->   Operation 574 'add' 'add_ln96_107' <Predicate = (!icmp_ln89)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln96_120 = zext i11 %add_ln96_107 to i64" [mm_mult.cc:96]   --->   Operation 575 'zext' 'zext_ln96_120' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 576 [1/1] (0.00ns)   --->   "%b_addr_12 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_120" [mm_mult.cc:96]   --->   Operation 576 'getelementptr' 'b_addr_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 577 [2/2] (3.25ns)   --->   "%a_load_6 = load i16* %a_addr_6, align 2" [mm_mult.cc:96]   --->   Operation 577 'load' 'a_load_6' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_24 : Operation 578 [1/2] (3.25ns)   --->   "%b_load_6 = load i16* %b_addr_6, align 2" [mm_mult.cc:96]   --->   Operation 578 'load' 'b_load_6' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_24 : Operation 579 [2/2] (3.25ns)   --->   "%b_load_9 = load i16* %b_addr_9, align 2" [mm_mult.cc:96]   --->   Operation 579 'load' 'b_load_9' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_24 : Operation 580 [2/2] (3.25ns)   --->   "%b_load_12 = load i16* %b_addr_12, align 2" [mm_mult.cc:96]   --->   Operation 580 'load' 'b_load_12' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_24 : Operation 581 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_89 = mul i16 %b_load_89, %a_load_89" [mm_mult.cc:98]   --->   Operation 581 'mul' 'mul_ln98_89' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 582 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_92 = mul i16 %b_load_92, %a_load_92" [mm_mult.cc:98]   --->   Operation 582 'mul' 'mul_ln98_92' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 583 [1/2] (3.25ns)   --->   "%a_load_95 = load i16* %a_addr_95, align 2" [mm_mult.cc:96]   --->   Operation 583 'load' 'a_load_95' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_24 : Operation 584 [1/2] (3.25ns)   --->   "%a_load_97 = load i16* %a_addr_97, align 2" [mm_mult.cc:96]   --->   Operation 584 'load' 'a_load_97' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_24 : Operation 585 [2/2] (3.25ns)   --->   "%a_load_99 = load i16* %a_addr_99, align 2" [mm_mult.cc:96]   --->   Operation 585 'load' 'a_load_99' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_24 : Operation 586 [1/2] (3.25ns)   --->   "%b_load_99 = load i16* %b_addr_99, align 2" [mm_mult.cc:96]   --->   Operation 586 'load' 'b_load_99' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 25 <SV = 24> <Delay = 6.38>
ST_25 : Operation 587 [1/1] (1.81ns)   --->   "%add_ln96_5 = add i14 9, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 587 'add' 'add_ln96_5' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln96_11 = zext i14 %add_ln96_5 to i64" [mm_mult.cc:96]   --->   Operation 588 'zext' 'zext_ln96_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_25 : Operation 589 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_11" [mm_mult.cc:96]   --->   Operation 589 'getelementptr' 'a_addr_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_25 : Operation 590 [1/1] (1.81ns)   --->   "%add_ln96_8 = add i14 12, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 590 'add' 'add_ln96_8' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln96_14 = zext i14 %add_ln96_8 to i64" [mm_mult.cc:96]   --->   Operation 591 'zext' 'zext_ln96_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_25 : Operation 592 [1/1] (0.00ns)   --->   "%a_addr_12 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_14" [mm_mult.cc:96]   --->   Operation 592 'getelementptr' 'a_addr_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_25 : Operation 593 [1/1] (1.63ns)   --->   "%add_ln96_108 = add i11 -748, %zext_ln96_106" [mm_mult.cc:96]   --->   Operation 593 'add' 'add_ln96_108' <Predicate = (!icmp_ln89)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln96_121 = zext i11 %add_ln96_108 to i64" [mm_mult.cc:96]   --->   Operation 594 'zext' 'zext_ln96_121' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_25 : Operation 595 [1/1] (0.00ns)   --->   "%b_addr_13 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_121" [mm_mult.cc:96]   --->   Operation 595 'getelementptr' 'b_addr_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_25 : Operation 596 [1/1] (1.63ns)   --->   "%add_ln96_110 = add i11 -548, %zext_ln96_106" [mm_mult.cc:96]   --->   Operation 596 'add' 'add_ln96_110' <Predicate = (!icmp_ln89)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln96_123 = zext i11 %add_ln96_110 to i64" [mm_mult.cc:96]   --->   Operation 597 'zext' 'zext_ln96_123' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_25 : Operation 598 [1/1] (0.00ns)   --->   "%b_addr_15 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_123" [mm_mult.cc:96]   --->   Operation 598 'getelementptr' 'b_addr_15' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_25 : Operation 599 [1/2] (3.25ns)   --->   "%a_load_6 = load i16* %a_addr_6, align 2" [mm_mult.cc:96]   --->   Operation 599 'load' 'a_load_6' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_25 : Operation 600 [2/2] (3.25ns)   --->   "%a_load_9 = load i16* %a_addr_9, align 2" [mm_mult.cc:96]   --->   Operation 600 'load' 'a_load_9' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_25 : Operation 601 [1/2] (3.25ns)   --->   "%b_load_9 = load i16* %b_addr_9, align 2" [mm_mult.cc:96]   --->   Operation 601 'load' 'b_load_9' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_25 : Operation 602 [2/2] (3.25ns)   --->   "%a_load_12 = load i16* %a_addr_12, align 2" [mm_mult.cc:96]   --->   Operation 602 'load' 'a_load_12' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_25 : Operation 603 [1/2] (3.25ns)   --->   "%b_load_12 = load i16* %b_addr_12, align 2" [mm_mult.cc:96]   --->   Operation 603 'load' 'b_load_12' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_25 : Operation 604 [2/2] (3.25ns)   --->   "%b_load_13 = load i16* %b_addr_13, align 2" [mm_mult.cc:96]   --->   Operation 604 'load' 'b_load_13' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_25 : Operation 605 [2/2] (3.25ns)   --->   "%b_load_15 = load i16* %b_addr_15, align 2" [mm_mult.cc:96]   --->   Operation 605 'load' 'b_load_15' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_25 : Operation 606 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_95 = mul i16 %b_load_95, %a_load_95" [mm_mult.cc:98]   --->   Operation 606 'mul' 'mul_ln98_95' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 607 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_97 = mul i16 %b_load_97, %a_load_97" [mm_mult.cc:98]   --->   Operation 607 'mul' 'mul_ln98_97' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 608 [1/2] (3.25ns)   --->   "%a_load_99 = load i16* %a_addr_99, align 2" [mm_mult.cc:96]   --->   Operation 608 'load' 'a_load_99' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 26 <SV = 25> <Delay = 6.38>
ST_26 : Operation 609 [1/1] (1.81ns)   --->   "%add_ln96_9 = add i14 13, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 609 'add' 'add_ln96_9' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln96_15 = zext i14 %add_ln96_9 to i64" [mm_mult.cc:96]   --->   Operation 610 'zext' 'zext_ln96_15' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_26 : Operation 611 [1/1] (0.00ns)   --->   "%a_addr_13 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_15" [mm_mult.cc:96]   --->   Operation 611 'getelementptr' 'a_addr_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_26 : Operation 612 [1/1] (1.81ns)   --->   "%add_ln96_11 = add i14 15, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 612 'add' 'add_ln96_11' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln96_17 = zext i14 %add_ln96_11 to i64" [mm_mult.cc:96]   --->   Operation 613 'zext' 'zext_ln96_17' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_26 : Operation 614 [1/1] (0.00ns)   --->   "%a_addr_15 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_17" [mm_mult.cc:96]   --->   Operation 614 'getelementptr' 'a_addr_15' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_26 : Operation 615 [1/1] (1.73ns)   --->   "%add_ln96_111 = add i10 -448, %zext_ln96_105" [mm_mult.cc:96]   --->   Operation 615 'add' 'add_ln96_111' <Predicate = (!icmp_ln89)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln96_1 = sext i10 %add_ln96_111 to i11" [mm_mult.cc:96]   --->   Operation 616 'sext' 'sext_ln96_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_26 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln96_124 = zext i11 %sext_ln96_1 to i64" [mm_mult.cc:96]   --->   Operation 617 'zext' 'zext_ln96_124' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_26 : Operation 618 [1/1] (0.00ns)   --->   "%b_addr_16 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_124" [mm_mult.cc:96]   --->   Operation 618 'getelementptr' 'b_addr_16' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_26 : Operation 619 [1/1] (1.82ns)   --->   "%add_ln96_113 = add i9 -248, %zext_ln96_104" [mm_mult.cc:96]   --->   Operation 619 'add' 'add_ln96_113' <Predicate = (!icmp_ln89)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln96_3 = sext i9 %add_ln96_113 to i11" [mm_mult.cc:96]   --->   Operation 620 'sext' 'sext_ln96_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_26 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln96_126 = zext i11 %sext_ln96_3 to i64" [mm_mult.cc:96]   --->   Operation 621 'zext' 'zext_ln96_126' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_26 : Operation 622 [1/1] (0.00ns)   --->   "%b_addr_18 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_126" [mm_mult.cc:96]   --->   Operation 622 'getelementptr' 'b_addr_18' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_26 : Operation 623 [1/2] (3.25ns)   --->   "%a_load_9 = load i16* %a_addr_9, align 2" [mm_mult.cc:96]   --->   Operation 623 'load' 'a_load_9' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_26 : Operation 624 [1/2] (3.25ns)   --->   "%a_load_12 = load i16* %a_addr_12, align 2" [mm_mult.cc:96]   --->   Operation 624 'load' 'a_load_12' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_26 : Operation 625 [2/2] (3.25ns)   --->   "%a_load_13 = load i16* %a_addr_13, align 2" [mm_mult.cc:96]   --->   Operation 625 'load' 'a_load_13' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_26 : Operation 626 [1/2] (3.25ns)   --->   "%b_load_13 = load i16* %b_addr_13, align 2" [mm_mult.cc:96]   --->   Operation 626 'load' 'b_load_13' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_26 : Operation 627 [2/2] (3.25ns)   --->   "%a_load_15 = load i16* %a_addr_15, align 2" [mm_mult.cc:96]   --->   Operation 627 'load' 'a_load_15' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_26 : Operation 628 [1/2] (3.25ns)   --->   "%b_load_15 = load i16* %b_addr_15, align 2" [mm_mult.cc:96]   --->   Operation 628 'load' 'b_load_15' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_26 : Operation 629 [2/2] (3.25ns)   --->   "%b_load_16 = load i16* %b_addr_16, align 2" [mm_mult.cc:96]   --->   Operation 629 'load' 'b_load_16' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_26 : Operation 630 [2/2] (3.25ns)   --->   "%b_load_18 = load i16* %b_addr_18, align 2" [mm_mult.cc:96]   --->   Operation 630 'load' 'b_load_18' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_26 : Operation 631 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_16)   --->   "%mul_ln98_19 = mul i16 %b_load_19, %a_load_19" [mm_mult.cc:98]   --->   Operation 631 'mul' 'mul_ln98_19' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 632 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln98_99 = mul i16 %b_load_99, %a_load_99" [mm_mult.cc:98]   --->   Operation 632 'mul' 'mul_ln98_99' <Predicate = (!icmp_ln89)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 633 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_16 = add i16 %mul_ln98_20, %mul_ln98_19" [mm_mult.cc:98]   --->   Operation 633 'add' 'add_ln98_16' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 10.2>
ST_27 : Operation 634 [1/1] (1.81ns)   --->   "%add_ln96_12 = add i14 16, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 634 'add' 'add_ln96_12' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln96_18 = zext i14 %add_ln96_12 to i64" [mm_mult.cc:96]   --->   Operation 635 'zext' 'zext_ln96_18' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_27 : Operation 636 [1/1] (0.00ns)   --->   "%a_addr_16 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_18" [mm_mult.cc:96]   --->   Operation 636 'getelementptr' 'a_addr_16' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_27 : Operation 637 [1/1] (1.81ns)   --->   "%add_ln96_14 = add i14 18, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 637 'add' 'add_ln96_14' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln96_20 = zext i14 %add_ln96_14 to i64" [mm_mult.cc:96]   --->   Operation 638 'zext' 'zext_ln96_20' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_27 : Operation 639 [1/1] (0.00ns)   --->   "%a_addr_18 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_20" [mm_mult.cc:96]   --->   Operation 639 'getelementptr' 'a_addr_18' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_27 : Operation 640 [1/1] (1.54ns)   --->   "%add_ln96_116 = add i12 -1996, %zext_ln96_107" [mm_mult.cc:96]   --->   Operation 640 'add' 'add_ln96_116' <Predicate = (!icmp_ln89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln96_129 = zext i12 %add_ln96_116 to i64" [mm_mult.cc:96]   --->   Operation 641 'zext' 'zext_ln96_129' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_27 : Operation 642 [1/1] (0.00ns)   --->   "%b_addr_21 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_129" [mm_mult.cc:96]   --->   Operation 642 'getelementptr' 'b_addr_21' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_27 : Operation 643 [1/1] (1.54ns)   --->   "%add_ln96_118 = add i12 -1796, %zext_ln96_107" [mm_mult.cc:96]   --->   Operation 643 'add' 'add_ln96_118' <Predicate = (!icmp_ln89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln96_131 = zext i12 %add_ln96_118 to i64" [mm_mult.cc:96]   --->   Operation 644 'zext' 'zext_ln96_131' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_27 : Operation 645 [1/1] (0.00ns)   --->   "%b_addr_23 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_131" [mm_mult.cc:96]   --->   Operation 645 'getelementptr' 'b_addr_23' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_27 : Operation 646 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_6)   --->   "%mul_ln98_6 = mul i16 %b_load_6, %a_load_6" [mm_mult.cc:98]   --->   Operation 646 'mul' 'mul_ln98_6' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 647 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_8)   --->   "%mul_ln98_9 = mul i16 %b_load_9, %a_load_9" [mm_mult.cc:98]   --->   Operation 647 'mul' 'mul_ln98_9' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 648 [1/2] (3.25ns)   --->   "%a_load_13 = load i16* %a_addr_13, align 2" [mm_mult.cc:96]   --->   Operation 648 'load' 'a_load_13' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_27 : Operation 649 [1/2] (3.25ns)   --->   "%a_load_15 = load i16* %a_addr_15, align 2" [mm_mult.cc:96]   --->   Operation 649 'load' 'a_load_15' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_27 : Operation 650 [2/2] (3.25ns)   --->   "%a_load_16 = load i16* %a_addr_16, align 2" [mm_mult.cc:96]   --->   Operation 650 'load' 'a_load_16' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_27 : Operation 651 [1/2] (3.25ns)   --->   "%b_load_16 = load i16* %b_addr_16, align 2" [mm_mult.cc:96]   --->   Operation 651 'load' 'b_load_16' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_27 : Operation 652 [2/2] (3.25ns)   --->   "%a_load_18 = load i16* %a_addr_18, align 2" [mm_mult.cc:96]   --->   Operation 652 'load' 'a_load_18' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_27 : Operation 653 [1/2] (3.25ns)   --->   "%b_load_18 = load i16* %b_addr_18, align 2" [mm_mult.cc:96]   --->   Operation 653 'load' 'b_load_18' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_27 : Operation 654 [2/2] (3.25ns)   --->   "%b_load_21 = load i16* %b_addr_21, align 2" [mm_mult.cc:96]   --->   Operation 654 'load' 'b_load_21' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_27 : Operation 655 [2/2] (3.25ns)   --->   "%b_load_23 = load i16* %b_addr_23, align 2" [mm_mult.cc:96]   --->   Operation 655 'load' 'b_load_23' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_27 : Operation 656 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_6 = add i16 %mul_ln98_6, %add_ln98_5" [mm_mult.cc:98]   --->   Operation 656 'add' 'add_ln98_6' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 657 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_8 = add i16 %mul_ln98_9, %add_ln98_7" [mm_mult.cc:98]   --->   Operation 657 'add' 'add_ln98_8' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_9 = add i16 %add_ln98_6, %add_ln98_8" [mm_mult.cc:98]   --->   Operation 658 'add' 'add_ln98_9' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 659 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln98_10 = add i16 %add_ln98_4, %add_ln98_9" [mm_mult.cc:98]   --->   Operation 659 'add' 'add_ln98_10' <Predicate = (!icmp_ln89)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 9.40>
ST_28 : Operation 660 [1/1] (1.81ns)   --->   "%add_ln96_17 = add i14 21, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 660 'add' 'add_ln96_17' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln96_23 = zext i14 %add_ln96_17 to i64" [mm_mult.cc:96]   --->   Operation 661 'zext' 'zext_ln96_23' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_28 : Operation 662 [1/1] (0.00ns)   --->   "%a_addr_21 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_23" [mm_mult.cc:96]   --->   Operation 662 'getelementptr' 'a_addr_21' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_28 : Operation 663 [1/1] (1.81ns)   --->   "%add_ln96_19 = add i14 23, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 663 'add' 'add_ln96_19' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln96_25 = zext i14 %add_ln96_19 to i64" [mm_mult.cc:96]   --->   Operation 664 'zext' 'zext_ln96_25' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_28 : Operation 665 [1/1] (0.00ns)   --->   "%a_addr_23 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_25" [mm_mult.cc:96]   --->   Operation 665 'getelementptr' 'a_addr_23' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_28 : Operation 666 [1/1] (1.54ns)   --->   "%add_ln96_120 = add i12 -1596, %zext_ln96_107" [mm_mult.cc:96]   --->   Operation 666 'add' 'add_ln96_120' <Predicate = (!icmp_ln89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln96_133 = zext i12 %add_ln96_120 to i64" [mm_mult.cc:96]   --->   Operation 667 'zext' 'zext_ln96_133' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_28 : Operation 668 [1/1] (0.00ns)   --->   "%b_addr_25 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_133" [mm_mult.cc:96]   --->   Operation 668 'getelementptr' 'b_addr_25' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_28 : Operation 669 [1/1] (1.54ns)   --->   "%add_ln96_121 = add i12 -1496, %zext_ln96_107" [mm_mult.cc:96]   --->   Operation 669 'add' 'add_ln96_121' <Predicate = (!icmp_ln89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln96_134 = zext i12 %add_ln96_121 to i64" [mm_mult.cc:96]   --->   Operation 670 'zext' 'zext_ln96_134' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_28 : Operation 671 [1/1] (0.00ns)   --->   "%b_addr_26 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_134" [mm_mult.cc:96]   --->   Operation 671 'getelementptr' 'b_addr_26' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_28 : Operation 672 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_12)   --->   "%mul_ln98_12 = mul i16 %b_load_12, %a_load_12" [mm_mult.cc:98]   --->   Operation 672 'mul' 'mul_ln98_12' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 673 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_11)   --->   "%mul_ln98_13 = mul i16 %b_load_13, %a_load_13" [mm_mult.cc:98]   --->   Operation 673 'mul' 'mul_ln98_13' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 674 [1/2] (3.25ns)   --->   "%a_load_16 = load i16* %a_addr_16, align 2" [mm_mult.cc:96]   --->   Operation 674 'load' 'a_load_16' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_28 : Operation 675 [1/2] (3.25ns)   --->   "%a_load_18 = load i16* %a_addr_18, align 2" [mm_mult.cc:96]   --->   Operation 675 'load' 'a_load_18' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_28 : Operation 676 [2/2] (3.25ns)   --->   "%a_load_21 = load i16* %a_addr_21, align 2" [mm_mult.cc:96]   --->   Operation 676 'load' 'a_load_21' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_28 : Operation 677 [1/2] (3.25ns)   --->   "%b_load_21 = load i16* %b_addr_21, align 2" [mm_mult.cc:96]   --->   Operation 677 'load' 'b_load_21' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_28 : Operation 678 [2/2] (3.25ns)   --->   "%a_load_23 = load i16* %a_addr_23, align 2" [mm_mult.cc:96]   --->   Operation 678 'load' 'a_load_23' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_28 : Operation 679 [1/2] (3.25ns)   --->   "%b_load_23 = load i16* %b_addr_23, align 2" [mm_mult.cc:96]   --->   Operation 679 'load' 'b_load_23' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_28 : Operation 680 [2/2] (3.25ns)   --->   "%b_load_25 = load i16* %b_addr_25, align 2" [mm_mult.cc:96]   --->   Operation 680 'load' 'b_load_25' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_28 : Operation 681 [2/2] (3.25ns)   --->   "%b_load_26 = load i16* %b_addr_26, align 2" [mm_mult.cc:96]   --->   Operation 681 'load' 'b_load_26' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_28 : Operation 682 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_11 = add i16 %mul_ln98_14, %mul_ln98_13" [mm_mult.cc:98]   --->   Operation 682 'add' 'add_ln98_11' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 683 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_12 = add i16 %mul_ln98_12, %add_ln98_11" [mm_mult.cc:98]   --->   Operation 683 'add' 'add_ln98_12' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 11.4>
ST_29 : Operation 684 [1/1] (1.81ns)   --->   "%add_ln96_21 = add i14 25, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 684 'add' 'add_ln96_21' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln96_27 = zext i14 %add_ln96_21 to i64" [mm_mult.cc:96]   --->   Operation 685 'zext' 'zext_ln96_27' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_29 : Operation 686 [1/1] (0.00ns)   --->   "%a_addr_25 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_27" [mm_mult.cc:96]   --->   Operation 686 'getelementptr' 'a_addr_25' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_29 : Operation 687 [1/1] (1.81ns)   --->   "%add_ln96_22 = add i14 26, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 687 'add' 'add_ln96_22' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln96_28 = zext i14 %add_ln96_22 to i64" [mm_mult.cc:96]   --->   Operation 688 'zext' 'zext_ln96_28' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_29 : Operation 689 [1/1] (0.00ns)   --->   "%a_addr_26 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_28" [mm_mult.cc:96]   --->   Operation 689 'getelementptr' 'a_addr_26' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_29 : Operation 690 [1/1] (1.54ns)   --->   "%add_ln96_123 = add i12 -1296, %zext_ln96_107" [mm_mult.cc:96]   --->   Operation 690 'add' 'add_ln96_123' <Predicate = (!icmp_ln89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln96_136 = zext i12 %add_ln96_123 to i64" [mm_mult.cc:96]   --->   Operation 691 'zext' 'zext_ln96_136' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_29 : Operation 692 [1/1] (0.00ns)   --->   "%b_addr_28 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_136" [mm_mult.cc:96]   --->   Operation 692 'getelementptr' 'b_addr_28' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_29 : Operation 693 [1/1] (1.54ns)   --->   "%add_ln96_124 = add i12 -1196, %zext_ln96_107" [mm_mult.cc:96]   --->   Operation 693 'add' 'add_ln96_124' <Predicate = (!icmp_ln89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln96_137 = zext i12 %add_ln96_124 to i64" [mm_mult.cc:96]   --->   Operation 694 'zext' 'zext_ln96_137' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_29 : Operation 695 [1/1] (0.00ns)   --->   "%b_addr_29 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_137" [mm_mult.cc:96]   --->   Operation 695 'getelementptr' 'b_addr_29' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_29 : Operation 696 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_14)   --->   "%mul_ln98_15 = mul i16 %b_load_15, %a_load_15" [mm_mult.cc:98]   --->   Operation 696 'mul' 'mul_ln98_15' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 697 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_13)   --->   "%mul_ln98_16 = mul i16 %b_load_16, %a_load_16" [mm_mult.cc:98]   --->   Operation 697 'mul' 'mul_ln98_16' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 698 [1/2] (3.25ns)   --->   "%a_load_21 = load i16* %a_addr_21, align 2" [mm_mult.cc:96]   --->   Operation 698 'load' 'a_load_21' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_29 : Operation 699 [1/2] (3.25ns)   --->   "%a_load_23 = load i16* %a_addr_23, align 2" [mm_mult.cc:96]   --->   Operation 699 'load' 'a_load_23' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_29 : Operation 700 [2/2] (3.25ns)   --->   "%a_load_25 = load i16* %a_addr_25, align 2" [mm_mult.cc:96]   --->   Operation 700 'load' 'a_load_25' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_29 : Operation 701 [1/2] (3.25ns)   --->   "%b_load_25 = load i16* %b_addr_25, align 2" [mm_mult.cc:96]   --->   Operation 701 'load' 'b_load_25' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_29 : Operation 702 [2/2] (3.25ns)   --->   "%a_load_26 = load i16* %a_addr_26, align 2" [mm_mult.cc:96]   --->   Operation 702 'load' 'a_load_26' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_29 : Operation 703 [1/2] (3.25ns)   --->   "%b_load_26 = load i16* %b_addr_26, align 2" [mm_mult.cc:96]   --->   Operation 703 'load' 'b_load_26' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_29 : Operation 704 [2/2] (3.25ns)   --->   "%b_load_28 = load i16* %b_addr_28, align 2" [mm_mult.cc:96]   --->   Operation 704 'load' 'b_load_28' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_29 : Operation 705 [2/2] (3.25ns)   --->   "%b_load_29 = load i16* %b_addr_29, align 2" [mm_mult.cc:96]   --->   Operation 705 'load' 'b_load_29' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_29 : Operation 706 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_13 = add i16 %mul_ln98_17, %mul_ln98_16" [mm_mult.cc:98]   --->   Operation 706 'add' 'add_ln98_13' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 707 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_14 = add i16 %mul_ln98_15, %add_ln98_13" [mm_mult.cc:98]   --->   Operation 707 'add' 'add_ln98_14' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 708 [1/1] (2.07ns)   --->   "%add_ln98_15 = add i16 %add_ln98_12, %add_ln98_14" [mm_mult.cc:98]   --->   Operation 708 'add' 'add_ln98_15' <Predicate = (!icmp_ln89)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.38>
ST_30 : Operation 709 [1/1] (1.81ns)   --->   "%add_ln96_24 = add i14 28, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 709 'add' 'add_ln96_24' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln96_30 = zext i14 %add_ln96_24 to i64" [mm_mult.cc:96]   --->   Operation 710 'zext' 'zext_ln96_30' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 711 [1/1] (0.00ns)   --->   "%a_addr_28 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_30" [mm_mult.cc:96]   --->   Operation 711 'getelementptr' 'a_addr_28' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 712 [1/1] (1.81ns)   --->   "%add_ln96_25 = add i14 29, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 712 'add' 'add_ln96_25' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln96_31 = zext i14 %add_ln96_25 to i64" [mm_mult.cc:96]   --->   Operation 713 'zext' 'zext_ln96_31' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 714 [1/1] (0.00ns)   --->   "%a_addr_29 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_31" [mm_mult.cc:96]   --->   Operation 714 'getelementptr' 'a_addr_29' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 715 [1/1] (1.63ns)   --->   "%add_ln96_126 = add i11 -996, %zext_ln96_106" [mm_mult.cc:96]   --->   Operation 715 'add' 'add_ln96_126' <Predicate = (!icmp_ln89)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln96_5 = sext i11 %add_ln96_126 to i12" [mm_mult.cc:96]   --->   Operation 716 'sext' 'sext_ln96_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln96_139 = zext i12 %sext_ln96_5 to i64" [mm_mult.cc:96]   --->   Operation 717 'zext' 'zext_ln96_139' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 718 [1/1] (0.00ns)   --->   "%b_addr_31 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_139" [mm_mult.cc:96]   --->   Operation 718 'getelementptr' 'b_addr_31' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 25, i7 %select_ln96)" [mm_mult.cc:96]   --->   Operation 719 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 720 [1/1] (0.00ns)   --->   "%b_addr_32 = getelementptr [10000 x i16]* %b, i64 0, i64 %tmp_1" [mm_mult.cc:96]   --->   Operation 720 'getelementptr' 'b_addr_32' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 721 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_17)   --->   "%mul_ln98_18 = mul i16 %b_load_18, %a_load_18" [mm_mult.cc:98]   --->   Operation 721 'mul' 'mul_ln98_18' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 722 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_18)   --->   "%mul_ln98_21 = mul i16 %b_load_21, %a_load_21" [mm_mult.cc:98]   --->   Operation 722 'mul' 'mul_ln98_21' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 723 [1/2] (3.25ns)   --->   "%a_load_25 = load i16* %a_addr_25, align 2" [mm_mult.cc:96]   --->   Operation 723 'load' 'a_load_25' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_30 : Operation 724 [1/2] (3.25ns)   --->   "%a_load_26 = load i16* %a_addr_26, align 2" [mm_mult.cc:96]   --->   Operation 724 'load' 'a_load_26' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_30 : Operation 725 [2/2] (3.25ns)   --->   "%a_load_28 = load i16* %a_addr_28, align 2" [mm_mult.cc:96]   --->   Operation 725 'load' 'a_load_28' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_30 : Operation 726 [1/2] (3.25ns)   --->   "%b_load_28 = load i16* %b_addr_28, align 2" [mm_mult.cc:96]   --->   Operation 726 'load' 'b_load_28' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_30 : Operation 727 [2/2] (3.25ns)   --->   "%a_load_29 = load i16* %a_addr_29, align 2" [mm_mult.cc:96]   --->   Operation 727 'load' 'a_load_29' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_30 : Operation 728 [1/2] (3.25ns)   --->   "%b_load_29 = load i16* %b_addr_29, align 2" [mm_mult.cc:96]   --->   Operation 728 'load' 'b_load_29' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_30 : Operation 729 [2/2] (3.25ns)   --->   "%b_load_31 = load i16* %b_addr_31, align 2" [mm_mult.cc:96]   --->   Operation 729 'load' 'b_load_31' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_30 : Operation 730 [2/2] (3.25ns)   --->   "%b_load_32 = load i16* %b_addr_32, align 2" [mm_mult.cc:96]   --->   Operation 730 'load' 'b_load_32' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_30 : Operation 731 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_17 = add i16 %mul_ln98_18, %add_ln98_16" [mm_mult.cc:98]   --->   Operation 731 'add' 'add_ln98_17' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 732 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_18 = add i16 %mul_ln98_22, %mul_ln98_21" [mm_mult.cc:98]   --->   Operation 732 'add' 'add_ln98_18' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 10.2>
ST_31 : Operation 733 [1/1] (1.81ns)   --->   "%add_ln96_27 = add i14 31, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 733 'add' 'add_ln96_27' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln96_33 = zext i14 %add_ln96_27 to i64" [mm_mult.cc:96]   --->   Operation 734 'zext' 'zext_ln96_33' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_31 : Operation 735 [1/1] (0.00ns)   --->   "%a_addr_31 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_33" [mm_mult.cc:96]   --->   Operation 735 'getelementptr' 'a_addr_31' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_31 : Operation 736 [1/1] (1.81ns)   --->   "%add_ln96_28 = add i14 32, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 736 'add' 'add_ln96_28' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln96_34 = zext i14 %add_ln96_28 to i64" [mm_mult.cc:96]   --->   Operation 737 'zext' 'zext_ln96_34' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_31 : Operation 738 [1/1] (0.00ns)   --->   "%a_addr_32 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_34" [mm_mult.cc:96]   --->   Operation 738 'getelementptr' 'a_addr_32' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_31 : Operation 739 [1/1] (1.63ns)   --->   "%add_ln96_128 = add i11 -696, %zext_ln96_106" [mm_mult.cc:96]   --->   Operation 739 'add' 'add_ln96_128' <Predicate = (!icmp_ln89)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln96_7 = sext i11 %add_ln96_128 to i12" [mm_mult.cc:96]   --->   Operation 740 'sext' 'sext_ln96_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_31 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln96_141 = zext i12 %sext_ln96_7 to i64" [mm_mult.cc:96]   --->   Operation 741 'zext' 'zext_ln96_141' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_31 : Operation 742 [1/1] (0.00ns)   --->   "%b_addr_34 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_141" [mm_mult.cc:96]   --->   Operation 742 'getelementptr' 'b_addr_34' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_31 : Operation 743 [1/1] (1.63ns)   --->   "%add_ln96_129 = add i11 -596, %zext_ln96_106" [mm_mult.cc:96]   --->   Operation 743 'add' 'add_ln96_129' <Predicate = (!icmp_ln89)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln96_8 = sext i11 %add_ln96_129 to i12" [mm_mult.cc:96]   --->   Operation 744 'sext' 'sext_ln96_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_31 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln96_142 = zext i12 %sext_ln96_8 to i64" [mm_mult.cc:96]   --->   Operation 745 'zext' 'zext_ln96_142' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_31 : Operation 746 [1/1] (0.00ns)   --->   "%b_addr_35 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_142" [mm_mult.cc:96]   --->   Operation 746 'getelementptr' 'b_addr_35' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_31 : Operation 747 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_19)   --->   "%mul_ln98_23 = mul i16 %b_load_23, %a_load_23" [mm_mult.cc:98]   --->   Operation 747 'mul' 'mul_ln98_23' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 748 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_24)   --->   "%mul_ln98_26 = mul i16 %b_load_26, %a_load_26" [mm_mult.cc:98]   --->   Operation 748 'mul' 'mul_ln98_26' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 749 [1/2] (3.25ns)   --->   "%a_load_28 = load i16* %a_addr_28, align 2" [mm_mult.cc:96]   --->   Operation 749 'load' 'a_load_28' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_31 : Operation 750 [1/2] (3.25ns)   --->   "%a_load_29 = load i16* %a_addr_29, align 2" [mm_mult.cc:96]   --->   Operation 750 'load' 'a_load_29' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_31 : Operation 751 [2/2] (3.25ns)   --->   "%a_load_31 = load i16* %a_addr_31, align 2" [mm_mult.cc:96]   --->   Operation 751 'load' 'a_load_31' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_31 : Operation 752 [1/2] (3.25ns)   --->   "%b_load_31 = load i16* %b_addr_31, align 2" [mm_mult.cc:96]   --->   Operation 752 'load' 'b_load_31' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_31 : Operation 753 [2/2] (3.25ns)   --->   "%a_load_32 = load i16* %a_addr_32, align 2" [mm_mult.cc:96]   --->   Operation 753 'load' 'a_load_32' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_31 : Operation 754 [1/2] (3.25ns)   --->   "%b_load_32 = load i16* %b_addr_32, align 2" [mm_mult.cc:96]   --->   Operation 754 'load' 'b_load_32' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_31 : Operation 755 [2/2] (3.25ns)   --->   "%b_load_34 = load i16* %b_addr_34, align 2" [mm_mult.cc:96]   --->   Operation 755 'load' 'b_load_34' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_31 : Operation 756 [2/2] (3.25ns)   --->   "%b_load_35 = load i16* %b_addr_35, align 2" [mm_mult.cc:96]   --->   Operation 756 'load' 'b_load_35' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_31 : Operation 757 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_19 = add i16 %mul_ln98_24, %mul_ln98_23" [mm_mult.cc:98]   --->   Operation 757 'add' 'add_ln98_19' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 758 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_20 = add i16 %add_ln98_18, %add_ln98_19" [mm_mult.cc:98]   --->   Operation 758 'add' 'add_ln98_20' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 759 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln98_21 = add i16 %add_ln98_17, %add_ln98_20" [mm_mult.cc:98]   --->   Operation 759 'add' 'add_ln98_21' <Predicate = (!icmp_ln89)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 760 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_24 = add i16 %mul_ln98_27, %mul_ln98_26" [mm_mult.cc:98]   --->   Operation 760 'add' 'add_ln98_24' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 6.38>
ST_32 : Operation 761 [1/1] (1.81ns)   --->   "%add_ln96_30 = add i14 34, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 761 'add' 'add_ln96_30' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln96_36 = zext i14 %add_ln96_30 to i64" [mm_mult.cc:96]   --->   Operation 762 'zext' 'zext_ln96_36' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 763 [1/1] (0.00ns)   --->   "%a_addr_34 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_36" [mm_mult.cc:96]   --->   Operation 763 'getelementptr' 'a_addr_34' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 764 [1/1] (1.81ns)   --->   "%add_ln96_31 = add i14 35, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 764 'add' 'add_ln96_31' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln96_37 = zext i14 %add_ln96_31 to i64" [mm_mult.cc:96]   --->   Operation 765 'zext' 'zext_ln96_37' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 766 [1/1] (0.00ns)   --->   "%a_addr_35 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_37" [mm_mult.cc:96]   --->   Operation 766 'getelementptr' 'a_addr_35' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 767 [1/1] (1.73ns)   --->   "%add_ln96_131 = add i10 -396, %zext_ln96_105" [mm_mult.cc:96]   --->   Operation 767 'add' 'add_ln96_131' <Predicate = (!icmp_ln89)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln96_10 = sext i10 %add_ln96_131 to i12" [mm_mult.cc:96]   --->   Operation 768 'sext' 'sext_ln96_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln96_144 = zext i12 %sext_ln96_10 to i64" [mm_mult.cc:96]   --->   Operation 769 'zext' 'zext_ln96_144' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 770 [1/1] (0.00ns)   --->   "%b_addr_37 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_144" [mm_mult.cc:96]   --->   Operation 770 'getelementptr' 'b_addr_37' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 771 [1/1] (1.73ns)   --->   "%add_ln96_132 = add i10 -296, %zext_ln96_105" [mm_mult.cc:96]   --->   Operation 771 'add' 'add_ln96_132' <Predicate = (!icmp_ln89)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln96_11 = sext i10 %add_ln96_132 to i12" [mm_mult.cc:96]   --->   Operation 772 'sext' 'sext_ln96_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln96_145 = zext i12 %sext_ln96_11 to i64" [mm_mult.cc:96]   --->   Operation 773 'zext' 'zext_ln96_145' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 774 [1/1] (0.00ns)   --->   "%b_addr_38 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_145" [mm_mult.cc:96]   --->   Operation 774 'getelementptr' 'b_addr_38' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 775 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_25)   --->   "%mul_ln98_25 = mul i16 %b_load_25, %a_load_25" [mm_mult.cc:98]   --->   Operation 775 'mul' 'mul_ln98_25' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 776 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_26)   --->   "%mul_ln98_29 = mul i16 %b_load_29, %a_load_29" [mm_mult.cc:98]   --->   Operation 776 'mul' 'mul_ln98_29' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 777 [1/2] (3.25ns)   --->   "%a_load_31 = load i16* %a_addr_31, align 2" [mm_mult.cc:96]   --->   Operation 777 'load' 'a_load_31' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_32 : Operation 778 [1/2] (3.25ns)   --->   "%a_load_32 = load i16* %a_addr_32, align 2" [mm_mult.cc:96]   --->   Operation 778 'load' 'a_load_32' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_32 : Operation 779 [2/2] (3.25ns)   --->   "%a_load_34 = load i16* %a_addr_34, align 2" [mm_mult.cc:96]   --->   Operation 779 'load' 'a_load_34' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_32 : Operation 780 [1/2] (3.25ns)   --->   "%b_load_34 = load i16* %b_addr_34, align 2" [mm_mult.cc:96]   --->   Operation 780 'load' 'b_load_34' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_32 : Operation 781 [2/2] (3.25ns)   --->   "%a_load_35 = load i16* %a_addr_35, align 2" [mm_mult.cc:96]   --->   Operation 781 'load' 'a_load_35' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_32 : Operation 782 [1/2] (3.25ns)   --->   "%b_load_35 = load i16* %b_addr_35, align 2" [mm_mult.cc:96]   --->   Operation 782 'load' 'b_load_35' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_32 : Operation 783 [2/2] (3.25ns)   --->   "%b_load_37 = load i16* %b_addr_37, align 2" [mm_mult.cc:96]   --->   Operation 783 'load' 'b_load_37' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_32 : Operation 784 [2/2] (3.25ns)   --->   "%b_load_38 = load i16* %b_addr_38, align 2" [mm_mult.cc:96]   --->   Operation 784 'load' 'b_load_38' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_32 : Operation 785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_22 = add i16 %add_ln98_15, %add_ln98_21" [mm_mult.cc:98]   --->   Operation 785 'add' 'add_ln98_22' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 786 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln98_23 = add i16 %add_ln98_10, %add_ln98_22" [mm_mult.cc:98]   --->   Operation 786 'add' 'add_ln98_23' <Predicate = (!icmp_ln89)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 787 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_25 = add i16 %mul_ln98_25, %add_ln98_24" [mm_mult.cc:98]   --->   Operation 787 'add' 'add_ln98_25' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 788 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_26 = add i16 %mul_ln98_30, %mul_ln98_29" [mm_mult.cc:98]   --->   Operation 788 'add' 'add_ln98_26' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 8.45>
ST_33 : Operation 789 [1/1] (1.81ns)   --->   "%add_ln96_33 = add i14 37, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 789 'add' 'add_ln96_33' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln96_39 = zext i14 %add_ln96_33 to i64" [mm_mult.cc:96]   --->   Operation 790 'zext' 'zext_ln96_39' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_33 : Operation 791 [1/1] (0.00ns)   --->   "%a_addr_37 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_39" [mm_mult.cc:96]   --->   Operation 791 'getelementptr' 'a_addr_37' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_33 : Operation 792 [1/1] (1.81ns)   --->   "%add_ln96_34 = add i14 38, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 792 'add' 'add_ln96_34' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln96_40 = zext i14 %add_ln96_34 to i64" [mm_mult.cc:96]   --->   Operation 793 'zext' 'zext_ln96_40' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_33 : Operation 794 [1/1] (0.00ns)   --->   "%a_addr_38 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_40" [mm_mult.cc:96]   --->   Operation 794 'getelementptr' 'a_addr_38' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_33 : Operation 795 [1/1] (1.67ns)   --->   "%add_ln96_134 = add i13 4000, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 795 'add' 'add_ln96_134' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln96_147 = zext i13 %add_ln96_134 to i64" [mm_mult.cc:96]   --->   Operation 796 'zext' 'zext_ln96_147' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_33 : Operation 797 [1/1] (0.00ns)   --->   "%b_addr_40 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_147" [mm_mult.cc:96]   --->   Operation 797 'getelementptr' 'b_addr_40' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_33 : Operation 798 [1/1] (1.67ns)   --->   "%add_ln96_135 = add i13 -4092, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 798 'add' 'add_ln96_135' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln96_148 = zext i13 %add_ln96_135 to i64" [mm_mult.cc:96]   --->   Operation 799 'zext' 'zext_ln96_148' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_33 : Operation 800 [1/1] (0.00ns)   --->   "%b_addr_41 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_148" [mm_mult.cc:96]   --->   Operation 800 'getelementptr' 'b_addr_41' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_33 : Operation 801 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_27)   --->   "%mul_ln98_28 = mul i16 %b_load_28, %a_load_28" [mm_mult.cc:98]   --->   Operation 801 'mul' 'mul_ln98_28' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 802 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_29)   --->   "%mul_ln98_32 = mul i16 %b_load_32, %a_load_32" [mm_mult.cc:98]   --->   Operation 802 'mul' 'mul_ln98_32' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 803 [1/2] (3.25ns)   --->   "%a_load_34 = load i16* %a_addr_34, align 2" [mm_mult.cc:96]   --->   Operation 803 'load' 'a_load_34' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_33 : Operation 804 [1/2] (3.25ns)   --->   "%a_load_35 = load i16* %a_addr_35, align 2" [mm_mult.cc:96]   --->   Operation 804 'load' 'a_load_35' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_33 : Operation 805 [2/2] (3.25ns)   --->   "%a_load_37 = load i16* %a_addr_37, align 2" [mm_mult.cc:96]   --->   Operation 805 'load' 'a_load_37' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_33 : Operation 806 [1/2] (3.25ns)   --->   "%b_load_37 = load i16* %b_addr_37, align 2" [mm_mult.cc:96]   --->   Operation 806 'load' 'b_load_37' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_33 : Operation 807 [2/2] (3.25ns)   --->   "%a_load_38 = load i16* %a_addr_38, align 2" [mm_mult.cc:96]   --->   Operation 807 'load' 'a_load_38' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_33 : Operation 808 [1/2] (3.25ns)   --->   "%b_load_38 = load i16* %b_addr_38, align 2" [mm_mult.cc:96]   --->   Operation 808 'load' 'b_load_38' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_33 : Operation 809 [2/2] (3.25ns)   --->   "%b_load_40 = load i16* %b_addr_40, align 2" [mm_mult.cc:96]   --->   Operation 809 'load' 'b_load_40' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_33 : Operation 810 [2/2] (3.25ns)   --->   "%b_load_41 = load i16* %b_addr_41, align 2" [mm_mult.cc:96]   --->   Operation 810 'load' 'b_load_41' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_33 : Operation 811 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_27 = add i16 %mul_ln98_28, %add_ln98_26" [mm_mult.cc:98]   --->   Operation 811 'add' 'add_ln98_27' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 812 [1/1] (2.07ns)   --->   "%add_ln98_28 = add i16 %add_ln98_25, %add_ln98_27" [mm_mult.cc:98]   --->   Operation 812 'add' 'add_ln98_28' <Predicate = (!icmp_ln89)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 813 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_29 = add i16 %mul_ln98_33, %mul_ln98_32" [mm_mult.cc:98]   --->   Operation 813 'add' 'add_ln98_29' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 6.38>
ST_34 : Operation 814 [1/1] (1.81ns)   --->   "%add_ln96_36 = add i14 40, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 814 'add' 'add_ln96_36' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln96_42 = zext i14 %add_ln96_36 to i64" [mm_mult.cc:96]   --->   Operation 815 'zext' 'zext_ln96_42' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_34 : Operation 816 [1/1] (0.00ns)   --->   "%a_addr_40 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_42" [mm_mult.cc:96]   --->   Operation 816 'getelementptr' 'a_addr_40' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_34 : Operation 817 [1/1] (1.81ns)   --->   "%add_ln96_37 = add i14 41, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 817 'add' 'add_ln96_37' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln96_43 = zext i14 %add_ln96_37 to i64" [mm_mult.cc:96]   --->   Operation 818 'zext' 'zext_ln96_43' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_34 : Operation 819 [1/1] (0.00ns)   --->   "%a_addr_41 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_43" [mm_mult.cc:96]   --->   Operation 819 'getelementptr' 'a_addr_41' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_34 : Operation 820 [1/1] (1.67ns)   --->   "%add_ln96_137 = add i13 -3892, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 820 'add' 'add_ln96_137' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln96_150 = zext i13 %add_ln96_137 to i64" [mm_mult.cc:96]   --->   Operation 821 'zext' 'zext_ln96_150' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_34 : Operation 822 [1/1] (0.00ns)   --->   "%b_addr_43 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_150" [mm_mult.cc:96]   --->   Operation 822 'getelementptr' 'b_addr_43' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_34 : Operation 823 [1/1] (1.67ns)   --->   "%add_ln96_138 = add i13 -3792, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 823 'add' 'add_ln96_138' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln96_151 = zext i13 %add_ln96_138 to i64" [mm_mult.cc:96]   --->   Operation 824 'zext' 'zext_ln96_151' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_34 : Operation 825 [1/1] (0.00ns)   --->   "%b_addr_44 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_151" [mm_mult.cc:96]   --->   Operation 825 'getelementptr' 'b_addr_44' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_34 : Operation 826 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_30)   --->   "%mul_ln98_31 = mul i16 %b_load_31, %a_load_31" [mm_mult.cc:98]   --->   Operation 826 'mul' 'mul_ln98_31' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 827 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_31)   --->   "%mul_ln98_35 = mul i16 %b_load_35, %a_load_35" [mm_mult.cc:98]   --->   Operation 827 'mul' 'mul_ln98_35' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 828 [1/2] (3.25ns)   --->   "%a_load_37 = load i16* %a_addr_37, align 2" [mm_mult.cc:96]   --->   Operation 828 'load' 'a_load_37' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_34 : Operation 829 [1/2] (3.25ns)   --->   "%a_load_38 = load i16* %a_addr_38, align 2" [mm_mult.cc:96]   --->   Operation 829 'load' 'a_load_38' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_34 : Operation 830 [2/2] (3.25ns)   --->   "%a_load_40 = load i16* %a_addr_40, align 2" [mm_mult.cc:96]   --->   Operation 830 'load' 'a_load_40' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_34 : Operation 831 [1/2] (3.25ns)   --->   "%b_load_40 = load i16* %b_addr_40, align 2" [mm_mult.cc:96]   --->   Operation 831 'load' 'b_load_40' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_34 : Operation 832 [2/2] (3.25ns)   --->   "%a_load_41 = load i16* %a_addr_41, align 2" [mm_mult.cc:96]   --->   Operation 832 'load' 'a_load_41' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_34 : Operation 833 [1/2] (3.25ns)   --->   "%b_load_41 = load i16* %b_addr_41, align 2" [mm_mult.cc:96]   --->   Operation 833 'load' 'b_load_41' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_34 : Operation 834 [2/2] (3.25ns)   --->   "%b_load_43 = load i16* %b_addr_43, align 2" [mm_mult.cc:96]   --->   Operation 834 'load' 'b_load_43' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_34 : Operation 835 [2/2] (3.25ns)   --->   "%b_load_44 = load i16* %b_addr_44, align 2" [mm_mult.cc:96]   --->   Operation 835 'load' 'b_load_44' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_34 : Operation 836 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_30 = add i16 %mul_ln98_31, %add_ln98_29" [mm_mult.cc:98]   --->   Operation 836 'add' 'add_ln98_30' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 837 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_31 = add i16 %mul_ln98_36, %mul_ln98_35" [mm_mult.cc:98]   --->   Operation 837 'add' 'add_ln98_31' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 10.2>
ST_35 : Operation 838 [1/1] (1.81ns)   --->   "%add_ln96_39 = add i14 43, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 838 'add' 'add_ln96_39' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln96_45 = zext i14 %add_ln96_39 to i64" [mm_mult.cc:96]   --->   Operation 839 'zext' 'zext_ln96_45' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_35 : Operation 840 [1/1] (0.00ns)   --->   "%a_addr_43 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_45" [mm_mult.cc:96]   --->   Operation 840 'getelementptr' 'a_addr_43' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_35 : Operation 841 [1/1] (1.81ns)   --->   "%add_ln96_40 = add i14 44, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 841 'add' 'add_ln96_40' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln96_46 = zext i14 %add_ln96_40 to i64" [mm_mult.cc:96]   --->   Operation 842 'zext' 'zext_ln96_46' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_35 : Operation 843 [1/1] (0.00ns)   --->   "%a_addr_44 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_46" [mm_mult.cc:96]   --->   Operation 843 'getelementptr' 'a_addr_44' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_35 : Operation 844 [1/1] (1.67ns)   --->   "%add_ln96_140 = add i13 -3592, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 844 'add' 'add_ln96_140' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln96_153 = zext i13 %add_ln96_140 to i64" [mm_mult.cc:96]   --->   Operation 845 'zext' 'zext_ln96_153' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_35 : Operation 846 [1/1] (0.00ns)   --->   "%b_addr_46 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_153" [mm_mult.cc:96]   --->   Operation 846 'getelementptr' 'b_addr_46' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_35 : Operation 847 [1/1] (1.67ns)   --->   "%add_ln96_142 = add i13 -3392, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 847 'add' 'add_ln96_142' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln96_155 = zext i13 %add_ln96_142 to i64" [mm_mult.cc:96]   --->   Operation 848 'zext' 'zext_ln96_155' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_35 : Operation 849 [1/1] (0.00ns)   --->   "%b_addr_48 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_155" [mm_mult.cc:96]   --->   Operation 849 'getelementptr' 'b_addr_48' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_35 : Operation 850 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_32)   --->   "%mul_ln98_34 = mul i16 %b_load_34, %a_load_34" [mm_mult.cc:98]   --->   Operation 850 'mul' 'mul_ln98_34' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 851 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_35)   --->   "%mul_ln98_38 = mul i16 %b_load_38, %a_load_38" [mm_mult.cc:98]   --->   Operation 851 'mul' 'mul_ln98_38' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 852 [1/2] (3.25ns)   --->   "%a_load_40 = load i16* %a_addr_40, align 2" [mm_mult.cc:96]   --->   Operation 852 'load' 'a_load_40' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_35 : Operation 853 [1/2] (3.25ns)   --->   "%a_load_41 = load i16* %a_addr_41, align 2" [mm_mult.cc:96]   --->   Operation 853 'load' 'a_load_41' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_35 : Operation 854 [2/2] (3.25ns)   --->   "%a_load_43 = load i16* %a_addr_43, align 2" [mm_mult.cc:96]   --->   Operation 854 'load' 'a_load_43' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_35 : Operation 855 [1/2] (3.25ns)   --->   "%b_load_43 = load i16* %b_addr_43, align 2" [mm_mult.cc:96]   --->   Operation 855 'load' 'b_load_43' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_35 : Operation 856 [2/2] (3.25ns)   --->   "%a_load_44 = load i16* %a_addr_44, align 2" [mm_mult.cc:96]   --->   Operation 856 'load' 'a_load_44' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_35 : Operation 857 [1/2] (3.25ns)   --->   "%b_load_44 = load i16* %b_addr_44, align 2" [mm_mult.cc:96]   --->   Operation 857 'load' 'b_load_44' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_35 : Operation 858 [2/2] (3.25ns)   --->   "%b_load_46 = load i16* %b_addr_46, align 2" [mm_mult.cc:96]   --->   Operation 858 'load' 'b_load_46' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_35 : Operation 859 [2/2] (3.25ns)   --->   "%b_load_48 = load i16* %b_addr_48, align 2" [mm_mult.cc:96]   --->   Operation 859 'load' 'b_load_48' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_35 : Operation 860 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_32 = add i16 %mul_ln98_34, %add_ln98_31" [mm_mult.cc:98]   --->   Operation 860 'add' 'add_ln98_32' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_33 = add i16 %add_ln98_30, %add_ln98_32" [mm_mult.cc:98]   --->   Operation 861 'add' 'add_ln98_33' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 862 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln98_34 = add i16 %add_ln98_28, %add_ln98_33" [mm_mult.cc:98]   --->   Operation 862 'add' 'add_ln98_34' <Predicate = (!icmp_ln89)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 863 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_35 = add i16 %mul_ln98_39, %mul_ln98_38" [mm_mult.cc:98]   --->   Operation 863 'add' 'add_ln98_35' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 6.38>
ST_36 : Operation 864 [1/1] (1.81ns)   --->   "%add_ln96_42 = add i14 46, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 864 'add' 'add_ln96_42' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln96_48 = zext i14 %add_ln96_42 to i64" [mm_mult.cc:96]   --->   Operation 865 'zext' 'zext_ln96_48' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 866 [1/1] (0.00ns)   --->   "%a_addr_46 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_48" [mm_mult.cc:96]   --->   Operation 866 'getelementptr' 'a_addr_46' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 867 [1/1] (1.81ns)   --->   "%add_ln96_44 = add i14 48, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 867 'add' 'add_ln96_44' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln96_50 = zext i14 %add_ln96_44 to i64" [mm_mult.cc:96]   --->   Operation 868 'zext' 'zext_ln96_50' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 869 [1/1] (0.00ns)   --->   "%a_addr_48 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_50" [mm_mult.cc:96]   --->   Operation 869 'getelementptr' 'a_addr_48' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 870 [1/1] (1.67ns)   --->   "%add_ln96_144 = add i13 -3192, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 870 'add' 'add_ln96_144' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln96_157 = zext i13 %add_ln96_144 to i64" [mm_mult.cc:96]   --->   Operation 871 'zext' 'zext_ln96_157' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 872 [1/1] (0.00ns)   --->   "%b_addr_50 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_157" [mm_mult.cc:96]   --->   Operation 872 'getelementptr' 'b_addr_50' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 873 [1/1] (1.67ns)   --->   "%add_ln96_145 = add i13 -3092, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 873 'add' 'add_ln96_145' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 874 [1/1] (0.00ns)   --->   "%zext_ln96_158 = zext i13 %add_ln96_145 to i64" [mm_mult.cc:96]   --->   Operation 874 'zext' 'zext_ln96_158' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 875 [1/1] (0.00ns)   --->   "%b_addr_51 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_158" [mm_mult.cc:96]   --->   Operation 875 'getelementptr' 'b_addr_51' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 876 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_36)   --->   "%mul_ln98_37 = mul i16 %b_load_37, %a_load_37" [mm_mult.cc:98]   --->   Operation 876 'mul' 'mul_ln98_37' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 877 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_37)   --->   "%mul_ln98_41 = mul i16 %b_load_41, %a_load_41" [mm_mult.cc:98]   --->   Operation 877 'mul' 'mul_ln98_41' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 878 [1/2] (3.25ns)   --->   "%a_load_43 = load i16* %a_addr_43, align 2" [mm_mult.cc:96]   --->   Operation 878 'load' 'a_load_43' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_36 : Operation 879 [1/2] (3.25ns)   --->   "%a_load_44 = load i16* %a_addr_44, align 2" [mm_mult.cc:96]   --->   Operation 879 'load' 'a_load_44' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_36 : Operation 880 [2/2] (3.25ns)   --->   "%a_load_46 = load i16* %a_addr_46, align 2" [mm_mult.cc:96]   --->   Operation 880 'load' 'a_load_46' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_36 : Operation 881 [1/2] (3.25ns)   --->   "%b_load_46 = load i16* %b_addr_46, align 2" [mm_mult.cc:96]   --->   Operation 881 'load' 'b_load_46' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_36 : Operation 882 [2/2] (3.25ns)   --->   "%a_load_48 = load i16* %a_addr_48, align 2" [mm_mult.cc:96]   --->   Operation 882 'load' 'a_load_48' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_36 : Operation 883 [1/2] (3.25ns)   --->   "%b_load_48 = load i16* %b_addr_48, align 2" [mm_mult.cc:96]   --->   Operation 883 'load' 'b_load_48' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_36 : Operation 884 [2/2] (3.25ns)   --->   "%b_load_50 = load i16* %b_addr_50, align 2" [mm_mult.cc:96]   --->   Operation 884 'load' 'b_load_50' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_36 : Operation 885 [2/2] (3.25ns)   --->   "%b_load_51 = load i16* %b_addr_51, align 2" [mm_mult.cc:96]   --->   Operation 885 'load' 'b_load_51' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_36 : Operation 886 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_36 = add i16 %mul_ln98_37, %add_ln98_35" [mm_mult.cc:98]   --->   Operation 886 'add' 'add_ln98_36' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 887 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_37 = add i16 %mul_ln98_42, %mul_ln98_41" [mm_mult.cc:98]   --->   Operation 887 'add' 'add_ln98_37' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 8.45>
ST_37 : Operation 888 [1/1] (1.81ns)   --->   "%add_ln96_46 = add i14 50, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 888 'add' 'add_ln96_46' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln96_52 = zext i14 %add_ln96_46 to i64" [mm_mult.cc:96]   --->   Operation 889 'zext' 'zext_ln96_52' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 890 [1/1] (0.00ns)   --->   "%a_addr_50 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_52" [mm_mult.cc:96]   --->   Operation 890 'getelementptr' 'a_addr_50' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 891 [1/1] (1.81ns)   --->   "%add_ln96_47 = add i14 51, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 891 'add' 'add_ln96_47' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln96_53 = zext i14 %add_ln96_47 to i64" [mm_mult.cc:96]   --->   Operation 892 'zext' 'zext_ln96_53' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 893 [1/1] (0.00ns)   --->   "%a_addr_51 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_53" [mm_mult.cc:96]   --->   Operation 893 'getelementptr' 'a_addr_51' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 894 [1/1] (1.67ns)   --->   "%add_ln96_147 = add i13 -2892, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 894 'add' 'add_ln96_147' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln96_160 = zext i13 %add_ln96_147 to i64" [mm_mult.cc:96]   --->   Operation 895 'zext' 'zext_ln96_160' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 896 [1/1] (0.00ns)   --->   "%b_addr_53 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_160" [mm_mult.cc:96]   --->   Operation 896 'getelementptr' 'b_addr_53' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 897 [1/1] (1.67ns)   --->   "%add_ln96_148 = add i13 -2792, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 897 'add' 'add_ln96_148' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln96_161 = zext i13 %add_ln96_148 to i64" [mm_mult.cc:96]   --->   Operation 898 'zext' 'zext_ln96_161' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 899 [1/1] (0.00ns)   --->   "%b_addr_54 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_161" [mm_mult.cc:96]   --->   Operation 899 'getelementptr' 'b_addr_54' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 900 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_38)   --->   "%mul_ln98_40 = mul i16 %b_load_40, %a_load_40" [mm_mult.cc:98]   --->   Operation 900 'mul' 'mul_ln98_40' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 901 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_40)   --->   "%mul_ln98_44 = mul i16 %b_load_44, %a_load_44" [mm_mult.cc:98]   --->   Operation 901 'mul' 'mul_ln98_44' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 902 [1/2] (3.25ns)   --->   "%a_load_46 = load i16* %a_addr_46, align 2" [mm_mult.cc:96]   --->   Operation 902 'load' 'a_load_46' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_37 : Operation 903 [1/2] (3.25ns)   --->   "%a_load_48 = load i16* %a_addr_48, align 2" [mm_mult.cc:96]   --->   Operation 903 'load' 'a_load_48' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_37 : Operation 904 [2/2] (3.25ns)   --->   "%a_load_50 = load i16* %a_addr_50, align 2" [mm_mult.cc:96]   --->   Operation 904 'load' 'a_load_50' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_37 : Operation 905 [1/2] (3.25ns)   --->   "%b_load_50 = load i16* %b_addr_50, align 2" [mm_mult.cc:96]   --->   Operation 905 'load' 'b_load_50' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_37 : Operation 906 [2/2] (3.25ns)   --->   "%a_load_51 = load i16* %a_addr_51, align 2" [mm_mult.cc:96]   --->   Operation 906 'load' 'a_load_51' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_37 : Operation 907 [1/2] (3.25ns)   --->   "%b_load_51 = load i16* %b_addr_51, align 2" [mm_mult.cc:96]   --->   Operation 907 'load' 'b_load_51' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_37 : Operation 908 [2/2] (3.25ns)   --->   "%b_load_53 = load i16* %b_addr_53, align 2" [mm_mult.cc:96]   --->   Operation 908 'load' 'b_load_53' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_37 : Operation 909 [2/2] (3.25ns)   --->   "%b_load_54 = load i16* %b_addr_54, align 2" [mm_mult.cc:96]   --->   Operation 909 'load' 'b_load_54' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_37 : Operation 910 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_38 = add i16 %mul_ln98_40, %add_ln98_37" [mm_mult.cc:98]   --->   Operation 910 'add' 'add_ln98_38' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 911 [1/1] (2.07ns)   --->   "%add_ln98_39 = add i16 %add_ln98_36, %add_ln98_38" [mm_mult.cc:98]   --->   Operation 911 'add' 'add_ln98_39' <Predicate = (!icmp_ln89)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 912 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_40 = add i16 %mul_ln98_45, %mul_ln98_44" [mm_mult.cc:98]   --->   Operation 912 'add' 'add_ln98_40' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 6.38>
ST_38 : Operation 913 [1/1] (1.81ns)   --->   "%add_ln96_49 = add i14 53, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 913 'add' 'add_ln96_49' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln96_55 = zext i14 %add_ln96_49 to i64" [mm_mult.cc:96]   --->   Operation 914 'zext' 'zext_ln96_55' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 915 [1/1] (0.00ns)   --->   "%a_addr_53 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_55" [mm_mult.cc:96]   --->   Operation 915 'getelementptr' 'a_addr_53' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 916 [1/1] (1.81ns)   --->   "%add_ln96_50 = add i14 54, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 916 'add' 'add_ln96_50' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln96_56 = zext i14 %add_ln96_50 to i64" [mm_mult.cc:96]   --->   Operation 917 'zext' 'zext_ln96_56' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 918 [1/1] (0.00ns)   --->   "%a_addr_54 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_56" [mm_mult.cc:96]   --->   Operation 918 'getelementptr' 'a_addr_54' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 919 [1/1] (1.67ns)   --->   "%add_ln96_150 = add i13 -2592, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 919 'add' 'add_ln96_150' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln96_163 = zext i13 %add_ln96_150 to i64" [mm_mult.cc:96]   --->   Operation 920 'zext' 'zext_ln96_163' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 921 [1/1] (0.00ns)   --->   "%b_addr_56 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_163" [mm_mult.cc:96]   --->   Operation 921 'getelementptr' 'b_addr_56' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 922 [1/1] (1.67ns)   --->   "%add_ln96_151 = add i13 -2492, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 922 'add' 'add_ln96_151' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln96_164 = zext i13 %add_ln96_151 to i64" [mm_mult.cc:96]   --->   Operation 923 'zext' 'zext_ln96_164' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 924 [1/1] (0.00ns)   --->   "%b_addr_57 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_164" [mm_mult.cc:96]   --->   Operation 924 'getelementptr' 'b_addr_57' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 925 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_41)   --->   "%mul_ln98_43 = mul i16 %b_load_43, %a_load_43" [mm_mult.cc:98]   --->   Operation 925 'mul' 'mul_ln98_43' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 926 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_42)   --->   "%mul_ln98_46 = mul i16 %b_load_46, %a_load_46" [mm_mult.cc:98]   --->   Operation 926 'mul' 'mul_ln98_46' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 927 [1/2] (3.25ns)   --->   "%a_load_50 = load i16* %a_addr_50, align 2" [mm_mult.cc:96]   --->   Operation 927 'load' 'a_load_50' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_38 : Operation 928 [1/2] (3.25ns)   --->   "%a_load_51 = load i16* %a_addr_51, align 2" [mm_mult.cc:96]   --->   Operation 928 'load' 'a_load_51' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_38 : Operation 929 [2/2] (3.25ns)   --->   "%a_load_53 = load i16* %a_addr_53, align 2" [mm_mult.cc:96]   --->   Operation 929 'load' 'a_load_53' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_38 : Operation 930 [1/2] (3.25ns)   --->   "%b_load_53 = load i16* %b_addr_53, align 2" [mm_mult.cc:96]   --->   Operation 930 'load' 'b_load_53' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_38 : Operation 931 [2/2] (3.25ns)   --->   "%a_load_54 = load i16* %a_addr_54, align 2" [mm_mult.cc:96]   --->   Operation 931 'load' 'a_load_54' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_38 : Operation 932 [1/2] (3.25ns)   --->   "%b_load_54 = load i16* %b_addr_54, align 2" [mm_mult.cc:96]   --->   Operation 932 'load' 'b_load_54' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_38 : Operation 933 [2/2] (3.25ns)   --->   "%b_load_56 = load i16* %b_addr_56, align 2" [mm_mult.cc:96]   --->   Operation 933 'load' 'b_load_56' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_38 : Operation 934 [2/2] (3.25ns)   --->   "%b_load_57 = load i16* %b_addr_57, align 2" [mm_mult.cc:96]   --->   Operation 934 'load' 'b_load_57' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_38 : Operation 935 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_41 = add i16 %mul_ln98_43, %add_ln98_40" [mm_mult.cc:98]   --->   Operation 935 'add' 'add_ln98_41' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 936 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_42 = add i16 %mul_ln98_47, %mul_ln98_46" [mm_mult.cc:98]   --->   Operation 936 'add' 'add_ln98_42' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 8.45>
ST_39 : Operation 937 [1/1] (1.81ns)   --->   "%add_ln96_52 = add i14 56, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 937 'add' 'add_ln96_52' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln96_58 = zext i14 %add_ln96_52 to i64" [mm_mult.cc:96]   --->   Operation 938 'zext' 'zext_ln96_58' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 939 [1/1] (0.00ns)   --->   "%a_addr_56 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_58" [mm_mult.cc:96]   --->   Operation 939 'getelementptr' 'a_addr_56' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 940 [1/1] (1.81ns)   --->   "%add_ln96_53 = add i14 57, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 940 'add' 'add_ln96_53' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln96_59 = zext i14 %add_ln96_53 to i64" [mm_mult.cc:96]   --->   Operation 941 'zext' 'zext_ln96_59' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 942 [1/1] (0.00ns)   --->   "%a_addr_57 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_59" [mm_mult.cc:96]   --->   Operation 942 'getelementptr' 'a_addr_57' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 943 [1/1] (1.67ns)   --->   "%add_ln96_153 = add i13 -2292, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 943 'add' 'add_ln96_153' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln96_166 = zext i13 %add_ln96_153 to i64" [mm_mult.cc:96]   --->   Operation 944 'zext' 'zext_ln96_166' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 945 [1/1] (0.00ns)   --->   "%b_addr_59 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_166" [mm_mult.cc:96]   --->   Operation 945 'getelementptr' 'b_addr_59' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 946 [1/1] (1.67ns)   --->   "%add_ln96_154 = add i13 -2192, %zext_ln96_103" [mm_mult.cc:96]   --->   Operation 946 'add' 'add_ln96_154' <Predicate = (!icmp_ln89)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln96_167 = zext i13 %add_ln96_154 to i64" [mm_mult.cc:96]   --->   Operation 947 'zext' 'zext_ln96_167' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 948 [1/1] (0.00ns)   --->   "%b_addr_60 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_167" [mm_mult.cc:96]   --->   Operation 948 'getelementptr' 'b_addr_60' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 949 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_43)   --->   "%mul_ln98_48 = mul i16 %b_load_48, %a_load_48" [mm_mult.cc:98]   --->   Operation 949 'mul' 'mul_ln98_48' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 950 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_49)   --->   "%mul_ln98_51 = mul i16 %b_load_51, %a_load_51" [mm_mult.cc:98]   --->   Operation 950 'mul' 'mul_ln98_51' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 951 [1/2] (3.25ns)   --->   "%a_load_53 = load i16* %a_addr_53, align 2" [mm_mult.cc:96]   --->   Operation 951 'load' 'a_load_53' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_39 : Operation 952 [1/2] (3.25ns)   --->   "%a_load_54 = load i16* %a_addr_54, align 2" [mm_mult.cc:96]   --->   Operation 952 'load' 'a_load_54' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_39 : Operation 953 [2/2] (3.25ns)   --->   "%a_load_56 = load i16* %a_addr_56, align 2" [mm_mult.cc:96]   --->   Operation 953 'load' 'a_load_56' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_39 : Operation 954 [1/2] (3.25ns)   --->   "%b_load_56 = load i16* %b_addr_56, align 2" [mm_mult.cc:96]   --->   Operation 954 'load' 'b_load_56' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_39 : Operation 955 [2/2] (3.25ns)   --->   "%a_load_57 = load i16* %a_addr_57, align 2" [mm_mult.cc:96]   --->   Operation 955 'load' 'a_load_57' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_39 : Operation 956 [1/2] (3.25ns)   --->   "%b_load_57 = load i16* %b_addr_57, align 2" [mm_mult.cc:96]   --->   Operation 956 'load' 'b_load_57' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_39 : Operation 957 [2/2] (3.25ns)   --->   "%b_load_59 = load i16* %b_addr_59, align 2" [mm_mult.cc:96]   --->   Operation 957 'load' 'b_load_59' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_39 : Operation 958 [2/2] (3.25ns)   --->   "%b_load_60 = load i16* %b_addr_60, align 2" [mm_mult.cc:96]   --->   Operation 958 'load' 'b_load_60' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_39 : Operation 959 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_43 = add i16 %mul_ln98_49, %mul_ln98_48" [mm_mult.cc:98]   --->   Operation 959 'add' 'add_ln98_43' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 960 [1/1] (2.07ns)   --->   "%add_ln98_44 = add i16 %add_ln98_42, %add_ln98_43" [mm_mult.cc:98]   --->   Operation 960 'add' 'add_ln98_44' <Predicate = (!icmp_ln89)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 961 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_49 = add i16 %mul_ln98_52, %mul_ln98_51" [mm_mult.cc:98]   --->   Operation 961 'add' 'add_ln98_49' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 7.80>
ST_40 : Operation 962 [1/1] (1.81ns)   --->   "%add_ln96_55 = add i14 59, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 962 'add' 'add_ln96_55' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln96_61 = zext i14 %add_ln96_55 to i64" [mm_mult.cc:96]   --->   Operation 963 'zext' 'zext_ln96_61' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 964 [1/1] (0.00ns)   --->   "%a_addr_59 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_61" [mm_mult.cc:96]   --->   Operation 964 'getelementptr' 'a_addr_59' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 965 [1/1] (1.81ns)   --->   "%add_ln96_56 = add i14 60, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 965 'add' 'add_ln96_56' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln96_62 = zext i14 %add_ln96_56 to i64" [mm_mult.cc:96]   --->   Operation 966 'zext' 'zext_ln96_62' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 967 [1/1] (0.00ns)   --->   "%a_addr_60 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_62" [mm_mult.cc:96]   --->   Operation 967 'getelementptr' 'a_addr_60' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 968 [1/1] (1.54ns)   --->   "%add_ln96_156 = add i12 -1992, %zext_ln96_107" [mm_mult.cc:96]   --->   Operation 968 'add' 'add_ln96_156' <Predicate = (!icmp_ln89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln96_13 = sext i12 %add_ln96_156 to i13" [mm_mult.cc:96]   --->   Operation 969 'sext' 'sext_ln96_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln96_169 = zext i13 %sext_ln96_13 to i64" [mm_mult.cc:96]   --->   Operation 970 'zext' 'zext_ln96_169' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 971 [1/1] (0.00ns)   --->   "%b_addr_62 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_169" [mm_mult.cc:96]   --->   Operation 971 'getelementptr' 'b_addr_62' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 972 [1/1] (1.54ns)   --->   "%add_ln96_157 = add i12 -1892, %zext_ln96_107" [mm_mult.cc:96]   --->   Operation 972 'add' 'add_ln96_157' <Predicate = (!icmp_ln89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln96_14 = sext i12 %add_ln96_157 to i13" [mm_mult.cc:96]   --->   Operation 973 'sext' 'sext_ln96_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln96_170 = zext i13 %sext_ln96_14 to i64" [mm_mult.cc:96]   --->   Operation 974 'zext' 'zext_ln96_170' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 975 [1/1] (0.00ns)   --->   "%b_addr_63 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_170" [mm_mult.cc:96]   --->   Operation 975 'getelementptr' 'b_addr_63' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 976 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_50)   --->   "%mul_ln98_50 = mul i16 %b_load_50, %a_load_50" [mm_mult.cc:98]   --->   Operation 976 'mul' 'mul_ln98_50' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 977 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_51)   --->   "%mul_ln98_54 = mul i16 %b_load_54, %a_load_54" [mm_mult.cc:98]   --->   Operation 977 'mul' 'mul_ln98_54' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 978 [1/2] (3.25ns)   --->   "%a_load_56 = load i16* %a_addr_56, align 2" [mm_mult.cc:96]   --->   Operation 978 'load' 'a_load_56' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_40 : Operation 979 [1/2] (3.25ns)   --->   "%a_load_57 = load i16* %a_addr_57, align 2" [mm_mult.cc:96]   --->   Operation 979 'load' 'a_load_57' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_40 : Operation 980 [2/2] (3.25ns)   --->   "%a_load_59 = load i16* %a_addr_59, align 2" [mm_mult.cc:96]   --->   Operation 980 'load' 'a_load_59' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_40 : Operation 981 [1/2] (3.25ns)   --->   "%b_load_59 = load i16* %b_addr_59, align 2" [mm_mult.cc:96]   --->   Operation 981 'load' 'b_load_59' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_40 : Operation 982 [2/2] (3.25ns)   --->   "%a_load_60 = load i16* %a_addr_60, align 2" [mm_mult.cc:96]   --->   Operation 982 'load' 'a_load_60' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_40 : Operation 983 [1/2] (3.25ns)   --->   "%b_load_60 = load i16* %b_addr_60, align 2" [mm_mult.cc:96]   --->   Operation 983 'load' 'b_load_60' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_40 : Operation 984 [2/2] (3.25ns)   --->   "%b_load_62 = load i16* %b_addr_62, align 2" [mm_mult.cc:96]   --->   Operation 984 'load' 'b_load_62' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_40 : Operation 985 [2/2] (3.25ns)   --->   "%b_load_63 = load i16* %b_addr_63, align 2" [mm_mult.cc:96]   --->   Operation 985 'load' 'b_load_63' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_40 : Operation 986 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_45 = add i16 %add_ln98_41, %add_ln98_44" [mm_mult.cc:98]   --->   Operation 986 'add' 'add_ln98_45' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 987 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln98_46 = add i16 %add_ln98_39, %add_ln98_45" [mm_mult.cc:98]   --->   Operation 987 'add' 'add_ln98_46' <Predicate = (!icmp_ln89)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_47 = add i16 %add_ln98_34, %add_ln98_46" [mm_mult.cc:98]   --->   Operation 988 'add' 'add_ln98_47' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 989 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln98_48 = add i16 %add_ln98_23, %add_ln98_47" [mm_mult.cc:98]   --->   Operation 989 'add' 'add_ln98_48' <Predicate = (!icmp_ln89)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 990 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_50 = add i16 %mul_ln98_50, %add_ln98_49" [mm_mult.cc:98]   --->   Operation 990 'add' 'add_ln98_50' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 991 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_51 = add i16 %mul_ln98_55, %mul_ln98_54" [mm_mult.cc:98]   --->   Operation 991 'add' 'add_ln98_51' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 8.45>
ST_41 : Operation 992 [1/1] (1.81ns)   --->   "%add_ln96_58 = add i14 62, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 992 'add' 'add_ln96_58' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln96_64 = zext i14 %add_ln96_58 to i64" [mm_mult.cc:96]   --->   Operation 993 'zext' 'zext_ln96_64' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 994 [1/1] (0.00ns)   --->   "%a_addr_62 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_64" [mm_mult.cc:96]   --->   Operation 994 'getelementptr' 'a_addr_62' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 995 [1/1] (1.81ns)   --->   "%add_ln96_59 = add i14 63, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 995 'add' 'add_ln96_59' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln96_65 = zext i14 %add_ln96_59 to i64" [mm_mult.cc:96]   --->   Operation 996 'zext' 'zext_ln96_65' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 997 [1/1] (0.00ns)   --->   "%a_addr_63 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_65" [mm_mult.cc:96]   --->   Operation 997 'getelementptr' 'a_addr_63' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 998 [1/1] (1.54ns)   --->   "%add_ln96_158 = add i12 -1692, %zext_ln96_107" [mm_mult.cc:96]   --->   Operation 998 'add' 'add_ln96_158' <Predicate = (!icmp_ln89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln96_15 = sext i12 %add_ln96_158 to i13" [mm_mult.cc:96]   --->   Operation 999 'sext' 'sext_ln96_15' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 1000 [1/1] (0.00ns)   --->   "%zext_ln96_171 = zext i13 %sext_ln96_15 to i64" [mm_mult.cc:96]   --->   Operation 1000 'zext' 'zext_ln96_171' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 1001 [1/1] (0.00ns)   --->   "%b_addr_65 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_171" [mm_mult.cc:96]   --->   Operation 1001 'getelementptr' 'b_addr_65' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 1002 [1/1] (1.54ns)   --->   "%add_ln96_159 = add i12 -1592, %zext_ln96_107" [mm_mult.cc:96]   --->   Operation 1002 'add' 'add_ln96_159' <Predicate = (!icmp_ln89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln96_16 = sext i12 %add_ln96_159 to i13" [mm_mult.cc:96]   --->   Operation 1003 'sext' 'sext_ln96_16' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 1004 [1/1] (0.00ns)   --->   "%zext_ln96_172 = zext i13 %sext_ln96_16 to i64" [mm_mult.cc:96]   --->   Operation 1004 'zext' 'zext_ln96_172' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 1005 [1/1] (0.00ns)   --->   "%b_addr_66 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_172" [mm_mult.cc:96]   --->   Operation 1005 'getelementptr' 'b_addr_66' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 1006 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_52)   --->   "%mul_ln98_53 = mul i16 %b_load_53, %a_load_53" [mm_mult.cc:98]   --->   Operation 1006 'mul' 'mul_ln98_53' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1007 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_54)   --->   "%mul_ln98_57 = mul i16 %b_load_57, %a_load_57" [mm_mult.cc:98]   --->   Operation 1007 'mul' 'mul_ln98_57' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1008 [1/2] (3.25ns)   --->   "%a_load_59 = load i16* %a_addr_59, align 2" [mm_mult.cc:96]   --->   Operation 1008 'load' 'a_load_59' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_41 : Operation 1009 [1/2] (3.25ns)   --->   "%a_load_60 = load i16* %a_addr_60, align 2" [mm_mult.cc:96]   --->   Operation 1009 'load' 'a_load_60' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_41 : Operation 1010 [2/2] (3.25ns)   --->   "%a_load_62 = load i16* %a_addr_62, align 2" [mm_mult.cc:96]   --->   Operation 1010 'load' 'a_load_62' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_41 : Operation 1011 [1/2] (3.25ns)   --->   "%b_load_62 = load i16* %b_addr_62, align 2" [mm_mult.cc:96]   --->   Operation 1011 'load' 'b_load_62' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_41 : Operation 1012 [2/2] (3.25ns)   --->   "%a_load_63 = load i16* %a_addr_63, align 2" [mm_mult.cc:96]   --->   Operation 1012 'load' 'a_load_63' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_41 : Operation 1013 [1/2] (3.25ns)   --->   "%b_load_63 = load i16* %b_addr_63, align 2" [mm_mult.cc:96]   --->   Operation 1013 'load' 'b_load_63' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_41 : Operation 1014 [2/2] (3.25ns)   --->   "%b_load_65 = load i16* %b_addr_65, align 2" [mm_mult.cc:96]   --->   Operation 1014 'load' 'b_load_65' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_41 : Operation 1015 [2/2] (3.25ns)   --->   "%b_load_66 = load i16* %b_addr_66, align 2" [mm_mult.cc:96]   --->   Operation 1015 'load' 'b_load_66' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_41 : Operation 1016 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_52 = add i16 %mul_ln98_53, %add_ln98_51" [mm_mult.cc:98]   --->   Operation 1016 'add' 'add_ln98_52' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1017 [1/1] (2.07ns)   --->   "%add_ln98_53 = add i16 %add_ln98_50, %add_ln98_52" [mm_mult.cc:98]   --->   Operation 1017 'add' 'add_ln98_53' <Predicate = (!icmp_ln89)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1018 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_54 = add i16 %mul_ln98_58, %mul_ln98_57" [mm_mult.cc:98]   --->   Operation 1018 'add' 'add_ln98_54' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 6.38>
ST_42 : Operation 1019 [1/1] (1.81ns)   --->   "%add_ln96_61 = add i14 65, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1019 'add' 'add_ln96_61' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln96_67 = zext i14 %add_ln96_61 to i64" [mm_mult.cc:96]   --->   Operation 1020 'zext' 'zext_ln96_67' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_42 : Operation 1021 [1/1] (0.00ns)   --->   "%a_addr_65 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_67" [mm_mult.cc:96]   --->   Operation 1021 'getelementptr' 'a_addr_65' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_42 : Operation 1022 [1/1] (1.81ns)   --->   "%add_ln96_62 = add i14 66, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1022 'add' 'add_ln96_62' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1023 [1/1] (0.00ns)   --->   "%zext_ln96_68 = zext i14 %add_ln96_62 to i64" [mm_mult.cc:96]   --->   Operation 1023 'zext' 'zext_ln96_68' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_42 : Operation 1024 [1/1] (0.00ns)   --->   "%a_addr_66 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_68" [mm_mult.cc:96]   --->   Operation 1024 'getelementptr' 'a_addr_66' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_42 : Operation 1025 [1/1] (1.54ns)   --->   "%add_ln96_161 = add i12 -1392, %zext_ln96_107" [mm_mult.cc:96]   --->   Operation 1025 'add' 'add_ln96_161' <Predicate = (!icmp_ln89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln96_18 = sext i12 %add_ln96_161 to i13" [mm_mult.cc:96]   --->   Operation 1026 'sext' 'sext_ln96_18' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_42 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln96_174 = zext i13 %sext_ln96_18 to i64" [mm_mult.cc:96]   --->   Operation 1027 'zext' 'zext_ln96_174' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_42 : Operation 1028 [1/1] (0.00ns)   --->   "%b_addr_68 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_174" [mm_mult.cc:96]   --->   Operation 1028 'getelementptr' 'b_addr_68' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_42 : Operation 1029 [1/1] (1.54ns)   --->   "%add_ln96_162 = add i12 -1292, %zext_ln96_107" [mm_mult.cc:96]   --->   Operation 1029 'add' 'add_ln96_162' <Predicate = (!icmp_ln89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln96_19 = sext i12 %add_ln96_162 to i13" [mm_mult.cc:96]   --->   Operation 1030 'sext' 'sext_ln96_19' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_42 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln96_175 = zext i13 %sext_ln96_19 to i64" [mm_mult.cc:96]   --->   Operation 1031 'zext' 'zext_ln96_175' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_42 : Operation 1032 [1/1] (0.00ns)   --->   "%b_addr_69 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_175" [mm_mult.cc:96]   --->   Operation 1032 'getelementptr' 'b_addr_69' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_42 : Operation 1033 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_55)   --->   "%mul_ln98_56 = mul i16 %b_load_56, %a_load_56" [mm_mult.cc:98]   --->   Operation 1033 'mul' 'mul_ln98_56' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1034 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_56)   --->   "%mul_ln98_60 = mul i16 %b_load_60, %a_load_60" [mm_mult.cc:98]   --->   Operation 1034 'mul' 'mul_ln98_60' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1035 [1/2] (3.25ns)   --->   "%a_load_62 = load i16* %a_addr_62, align 2" [mm_mult.cc:96]   --->   Operation 1035 'load' 'a_load_62' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_42 : Operation 1036 [1/2] (3.25ns)   --->   "%a_load_63 = load i16* %a_addr_63, align 2" [mm_mult.cc:96]   --->   Operation 1036 'load' 'a_load_63' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_42 : Operation 1037 [2/2] (3.25ns)   --->   "%a_load_65 = load i16* %a_addr_65, align 2" [mm_mult.cc:96]   --->   Operation 1037 'load' 'a_load_65' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_42 : Operation 1038 [1/2] (3.25ns)   --->   "%b_load_65 = load i16* %b_addr_65, align 2" [mm_mult.cc:96]   --->   Operation 1038 'load' 'b_load_65' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_42 : Operation 1039 [2/2] (3.25ns)   --->   "%a_load_66 = load i16* %a_addr_66, align 2" [mm_mult.cc:96]   --->   Operation 1039 'load' 'a_load_66' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_42 : Operation 1040 [1/2] (3.25ns)   --->   "%b_load_66 = load i16* %b_addr_66, align 2" [mm_mult.cc:96]   --->   Operation 1040 'load' 'b_load_66' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_42 : Operation 1041 [2/2] (3.25ns)   --->   "%b_load_68 = load i16* %b_addr_68, align 2" [mm_mult.cc:96]   --->   Operation 1041 'load' 'b_load_68' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_42 : Operation 1042 [2/2] (3.25ns)   --->   "%b_load_69 = load i16* %b_addr_69, align 2" [mm_mult.cc:96]   --->   Operation 1042 'load' 'b_load_69' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_42 : Operation 1043 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_55 = add i16 %mul_ln98_56, %add_ln98_54" [mm_mult.cc:98]   --->   Operation 1043 'add' 'add_ln98_55' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1044 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_56 = add i16 %mul_ln98_61, %mul_ln98_60" [mm_mult.cc:98]   --->   Operation 1044 'add' 'add_ln98_56' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 10.2>
ST_43 : Operation 1045 [1/1] (1.81ns)   --->   "%add_ln96_64 = add i14 68, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1045 'add' 'add_ln96_64' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln96_70 = zext i14 %add_ln96_64 to i64" [mm_mult.cc:96]   --->   Operation 1046 'zext' 'zext_ln96_70' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 1047 [1/1] (0.00ns)   --->   "%a_addr_68 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_70" [mm_mult.cc:96]   --->   Operation 1047 'getelementptr' 'a_addr_68' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 1048 [1/1] (1.81ns)   --->   "%add_ln96_65 = add i14 69, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1048 'add' 'add_ln96_65' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln96_71 = zext i14 %add_ln96_65 to i64" [mm_mult.cc:96]   --->   Operation 1049 'zext' 'zext_ln96_71' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 1050 [1/1] (0.00ns)   --->   "%a_addr_69 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_71" [mm_mult.cc:96]   --->   Operation 1050 'getelementptr' 'a_addr_69' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 1051 [1/1] (1.54ns)   --->   "%add_ln96_164 = add i12 -1092, %zext_ln96_107" [mm_mult.cc:96]   --->   Operation 1051 'add' 'add_ln96_164' <Predicate = (!icmp_ln89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln96_21 = sext i12 %add_ln96_164 to i13" [mm_mult.cc:96]   --->   Operation 1052 'sext' 'sext_ln96_21' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln96_177 = zext i13 %sext_ln96_21 to i64" [mm_mult.cc:96]   --->   Operation 1053 'zext' 'zext_ln96_177' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 1054 [1/1] (0.00ns)   --->   "%b_addr_71 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_177" [mm_mult.cc:96]   --->   Operation 1054 'getelementptr' 'b_addr_71' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 1055 [1/1] (1.63ns)   --->   "%add_ln96_166 = add i11 -892, %zext_ln96_106" [mm_mult.cc:96]   --->   Operation 1055 'add' 'add_ln96_166' <Predicate = (!icmp_ln89)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln96_23 = sext i11 %add_ln96_166 to i13" [mm_mult.cc:96]   --->   Operation 1056 'sext' 'sext_ln96_23' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 1057 [1/1] (0.00ns)   --->   "%zext_ln96_179 = zext i13 %sext_ln96_23 to i64" [mm_mult.cc:96]   --->   Operation 1057 'zext' 'zext_ln96_179' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 1058 [1/1] (0.00ns)   --->   "%b_addr_73 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_179" [mm_mult.cc:96]   --->   Operation 1058 'getelementptr' 'b_addr_73' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 1059 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_57)   --->   "%mul_ln98_59 = mul i16 %b_load_59, %a_load_59" [mm_mult.cc:98]   --->   Operation 1059 'mul' 'mul_ln98_59' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1060 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_60)   --->   "%mul_ln98_63 = mul i16 %b_load_63, %a_load_63" [mm_mult.cc:98]   --->   Operation 1060 'mul' 'mul_ln98_63' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1061 [1/2] (3.25ns)   --->   "%a_load_65 = load i16* %a_addr_65, align 2" [mm_mult.cc:96]   --->   Operation 1061 'load' 'a_load_65' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_43 : Operation 1062 [1/2] (3.25ns)   --->   "%a_load_66 = load i16* %a_addr_66, align 2" [mm_mult.cc:96]   --->   Operation 1062 'load' 'a_load_66' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_43 : Operation 1063 [2/2] (3.25ns)   --->   "%a_load_68 = load i16* %a_addr_68, align 2" [mm_mult.cc:96]   --->   Operation 1063 'load' 'a_load_68' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_43 : Operation 1064 [1/2] (3.25ns)   --->   "%b_load_68 = load i16* %b_addr_68, align 2" [mm_mult.cc:96]   --->   Operation 1064 'load' 'b_load_68' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_43 : Operation 1065 [2/2] (3.25ns)   --->   "%a_load_69 = load i16* %a_addr_69, align 2" [mm_mult.cc:96]   --->   Operation 1065 'load' 'a_load_69' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_43 : Operation 1066 [1/2] (3.25ns)   --->   "%b_load_69 = load i16* %b_addr_69, align 2" [mm_mult.cc:96]   --->   Operation 1066 'load' 'b_load_69' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_43 : Operation 1067 [2/2] (3.25ns)   --->   "%b_load_71 = load i16* %b_addr_71, align 2" [mm_mult.cc:96]   --->   Operation 1067 'load' 'b_load_71' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_43 : Operation 1068 [2/2] (3.25ns)   --->   "%b_load_73 = load i16* %b_addr_73, align 2" [mm_mult.cc:96]   --->   Operation 1068 'load' 'b_load_73' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_43 : Operation 1069 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_57 = add i16 %mul_ln98_59, %add_ln98_56" [mm_mult.cc:98]   --->   Operation 1069 'add' 'add_ln98_57' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_58 = add i16 %add_ln98_55, %add_ln98_57" [mm_mult.cc:98]   --->   Operation 1070 'add' 'add_ln98_58' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1071 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln98_59 = add i16 %add_ln98_53, %add_ln98_58" [mm_mult.cc:98]   --->   Operation 1071 'add' 'add_ln98_59' <Predicate = (!icmp_ln89)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1072 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_60 = add i16 %mul_ln98_64, %mul_ln98_63" [mm_mult.cc:98]   --->   Operation 1072 'add' 'add_ln98_60' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 6.38>
ST_44 : Operation 1073 [1/1] (1.81ns)   --->   "%add_ln96_67 = add i14 71, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1073 'add' 'add_ln96_67' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln96_73 = zext i14 %add_ln96_67 to i64" [mm_mult.cc:96]   --->   Operation 1074 'zext' 'zext_ln96_73' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_44 : Operation 1075 [1/1] (0.00ns)   --->   "%a_addr_71 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_73" [mm_mult.cc:96]   --->   Operation 1075 'getelementptr' 'a_addr_71' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_44 : Operation 1076 [1/1] (1.81ns)   --->   "%add_ln96_69 = add i14 73, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1076 'add' 'add_ln96_69' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln96_75 = zext i14 %add_ln96_69 to i64" [mm_mult.cc:96]   --->   Operation 1077 'zext' 'zext_ln96_75' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_44 : Operation 1078 [1/1] (0.00ns)   --->   "%a_addr_73 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_75" [mm_mult.cc:96]   --->   Operation 1078 'getelementptr' 'a_addr_73' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_44 : Operation 1079 [1/1] (1.63ns)   --->   "%add_ln96_168 = add i11 -692, %zext_ln96_106" [mm_mult.cc:96]   --->   Operation 1079 'add' 'add_ln96_168' <Predicate = (!icmp_ln89)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln96_25 = sext i11 %add_ln96_168 to i13" [mm_mult.cc:96]   --->   Operation 1080 'sext' 'sext_ln96_25' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_44 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln96_181 = zext i13 %sext_ln96_25 to i64" [mm_mult.cc:96]   --->   Operation 1081 'zext' 'zext_ln96_181' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_44 : Operation 1082 [1/1] (0.00ns)   --->   "%b_addr_75 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_181" [mm_mult.cc:96]   --->   Operation 1082 'getelementptr' 'b_addr_75' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_44 : Operation 1083 [1/1] (1.63ns)   --->   "%add_ln96_169 = add i11 -592, %zext_ln96_106" [mm_mult.cc:96]   --->   Operation 1083 'add' 'add_ln96_169' <Predicate = (!icmp_ln89)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln96_26 = sext i11 %add_ln96_169 to i13" [mm_mult.cc:96]   --->   Operation 1084 'sext' 'sext_ln96_26' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_44 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln96_182 = zext i13 %sext_ln96_26 to i64" [mm_mult.cc:96]   --->   Operation 1085 'zext' 'zext_ln96_182' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_44 : Operation 1086 [1/1] (0.00ns)   --->   "%b_addr_76 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_182" [mm_mult.cc:96]   --->   Operation 1086 'getelementptr' 'b_addr_76' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_44 : Operation 1087 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_61)   --->   "%mul_ln98_62 = mul i16 %b_load_62, %a_load_62" [mm_mult.cc:98]   --->   Operation 1087 'mul' 'mul_ln98_62' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1088 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_62)   --->   "%mul_ln98_66 = mul i16 %b_load_66, %a_load_66" [mm_mult.cc:98]   --->   Operation 1088 'mul' 'mul_ln98_66' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1089 [1/2] (3.25ns)   --->   "%a_load_68 = load i16* %a_addr_68, align 2" [mm_mult.cc:96]   --->   Operation 1089 'load' 'a_load_68' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_44 : Operation 1090 [1/2] (3.25ns)   --->   "%a_load_69 = load i16* %a_addr_69, align 2" [mm_mult.cc:96]   --->   Operation 1090 'load' 'a_load_69' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_44 : Operation 1091 [2/2] (3.25ns)   --->   "%a_load_71 = load i16* %a_addr_71, align 2" [mm_mult.cc:96]   --->   Operation 1091 'load' 'a_load_71' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_44 : Operation 1092 [1/2] (3.25ns)   --->   "%b_load_71 = load i16* %b_addr_71, align 2" [mm_mult.cc:96]   --->   Operation 1092 'load' 'b_load_71' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_44 : Operation 1093 [2/2] (3.25ns)   --->   "%a_load_73 = load i16* %a_addr_73, align 2" [mm_mult.cc:96]   --->   Operation 1093 'load' 'a_load_73' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_44 : Operation 1094 [1/2] (3.25ns)   --->   "%b_load_73 = load i16* %b_addr_73, align 2" [mm_mult.cc:96]   --->   Operation 1094 'load' 'b_load_73' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_44 : Operation 1095 [2/2] (3.25ns)   --->   "%b_load_75 = load i16* %b_addr_75, align 2" [mm_mult.cc:96]   --->   Operation 1095 'load' 'b_load_75' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_44 : Operation 1096 [2/2] (3.25ns)   --->   "%b_load_76 = load i16* %b_addr_76, align 2" [mm_mult.cc:96]   --->   Operation 1096 'load' 'b_load_76' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_44 : Operation 1097 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_61 = add i16 %mul_ln98_62, %add_ln98_60" [mm_mult.cc:98]   --->   Operation 1097 'add' 'add_ln98_61' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1098 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_62 = add i16 %mul_ln98_67, %mul_ln98_66" [mm_mult.cc:98]   --->   Operation 1098 'add' 'add_ln98_62' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 8.45>
ST_45 : Operation 1099 [1/1] (1.81ns)   --->   "%add_ln96_71 = add i14 75, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1099 'add' 'add_ln96_71' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1100 [1/1] (0.00ns)   --->   "%zext_ln96_77 = zext i14 %add_ln96_71 to i64" [mm_mult.cc:96]   --->   Operation 1100 'zext' 'zext_ln96_77' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_45 : Operation 1101 [1/1] (0.00ns)   --->   "%a_addr_75 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_77" [mm_mult.cc:96]   --->   Operation 1101 'getelementptr' 'a_addr_75' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_45 : Operation 1102 [1/1] (1.81ns)   --->   "%add_ln96_72 = add i14 76, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1102 'add' 'add_ln96_72' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln96_78 = zext i14 %add_ln96_72 to i64" [mm_mult.cc:96]   --->   Operation 1103 'zext' 'zext_ln96_78' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_45 : Operation 1104 [1/1] (0.00ns)   --->   "%a_addr_76 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_78" [mm_mult.cc:96]   --->   Operation 1104 'getelementptr' 'a_addr_76' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_45 : Operation 1105 [1/1] (1.73ns)   --->   "%add_ln96_171 = add i10 -392, %zext_ln96_105" [mm_mult.cc:96]   --->   Operation 1105 'add' 'add_ln96_171' <Predicate = (!icmp_ln89)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1106 [1/1] (0.00ns)   --->   "%sext_ln96_28 = sext i10 %add_ln96_171 to i13" [mm_mult.cc:96]   --->   Operation 1106 'sext' 'sext_ln96_28' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_45 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln96_184 = zext i13 %sext_ln96_28 to i64" [mm_mult.cc:96]   --->   Operation 1107 'zext' 'zext_ln96_184' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_45 : Operation 1108 [1/1] (0.00ns)   --->   "%b_addr_78 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_184" [mm_mult.cc:96]   --->   Operation 1108 'getelementptr' 'b_addr_78' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_45 : Operation 1109 [1/1] (1.73ns)   --->   "%add_ln96_172 = add i10 -292, %zext_ln96_105" [mm_mult.cc:96]   --->   Operation 1109 'add' 'add_ln96_172' <Predicate = (!icmp_ln89)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln96_29 = sext i10 %add_ln96_172 to i13" [mm_mult.cc:96]   --->   Operation 1110 'sext' 'sext_ln96_29' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_45 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln96_185 = zext i13 %sext_ln96_29 to i64" [mm_mult.cc:96]   --->   Operation 1111 'zext' 'zext_ln96_185' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_45 : Operation 1112 [1/1] (0.00ns)   --->   "%b_addr_79 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_185" [mm_mult.cc:96]   --->   Operation 1112 'getelementptr' 'b_addr_79' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_45 : Operation 1113 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_63)   --->   "%mul_ln98_65 = mul i16 %b_load_65, %a_load_65" [mm_mult.cc:98]   --->   Operation 1113 'mul' 'mul_ln98_65' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1114 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_65)   --->   "%mul_ln98_69 = mul i16 %b_load_69, %a_load_69" [mm_mult.cc:98]   --->   Operation 1114 'mul' 'mul_ln98_69' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1115 [1/2] (3.25ns)   --->   "%a_load_71 = load i16* %a_addr_71, align 2" [mm_mult.cc:96]   --->   Operation 1115 'load' 'a_load_71' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_45 : Operation 1116 [1/2] (3.25ns)   --->   "%a_load_73 = load i16* %a_addr_73, align 2" [mm_mult.cc:96]   --->   Operation 1116 'load' 'a_load_73' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_45 : Operation 1117 [2/2] (3.25ns)   --->   "%a_load_75 = load i16* %a_addr_75, align 2" [mm_mult.cc:96]   --->   Operation 1117 'load' 'a_load_75' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_45 : Operation 1118 [1/2] (3.25ns)   --->   "%b_load_75 = load i16* %b_addr_75, align 2" [mm_mult.cc:96]   --->   Operation 1118 'load' 'b_load_75' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_45 : Operation 1119 [2/2] (3.25ns)   --->   "%a_load_76 = load i16* %a_addr_76, align 2" [mm_mult.cc:96]   --->   Operation 1119 'load' 'a_load_76' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_45 : Operation 1120 [1/2] (3.25ns)   --->   "%b_load_76 = load i16* %b_addr_76, align 2" [mm_mult.cc:96]   --->   Operation 1120 'load' 'b_load_76' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_45 : Operation 1121 [2/2] (3.25ns)   --->   "%b_load_78 = load i16* %b_addr_78, align 2" [mm_mult.cc:96]   --->   Operation 1121 'load' 'b_load_78' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_45 : Operation 1122 [2/2] (3.25ns)   --->   "%b_load_79 = load i16* %b_addr_79, align 2" [mm_mult.cc:96]   --->   Operation 1122 'load' 'b_load_79' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_45 : Operation 1123 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_63 = add i16 %mul_ln98_65, %add_ln98_62" [mm_mult.cc:98]   --->   Operation 1123 'add' 'add_ln98_63' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1124 [1/1] (2.07ns)   --->   "%add_ln98_64 = add i16 %add_ln98_61, %add_ln98_63" [mm_mult.cc:98]   --->   Operation 1124 'add' 'add_ln98_64' <Predicate = (!icmp_ln89)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1125 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_65 = add i16 %mul_ln98_70, %mul_ln98_69" [mm_mult.cc:98]   --->   Operation 1125 'add' 'add_ln98_65' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 45> <Delay = 6.38>
ST_46 : Operation 1126 [1/1] (1.81ns)   --->   "%add_ln96_74 = add i14 78, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1126 'add' 'add_ln96_74' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1127 [1/1] (0.00ns)   --->   "%zext_ln96_80 = zext i14 %add_ln96_74 to i64" [mm_mult.cc:96]   --->   Operation 1127 'zext' 'zext_ln96_80' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_46 : Operation 1128 [1/1] (0.00ns)   --->   "%a_addr_78 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_80" [mm_mult.cc:96]   --->   Operation 1128 'getelementptr' 'a_addr_78' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_46 : Operation 1129 [1/1] (1.81ns)   --->   "%add_ln96_75 = add i14 79, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1129 'add' 'add_ln96_75' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1130 [1/1] (0.00ns)   --->   "%zext_ln96_81 = zext i14 %add_ln96_75 to i64" [mm_mult.cc:96]   --->   Operation 1130 'zext' 'zext_ln96_81' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_46 : Operation 1131 [1/1] (0.00ns)   --->   "%a_addr_79 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_81" [mm_mult.cc:96]   --->   Operation 1131 'getelementptr' 'a_addr_79' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_46 : Operation 1132 [1/1] (1.81ns)   --->   "%add_ln96_174 = add i14 8100, %zext_ln96_102" [mm_mult.cc:96]   --->   Operation 1132 'add' 'add_ln96_174' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln96_187 = zext i14 %add_ln96_174 to i64" [mm_mult.cc:96]   --->   Operation 1133 'zext' 'zext_ln96_187' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_46 : Operation 1134 [1/1] (0.00ns)   --->   "%b_addr_81 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_187" [mm_mult.cc:96]   --->   Operation 1134 'getelementptr' 'b_addr_81' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_46 : Operation 1135 [1/1] (1.81ns)   --->   "%add_ln96_175 = add i14 -8184, %zext_ln96_102" [mm_mult.cc:96]   --->   Operation 1135 'add' 'add_ln96_175' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1136 [1/1] (0.00ns)   --->   "%zext_ln96_188 = zext i14 %add_ln96_175 to i64" [mm_mult.cc:96]   --->   Operation 1136 'zext' 'zext_ln96_188' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_46 : Operation 1137 [1/1] (0.00ns)   --->   "%b_addr_82 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_188" [mm_mult.cc:96]   --->   Operation 1137 'getelementptr' 'b_addr_82' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_46 : Operation 1138 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_66)   --->   "%mul_ln98_68 = mul i16 %b_load_68, %a_load_68" [mm_mult.cc:98]   --->   Operation 1138 'mul' 'mul_ln98_68' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1139 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_67)   --->   "%mul_ln98_71 = mul i16 %b_load_71, %a_load_71" [mm_mult.cc:98]   --->   Operation 1139 'mul' 'mul_ln98_71' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1140 [1/2] (3.25ns)   --->   "%a_load_75 = load i16* %a_addr_75, align 2" [mm_mult.cc:96]   --->   Operation 1140 'load' 'a_load_75' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_46 : Operation 1141 [1/2] (3.25ns)   --->   "%a_load_76 = load i16* %a_addr_76, align 2" [mm_mult.cc:96]   --->   Operation 1141 'load' 'a_load_76' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_46 : Operation 1142 [2/2] (3.25ns)   --->   "%a_load_78 = load i16* %a_addr_78, align 2" [mm_mult.cc:96]   --->   Operation 1142 'load' 'a_load_78' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_46 : Operation 1143 [1/2] (3.25ns)   --->   "%b_load_78 = load i16* %b_addr_78, align 2" [mm_mult.cc:96]   --->   Operation 1143 'load' 'b_load_78' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_46 : Operation 1144 [2/2] (3.25ns)   --->   "%a_load_79 = load i16* %a_addr_79, align 2" [mm_mult.cc:96]   --->   Operation 1144 'load' 'a_load_79' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_46 : Operation 1145 [1/2] (3.25ns)   --->   "%b_load_79 = load i16* %b_addr_79, align 2" [mm_mult.cc:96]   --->   Operation 1145 'load' 'b_load_79' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_46 : Operation 1146 [2/2] (3.25ns)   --->   "%b_load_81 = load i16* %b_addr_81, align 2" [mm_mult.cc:96]   --->   Operation 1146 'load' 'b_load_81' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_46 : Operation 1147 [2/2] (3.25ns)   --->   "%b_load_82 = load i16* %b_addr_82, align 2" [mm_mult.cc:96]   --->   Operation 1147 'load' 'b_load_82' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_46 : Operation 1148 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_66 = add i16 %mul_ln98_68, %add_ln98_65" [mm_mult.cc:98]   --->   Operation 1148 'add' 'add_ln98_66' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1149 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_67 = add i16 %mul_ln98_72, %mul_ln98_71" [mm_mult.cc:98]   --->   Operation 1149 'add' 'add_ln98_67' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 47 <SV = 46> <Delay = 10.2>
ST_47 : Operation 1150 [1/1] (1.81ns)   --->   "%add_ln96_77 = add i14 81, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1150 'add' 'add_ln96_77' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1151 [1/1] (0.00ns)   --->   "%zext_ln96_83 = zext i14 %add_ln96_77 to i64" [mm_mult.cc:96]   --->   Operation 1151 'zext' 'zext_ln96_83' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_47 : Operation 1152 [1/1] (0.00ns)   --->   "%a_addr_81 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_83" [mm_mult.cc:96]   --->   Operation 1152 'getelementptr' 'a_addr_81' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_47 : Operation 1153 [1/1] (1.81ns)   --->   "%add_ln96_78 = add i14 82, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1153 'add' 'add_ln96_78' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln96_84 = zext i14 %add_ln96_78 to i64" [mm_mult.cc:96]   --->   Operation 1154 'zext' 'zext_ln96_84' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_47 : Operation 1155 [1/1] (0.00ns)   --->   "%a_addr_82 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_84" [mm_mult.cc:96]   --->   Operation 1155 'getelementptr' 'a_addr_82' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_47 : Operation 1156 [1/1] (1.81ns)   --->   "%add_ln96_177 = add i14 -7984, %zext_ln96_102" [mm_mult.cc:96]   --->   Operation 1156 'add' 'add_ln96_177' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln96_190 = zext i14 %add_ln96_177 to i64" [mm_mult.cc:96]   --->   Operation 1157 'zext' 'zext_ln96_190' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_47 : Operation 1158 [1/1] (0.00ns)   --->   "%b_addr_84 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_190" [mm_mult.cc:96]   --->   Operation 1158 'getelementptr' 'b_addr_84' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_47 : Operation 1159 [1/1] (1.81ns)   --->   "%add_ln96_178 = add i14 -7884, %zext_ln96_102" [mm_mult.cc:96]   --->   Operation 1159 'add' 'add_ln96_178' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1160 [1/1] (0.00ns)   --->   "%zext_ln96_191 = zext i14 %add_ln96_178 to i64" [mm_mult.cc:96]   --->   Operation 1160 'zext' 'zext_ln96_191' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_47 : Operation 1161 [1/1] (0.00ns)   --->   "%b_addr_85 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_191" [mm_mult.cc:96]   --->   Operation 1161 'getelementptr' 'b_addr_85' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_47 : Operation 1162 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_68)   --->   "%mul_ln98_73 = mul i16 %b_load_73, %a_load_73" [mm_mult.cc:98]   --->   Operation 1162 'mul' 'mul_ln98_73' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1163 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_73)   --->   "%mul_ln98_76 = mul i16 %b_load_76, %a_load_76" [mm_mult.cc:98]   --->   Operation 1163 'mul' 'mul_ln98_76' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1164 [1/2] (3.25ns)   --->   "%a_load_78 = load i16* %a_addr_78, align 2" [mm_mult.cc:96]   --->   Operation 1164 'load' 'a_load_78' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_47 : Operation 1165 [1/2] (3.25ns)   --->   "%a_load_79 = load i16* %a_addr_79, align 2" [mm_mult.cc:96]   --->   Operation 1165 'load' 'a_load_79' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_47 : Operation 1166 [2/2] (3.25ns)   --->   "%a_load_81 = load i16* %a_addr_81, align 2" [mm_mult.cc:96]   --->   Operation 1166 'load' 'a_load_81' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_47 : Operation 1167 [1/2] (3.25ns)   --->   "%b_load_81 = load i16* %b_addr_81, align 2" [mm_mult.cc:96]   --->   Operation 1167 'load' 'b_load_81' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_47 : Operation 1168 [2/2] (3.25ns)   --->   "%a_load_82 = load i16* %a_addr_82, align 2" [mm_mult.cc:96]   --->   Operation 1168 'load' 'a_load_82' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_47 : Operation 1169 [1/2] (3.25ns)   --->   "%b_load_82 = load i16* %b_addr_82, align 2" [mm_mult.cc:96]   --->   Operation 1169 'load' 'b_load_82' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_47 : Operation 1170 [2/2] (3.25ns)   --->   "%b_load_84 = load i16* %b_addr_84, align 2" [mm_mult.cc:96]   --->   Operation 1170 'load' 'b_load_84' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_47 : Operation 1171 [2/2] (3.25ns)   --->   "%b_load_85 = load i16* %b_addr_85, align 2" [mm_mult.cc:96]   --->   Operation 1171 'load' 'b_load_85' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_47 : Operation 1172 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_68 = add i16 %mul_ln98_74, %mul_ln98_73" [mm_mult.cc:98]   --->   Operation 1172 'add' 'add_ln98_68' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_69 = add i16 %add_ln98_67, %add_ln98_68" [mm_mult.cc:98]   --->   Operation 1173 'add' 'add_ln98_69' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1174 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln98_70 = add i16 %add_ln98_66, %add_ln98_69" [mm_mult.cc:98]   --->   Operation 1174 'add' 'add_ln98_70' <Predicate = (!icmp_ln89)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1175 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_73 = add i16 %mul_ln98_77, %mul_ln98_76" [mm_mult.cc:98]   --->   Operation 1175 'add' 'add_ln98_73' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 47> <Delay = 6.38>
ST_48 : Operation 1176 [1/1] (1.81ns)   --->   "%add_ln96_80 = add i14 84, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1176 'add' 'add_ln96_80' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1177 [1/1] (0.00ns)   --->   "%zext_ln96_86 = zext i14 %add_ln96_80 to i64" [mm_mult.cc:96]   --->   Operation 1177 'zext' 'zext_ln96_86' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_48 : Operation 1178 [1/1] (0.00ns)   --->   "%a_addr_84 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_86" [mm_mult.cc:96]   --->   Operation 1178 'getelementptr' 'a_addr_84' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_48 : Operation 1179 [1/1] (1.81ns)   --->   "%add_ln96_81 = add i14 85, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1179 'add' 'add_ln96_81' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1180 [1/1] (0.00ns)   --->   "%zext_ln96_87 = zext i14 %add_ln96_81 to i64" [mm_mult.cc:96]   --->   Operation 1180 'zext' 'zext_ln96_87' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_48 : Operation 1181 [1/1] (0.00ns)   --->   "%a_addr_85 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_87" [mm_mult.cc:96]   --->   Operation 1181 'getelementptr' 'a_addr_85' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_48 : Operation 1182 [1/1] (1.81ns)   --->   "%add_ln96_180 = add i14 -7684, %zext_ln96_102" [mm_mult.cc:96]   --->   Operation 1182 'add' 'add_ln96_180' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1183 [1/1] (0.00ns)   --->   "%zext_ln96_193 = zext i14 %add_ln96_180 to i64" [mm_mult.cc:96]   --->   Operation 1183 'zext' 'zext_ln96_193' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_48 : Operation 1184 [1/1] (0.00ns)   --->   "%b_addr_87 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_193" [mm_mult.cc:96]   --->   Operation 1184 'getelementptr' 'b_addr_87' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_48 : Operation 1185 [1/1] (1.81ns)   --->   "%add_ln96_181 = add i14 -7584, %zext_ln96_102" [mm_mult.cc:96]   --->   Operation 1185 'add' 'add_ln96_181' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln96_194 = zext i14 %add_ln96_181 to i64" [mm_mult.cc:96]   --->   Operation 1186 'zext' 'zext_ln96_194' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_48 : Operation 1187 [1/1] (0.00ns)   --->   "%b_addr_88 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_194" [mm_mult.cc:96]   --->   Operation 1187 'getelementptr' 'b_addr_88' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_48 : Operation 1188 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_74)   --->   "%mul_ln98_75 = mul i16 %b_load_75, %a_load_75" [mm_mult.cc:98]   --->   Operation 1188 'mul' 'mul_ln98_75' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1189 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_75)   --->   "%mul_ln98_79 = mul i16 %b_load_79, %a_load_79" [mm_mult.cc:98]   --->   Operation 1189 'mul' 'mul_ln98_79' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1190 [1/2] (3.25ns)   --->   "%a_load_81 = load i16* %a_addr_81, align 2" [mm_mult.cc:96]   --->   Operation 1190 'load' 'a_load_81' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_48 : Operation 1191 [1/2] (3.25ns)   --->   "%a_load_82 = load i16* %a_addr_82, align 2" [mm_mult.cc:96]   --->   Operation 1191 'load' 'a_load_82' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_48 : Operation 1192 [2/2] (3.25ns)   --->   "%a_load_84 = load i16* %a_addr_84, align 2" [mm_mult.cc:96]   --->   Operation 1192 'load' 'a_load_84' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_48 : Operation 1193 [1/2] (3.25ns)   --->   "%b_load_84 = load i16* %b_addr_84, align 2" [mm_mult.cc:96]   --->   Operation 1193 'load' 'b_load_84' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_48 : Operation 1194 [2/2] (3.25ns)   --->   "%a_load_85 = load i16* %a_addr_85, align 2" [mm_mult.cc:96]   --->   Operation 1194 'load' 'a_load_85' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_48 : Operation 1195 [1/2] (3.25ns)   --->   "%b_load_85 = load i16* %b_addr_85, align 2" [mm_mult.cc:96]   --->   Operation 1195 'load' 'b_load_85' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_48 : Operation 1196 [2/2] (3.25ns)   --->   "%b_load_87 = load i16* %b_addr_87, align 2" [mm_mult.cc:96]   --->   Operation 1196 'load' 'b_load_87' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_48 : Operation 1197 [2/2] (3.25ns)   --->   "%b_load_88 = load i16* %b_addr_88, align 2" [mm_mult.cc:96]   --->   Operation 1197 'load' 'b_load_88' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_48 : Operation 1198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_71 = add i16 %add_ln98_64, %add_ln98_70" [mm_mult.cc:98]   --->   Operation 1198 'add' 'add_ln98_71' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1199 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln98_72 = add i16 %add_ln98_59, %add_ln98_71" [mm_mult.cc:98]   --->   Operation 1199 'add' 'add_ln98_72' <Predicate = (!icmp_ln89)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1200 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_74 = add i16 %mul_ln98_75, %add_ln98_73" [mm_mult.cc:98]   --->   Operation 1200 'add' 'add_ln98_74' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1201 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_75 = add i16 %mul_ln98_80, %mul_ln98_79" [mm_mult.cc:98]   --->   Operation 1201 'add' 'add_ln98_75' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 8.45>
ST_49 : Operation 1202 [1/1] (1.81ns)   --->   "%add_ln96_83 = add i14 87, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1202 'add' 'add_ln96_83' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1203 [1/1] (0.00ns)   --->   "%zext_ln96_89 = zext i14 %add_ln96_83 to i64" [mm_mult.cc:96]   --->   Operation 1203 'zext' 'zext_ln96_89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_49 : Operation 1204 [1/1] (0.00ns)   --->   "%a_addr_87 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_89" [mm_mult.cc:96]   --->   Operation 1204 'getelementptr' 'a_addr_87' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_49 : Operation 1205 [1/1] (1.81ns)   --->   "%add_ln96_84 = add i14 88, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1205 'add' 'add_ln96_84' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln96_90 = zext i14 %add_ln96_84 to i64" [mm_mult.cc:96]   --->   Operation 1206 'zext' 'zext_ln96_90' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_49 : Operation 1207 [1/1] (0.00ns)   --->   "%a_addr_88 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_90" [mm_mult.cc:96]   --->   Operation 1207 'getelementptr' 'a_addr_88' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_49 : Operation 1208 [1/1] (1.81ns)   --->   "%add_ln96_183 = add i14 -7384, %zext_ln96_102" [mm_mult.cc:96]   --->   Operation 1208 'add' 'add_ln96_183' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1209 [1/1] (0.00ns)   --->   "%zext_ln96_196 = zext i14 %add_ln96_183 to i64" [mm_mult.cc:96]   --->   Operation 1209 'zext' 'zext_ln96_196' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_49 : Operation 1210 [1/1] (0.00ns)   --->   "%b_addr_90 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_196" [mm_mult.cc:96]   --->   Operation 1210 'getelementptr' 'b_addr_90' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_49 : Operation 1211 [1/1] (1.81ns)   --->   "%add_ln96_184 = add i14 -7284, %zext_ln96_102" [mm_mult.cc:96]   --->   Operation 1211 'add' 'add_ln96_184' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln96_197 = zext i14 %add_ln96_184 to i64" [mm_mult.cc:96]   --->   Operation 1212 'zext' 'zext_ln96_197' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_49 : Operation 1213 [1/1] (0.00ns)   --->   "%b_addr_91 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_197" [mm_mult.cc:96]   --->   Operation 1213 'getelementptr' 'b_addr_91' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_49 : Operation 1214 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_76)   --->   "%mul_ln98_78 = mul i16 %b_load_78, %a_load_78" [mm_mult.cc:98]   --->   Operation 1214 'mul' 'mul_ln98_78' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1215 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_78)   --->   "%mul_ln98_82 = mul i16 %b_load_82, %a_load_82" [mm_mult.cc:98]   --->   Operation 1215 'mul' 'mul_ln98_82' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1216 [1/2] (3.25ns)   --->   "%a_load_84 = load i16* %a_addr_84, align 2" [mm_mult.cc:96]   --->   Operation 1216 'load' 'a_load_84' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_49 : Operation 1217 [1/2] (3.25ns)   --->   "%a_load_85 = load i16* %a_addr_85, align 2" [mm_mult.cc:96]   --->   Operation 1217 'load' 'a_load_85' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_49 : Operation 1218 [2/2] (3.25ns)   --->   "%a_load_87 = load i16* %a_addr_87, align 2" [mm_mult.cc:96]   --->   Operation 1218 'load' 'a_load_87' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_49 : Operation 1219 [1/2] (3.25ns)   --->   "%b_load_87 = load i16* %b_addr_87, align 2" [mm_mult.cc:96]   --->   Operation 1219 'load' 'b_load_87' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_49 : Operation 1220 [2/2] (3.25ns)   --->   "%a_load_88 = load i16* %a_addr_88, align 2" [mm_mult.cc:96]   --->   Operation 1220 'load' 'a_load_88' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_49 : Operation 1221 [1/2] (3.25ns)   --->   "%b_load_88 = load i16* %b_addr_88, align 2" [mm_mult.cc:96]   --->   Operation 1221 'load' 'b_load_88' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_49 : Operation 1222 [2/2] (3.25ns)   --->   "%b_load_90 = load i16* %b_addr_90, align 2" [mm_mult.cc:96]   --->   Operation 1222 'load' 'b_load_90' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_49 : Operation 1223 [2/2] (3.25ns)   --->   "%b_load_91 = load i16* %b_addr_91, align 2" [mm_mult.cc:96]   --->   Operation 1223 'load' 'b_load_91' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_49 : Operation 1224 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_76 = add i16 %mul_ln98_78, %add_ln98_75" [mm_mult.cc:98]   --->   Operation 1224 'add' 'add_ln98_76' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1225 [1/1] (2.07ns)   --->   "%add_ln98_77 = add i16 %add_ln98_74, %add_ln98_76" [mm_mult.cc:98]   --->   Operation 1225 'add' 'add_ln98_77' <Predicate = (!icmp_ln89)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1226 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_78 = add i16 %mul_ln98_83, %mul_ln98_82" [mm_mult.cc:98]   --->   Operation 1226 'add' 'add_ln98_78' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 49> <Delay = 6.38>
ST_50 : Operation 1227 [1/1] (1.81ns)   --->   "%add_ln96_86 = add i14 90, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1227 'add' 'add_ln96_86' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1228 [1/1] (0.00ns)   --->   "%zext_ln96_92 = zext i14 %add_ln96_86 to i64" [mm_mult.cc:96]   --->   Operation 1228 'zext' 'zext_ln96_92' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_50 : Operation 1229 [1/1] (0.00ns)   --->   "%a_addr_90 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_92" [mm_mult.cc:96]   --->   Operation 1229 'getelementptr' 'a_addr_90' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_50 : Operation 1230 [1/1] (1.81ns)   --->   "%add_ln96_87 = add i14 91, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1230 'add' 'add_ln96_87' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln96_93 = zext i14 %add_ln96_87 to i64" [mm_mult.cc:96]   --->   Operation 1231 'zext' 'zext_ln96_93' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_50 : Operation 1232 [1/1] (0.00ns)   --->   "%a_addr_91 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_93" [mm_mult.cc:96]   --->   Operation 1232 'getelementptr' 'a_addr_91' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_50 : Operation 1233 [1/1] (1.81ns)   --->   "%add_ln96_186 = add i14 -7084, %zext_ln96_102" [mm_mult.cc:96]   --->   Operation 1233 'add' 'add_ln96_186' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1234 [1/1] (0.00ns)   --->   "%zext_ln96_199 = zext i14 %add_ln96_186 to i64" [mm_mult.cc:96]   --->   Operation 1234 'zext' 'zext_ln96_199' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_50 : Operation 1235 [1/1] (0.00ns)   --->   "%b_addr_93 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_199" [mm_mult.cc:96]   --->   Operation 1235 'getelementptr' 'b_addr_93' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_50 : Operation 1236 [1/1] (1.81ns)   --->   "%add_ln96_187 = add i14 -6984, %zext_ln96_102" [mm_mult.cc:96]   --->   Operation 1236 'add' 'add_ln96_187' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln96_200 = zext i14 %add_ln96_187 to i64" [mm_mult.cc:96]   --->   Operation 1237 'zext' 'zext_ln96_200' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_50 : Operation 1238 [1/1] (0.00ns)   --->   "%b_addr_94 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_200" [mm_mult.cc:96]   --->   Operation 1238 'getelementptr' 'b_addr_94' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_50 : Operation 1239 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_79)   --->   "%mul_ln98_81 = mul i16 %b_load_81, %a_load_81" [mm_mult.cc:98]   --->   Operation 1239 'mul' 'mul_ln98_81' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1240 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_80)   --->   "%mul_ln98_85 = mul i16 %b_load_85, %a_load_85" [mm_mult.cc:98]   --->   Operation 1240 'mul' 'mul_ln98_85' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1241 [1/2] (3.25ns)   --->   "%a_load_87 = load i16* %a_addr_87, align 2" [mm_mult.cc:96]   --->   Operation 1241 'load' 'a_load_87' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_50 : Operation 1242 [1/2] (3.25ns)   --->   "%a_load_88 = load i16* %a_addr_88, align 2" [mm_mult.cc:96]   --->   Operation 1242 'load' 'a_load_88' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_50 : Operation 1243 [2/2] (3.25ns)   --->   "%a_load_90 = load i16* %a_addr_90, align 2" [mm_mult.cc:96]   --->   Operation 1243 'load' 'a_load_90' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_50 : Operation 1244 [1/2] (3.25ns)   --->   "%b_load_90 = load i16* %b_addr_90, align 2" [mm_mult.cc:96]   --->   Operation 1244 'load' 'b_load_90' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_50 : Operation 1245 [2/2] (3.25ns)   --->   "%a_load_91 = load i16* %a_addr_91, align 2" [mm_mult.cc:96]   --->   Operation 1245 'load' 'a_load_91' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_50 : Operation 1246 [1/2] (3.25ns)   --->   "%b_load_91 = load i16* %b_addr_91, align 2" [mm_mult.cc:96]   --->   Operation 1246 'load' 'b_load_91' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_50 : Operation 1247 [2/2] (3.25ns)   --->   "%b_load_93 = load i16* %b_addr_93, align 2" [mm_mult.cc:96]   --->   Operation 1247 'load' 'b_load_93' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_50 : Operation 1248 [2/2] (3.25ns)   --->   "%b_load_94 = load i16* %b_addr_94, align 2" [mm_mult.cc:96]   --->   Operation 1248 'load' 'b_load_94' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_50 : Operation 1249 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_79 = add i16 %mul_ln98_81, %add_ln98_78" [mm_mult.cc:98]   --->   Operation 1249 'add' 'add_ln98_79' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1250 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_80 = add i16 %mul_ln98_86, %mul_ln98_85" [mm_mult.cc:98]   --->   Operation 1250 'add' 'add_ln98_80' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 50> <Delay = 10.2>
ST_51 : Operation 1251 [1/1] (1.81ns)   --->   "%add_ln96_89 = add i14 93, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1251 'add' 'add_ln96_89' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln96_95 = zext i14 %add_ln96_89 to i64" [mm_mult.cc:96]   --->   Operation 1252 'zext' 'zext_ln96_95' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_51 : Operation 1253 [1/1] (0.00ns)   --->   "%a_addr_93 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_95" [mm_mult.cc:96]   --->   Operation 1253 'getelementptr' 'a_addr_93' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_51 : Operation 1254 [1/1] (1.81ns)   --->   "%add_ln96_90 = add i14 94, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1254 'add' 'add_ln96_90' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1255 [1/1] (0.00ns)   --->   "%zext_ln96_96 = zext i14 %add_ln96_90 to i64" [mm_mult.cc:96]   --->   Operation 1255 'zext' 'zext_ln96_96' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_51 : Operation 1256 [1/1] (0.00ns)   --->   "%a_addr_94 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_96" [mm_mult.cc:96]   --->   Operation 1256 'getelementptr' 'a_addr_94' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_51 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 75, i7 %select_ln96)" [mm_mult.cc:96]   --->   Operation 1257 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_51 : Operation 1258 [1/1] (0.00ns)   --->   "%b_addr_96 = getelementptr [10000 x i16]* %b, i64 0, i64 %tmp_3" [mm_mult.cc:96]   --->   Operation 1258 'getelementptr' 'b_addr_96' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_51 : Operation 1259 [1/1] (1.81ns)   --->   "%add_ln96_190 = add i14 -6584, %zext_ln96_102" [mm_mult.cc:96]   --->   Operation 1259 'add' 'add_ln96_190' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln96_203 = zext i14 %add_ln96_190 to i64" [mm_mult.cc:96]   --->   Operation 1260 'zext' 'zext_ln96_203' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_51 : Operation 1261 [1/1] (0.00ns)   --->   "%b_addr_98 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_203" [mm_mult.cc:96]   --->   Operation 1261 'getelementptr' 'b_addr_98' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_51 : Operation 1262 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_81)   --->   "%mul_ln98_84 = mul i16 %b_load_84, %a_load_84" [mm_mult.cc:98]   --->   Operation 1262 'mul' 'mul_ln98_84' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1263 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_84)   --->   "%mul_ln98_88 = mul i16 %b_load_88, %a_load_88" [mm_mult.cc:98]   --->   Operation 1263 'mul' 'mul_ln98_88' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1264 [1/2] (3.25ns)   --->   "%a_load_90 = load i16* %a_addr_90, align 2" [mm_mult.cc:96]   --->   Operation 1264 'load' 'a_load_90' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_51 : Operation 1265 [1/2] (3.25ns)   --->   "%a_load_91 = load i16* %a_addr_91, align 2" [mm_mult.cc:96]   --->   Operation 1265 'load' 'a_load_91' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_51 : Operation 1266 [2/2] (3.25ns)   --->   "%a_load_93 = load i16* %a_addr_93, align 2" [mm_mult.cc:96]   --->   Operation 1266 'load' 'a_load_93' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_51 : Operation 1267 [1/2] (3.25ns)   --->   "%b_load_93 = load i16* %b_addr_93, align 2" [mm_mult.cc:96]   --->   Operation 1267 'load' 'b_load_93' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_51 : Operation 1268 [2/2] (3.25ns)   --->   "%a_load_94 = load i16* %a_addr_94, align 2" [mm_mult.cc:96]   --->   Operation 1268 'load' 'a_load_94' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_51 : Operation 1269 [1/2] (3.25ns)   --->   "%b_load_94 = load i16* %b_addr_94, align 2" [mm_mult.cc:96]   --->   Operation 1269 'load' 'b_load_94' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_51 : Operation 1270 [2/2] (3.25ns)   --->   "%b_load_96 = load i16* %b_addr_96, align 2" [mm_mult.cc:96]   --->   Operation 1270 'load' 'b_load_96' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_51 : Operation 1271 [2/2] (3.25ns)   --->   "%b_load_98 = load i16* %b_addr_98, align 2" [mm_mult.cc:96]   --->   Operation 1271 'load' 'b_load_98' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_51 : Operation 1272 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_81 = add i16 %mul_ln98_84, %add_ln98_80" [mm_mult.cc:98]   --->   Operation 1272 'add' 'add_ln98_81' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_82 = add i16 %add_ln98_79, %add_ln98_81" [mm_mult.cc:98]   --->   Operation 1273 'add' 'add_ln98_82' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1274 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln98_83 = add i16 %add_ln98_77, %add_ln98_82" [mm_mult.cc:98]   --->   Operation 1274 'add' 'add_ln98_83' <Predicate = (!icmp_ln89)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1275 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_84 = add i16 %mul_ln98_89, %mul_ln98_88" [mm_mult.cc:98]   --->   Operation 1275 'add' 'add_ln98_84' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1276 [1/1] (1.87ns)   --->   "%o = add i7 1, %select_ln96" [mm_mult.cc:91]   --->   Operation 1276 'add' 'o' <Predicate = (!icmp_ln89)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.38>
ST_52 : Operation 1277 [1/1] (1.81ns)   --->   "%add_ln96_92 = add i14 96, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1277 'add' 'add_ln96_92' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1278 [1/1] (0.00ns)   --->   "%zext_ln96_98 = zext i14 %add_ln96_92 to i64" [mm_mult.cc:96]   --->   Operation 1278 'zext' 'zext_ln96_98' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_52 : Operation 1279 [1/1] (0.00ns)   --->   "%a_addr_96 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_98" [mm_mult.cc:96]   --->   Operation 1279 'getelementptr' 'a_addr_96' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_52 : Operation 1280 [1/1] (1.81ns)   --->   "%add_ln96_94 = add i14 98, %trunc_ln96" [mm_mult.cc:96]   --->   Operation 1280 'add' 'add_ln96_94' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1281 [1/1] (0.00ns)   --->   "%zext_ln96_100 = zext i14 %add_ln96_94 to i64" [mm_mult.cc:96]   --->   Operation 1281 'zext' 'zext_ln96_100' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_52 : Operation 1282 [1/1] (0.00ns)   --->   "%a_addr_98 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_100" [mm_mult.cc:96]   --->   Operation 1282 'getelementptr' 'a_addr_98' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_52 : Operation 1283 [1/1] (1.81ns)   --->   "%add_ln98_99 = add i14 %trunc_ln96, %zext_ln96_102" [mm_mult.cc:98]   --->   Operation 1283 'add' 'add_ln98_99' <Predicate = (!icmp_ln89)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1284 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_85)   --->   "%mul_ln98_87 = mul i16 %b_load_87, %a_load_87" [mm_mult.cc:98]   --->   Operation 1284 'mul' 'mul_ln98_87' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1285 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_86)   --->   "%mul_ln98_91 = mul i16 %b_load_91, %a_load_91" [mm_mult.cc:98]   --->   Operation 1285 'mul' 'mul_ln98_91' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1286 [1/2] (3.25ns)   --->   "%a_load_93 = load i16* %a_addr_93, align 2" [mm_mult.cc:96]   --->   Operation 1286 'load' 'a_load_93' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_52 : Operation 1287 [1/2] (3.25ns)   --->   "%a_load_94 = load i16* %a_addr_94, align 2" [mm_mult.cc:96]   --->   Operation 1287 'load' 'a_load_94' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_52 : Operation 1288 [2/2] (3.25ns)   --->   "%a_load_96 = load i16* %a_addr_96, align 2" [mm_mult.cc:96]   --->   Operation 1288 'load' 'a_load_96' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_52 : Operation 1289 [1/2] (3.25ns)   --->   "%b_load_96 = load i16* %b_addr_96, align 2" [mm_mult.cc:96]   --->   Operation 1289 'load' 'b_load_96' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_52 : Operation 1290 [2/2] (3.25ns)   --->   "%a_load_98 = load i16* %a_addr_98, align 2" [mm_mult.cc:96]   --->   Operation 1290 'load' 'a_load_98' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_52 : Operation 1291 [1/2] (3.25ns)   --->   "%b_load_98 = load i16* %b_addr_98, align 2" [mm_mult.cc:96]   --->   Operation 1291 'load' 'b_load_98' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_52 : Operation 1292 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_85 = add i16 %mul_ln98_87, %add_ln98_84" [mm_mult.cc:98]   --->   Operation 1292 'add' 'add_ln98_85' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1293 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_86 = add i16 %mul_ln98_92, %mul_ln98_91" [mm_mult.cc:98]   --->   Operation 1293 'add' 'add_ln98_86' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 52> <Delay = 8.45>
ST_53 : Operation 1294 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_87)   --->   "%mul_ln98_90 = mul i16 %b_load_90, %a_load_90" [mm_mult.cc:98]   --->   Operation 1294 'mul' 'mul_ln98_90' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1295 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_89)   --->   "%mul_ln98_94 = mul i16 %b_load_94, %a_load_94" [mm_mult.cc:98]   --->   Operation 1295 'mul' 'mul_ln98_94' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1296 [1/2] (3.25ns)   --->   "%a_load_96 = load i16* %a_addr_96, align 2" [mm_mult.cc:96]   --->   Operation 1296 'load' 'a_load_96' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_53 : Operation 1297 [1/2] (3.25ns)   --->   "%a_load_98 = load i16* %a_addr_98, align 2" [mm_mult.cc:96]   --->   Operation 1297 'load' 'a_load_98' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_53 : Operation 1298 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_87 = add i16 %mul_ln98_90, %add_ln98_86" [mm_mult.cc:98]   --->   Operation 1298 'add' 'add_ln98_87' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1299 [1/1] (2.07ns)   --->   "%add_ln98_88 = add i16 %add_ln98_85, %add_ln98_87" [mm_mult.cc:98]   --->   Operation 1299 'add' 'add_ln98_88' <Predicate = (!icmp_ln89)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1300 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_89 = add i16 %mul_ln98_95, %mul_ln98_94" [mm_mult.cc:98]   --->   Operation 1300 'add' 'add_ln98_89' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 53> <Delay = 6.38>
ST_54 : Operation 1301 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_90)   --->   "%mul_ln98_93 = mul i16 %b_load_93, %a_load_93" [mm_mult.cc:98]   --->   Operation 1301 'mul' 'mul_ln98_93' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1302 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_91)   --->   "%mul_ln98_96 = mul i16 %b_load_96, %a_load_96" [mm_mult.cc:98]   --->   Operation 1302 'mul' 'mul_ln98_96' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1303 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_90 = add i16 %mul_ln98_93, %add_ln98_89" [mm_mult.cc:98]   --->   Operation 1303 'add' 'add_ln98_90' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1304 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_91 = add i16 %mul_ln98_97, %mul_ln98_96" [mm_mult.cc:98]   --->   Operation 1304 'add' 'add_ln98_91' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 55 <SV = 54> <Delay = 0.00>

State 56 <SV = 55> <Delay = 0.00>

State 57 <SV = 56> <Delay = 10.2>
ST_57 : Operation 1305 [1/1] (3.36ns) (grouped into DSP with root node add_ln98_92)   --->   "%mul_ln98_98 = mul i16 %b_load_98, %a_load_98" [mm_mult.cc:98]   --->   Operation 1305 'mul' 'mul_ln98_98' <Predicate = (!icmp_ln89)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1306 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln98_92 = add i16 %mul_ln98_99, %mul_ln98_98" [mm_mult.cc:98]   --->   Operation 1306 'add' 'add_ln98_92' <Predicate = (!icmp_ln89)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_93 = add i16 %add_ln98_91, %add_ln98_92" [mm_mult.cc:98]   --->   Operation 1307 'add' 'add_ln98_93' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1308 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln98_94 = add i16 %add_ln98_90, %add_ln98_93" [mm_mult.cc:98]   --->   Operation 1308 'add' 'add_ln98_94' <Predicate = (!icmp_ln89)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 57> <Delay = 7.80>
ST_58 : Operation 1309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_95 = add i16 %add_ln98_88, %add_ln98_94" [mm_mult.cc:98]   --->   Operation 1309 'add' 'add_ln98_95' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1310 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln98_96 = add i16 %add_ln98_83, %add_ln98_95" [mm_mult.cc:98]   --->   Operation 1310 'add' 'add_ln98_96' <Predicate = (!icmp_ln89)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_97 = add i16 %add_ln98_72, %add_ln98_96" [mm_mult.cc:98]   --->   Operation 1311 'add' 'add_ln98_97' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1312 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln98_98 = add i16 %add_ln98_48, %add_ln98_97" [mm_mult.cc:98]   --->   Operation 1312 'add' 'add_ln98_98' <Predicate = (!icmp_ln89)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 58> <Delay = 3.25>
ST_59 : Operation 1313 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000) nounwind"   --->   Operation 1313 'speclooptripcount' 'empty' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_59 : Operation 1314 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [mm_mult.cc:91]   --->   Operation 1314 'specregionbegin' 'tmp' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_59 : Operation 1315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mm_mult.cc:92]   --->   Operation 1315 'specpipeline' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_59 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i14 %add_ln98_99 to i64" [mm_mult.cc:98]   --->   Operation 1316 'zext' 'zext_ln98' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_59 : Operation 1317 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln98" [mm_mult.cc:98]   --->   Operation 1317 'getelementptr' 'out_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_59 : Operation 1318 [1/1] (3.25ns)   --->   "store i16 %add_ln98_98, i16* %out_addr, align 2" [mm_mult.cc:98]   --->   Operation 1318 'store' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_59 : Operation 1319 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp) nounwind" [mm_mult.cc:99]   --->   Operation 1319 'specregionend' 'empty_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_59 : Operation 1320 [1/1] (0.00ns)   --->   "br label %.preheader" [mm_mult.cc:91]   --->   Operation 1320 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 60 <SV = 2> <Delay = 0.00>
ST_60 : Operation 1321 [1/1] (0.00ns)   --->   "ret void" [mm_mult.cc:101]   --->   Operation 1321 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', mm_mult.cc:89) with incoming values : ('add_ln89', mm_mult.cc:89) [10]  (1.77 ns)

 <State 2>: 7.56ns
The critical path consists of the following:
	'phi' operation ('o') with incoming values : ('o', mm_mult.cc:91) [12]  (0 ns)
	'icmp' operation ('icmp_ln91', mm_mult.cc:91) [19]  (1.49 ns)
	'select' operation ('select_ln96', mm_mult.cc:96) [20]  (0.993 ns)
	'add' operation ('add_ln96_97', mm_mult.cc:96) [338]  (1.82 ns)
	'getelementptr' operation ('b_addr_2', mm_mult.cc:96) [340]  (0 ns)
	'load' operation ('b_load_2', mm_mult.cc:96) on array 'b' [670]  (3.25 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln96_103', mm_mult.cc:96) [356]  (1.82 ns)
	'getelementptr' operation ('b_addr_8', mm_mult.cc:96) [359]  (0 ns)
	'load' operation ('b_load_8', mm_mult.cc:96) on array 'b' [688]  (3.25 ns)

 <State 4>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln96_4', mm_mult.cc:96) [48]  (1.81 ns)
	'getelementptr' operation ('a_addr_8', mm_mult.cc:96) [50]  (0 ns)
	'load' operation ('a_load_8', mm_mult.cc:96) on array 'a' [687]  (3.25 ns)

 <State 5>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[671] ('mul_ln98_2', mm_mult.cc:98) [671]  (6.38 ns)

 <State 6>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[689] ('mul_ln98_8', mm_mult.cc:98) [689]  (6.38 ns)

 <State 7>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[725] ('mul_ln98_20', mm_mult.cc:98) [725]  (6.38 ns)

 <State 8>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[963] ('mul_ln98_1', mm_mult.cc:98) [668]  (3.36 ns)
	'add' operation of DSP[963] ('add_ln98', mm_mult.cc:98) [963]  (3.02 ns)
	'add' operation of DSP[964] ('add_ln98_1', mm_mult.cc:98) [964]  (3.02 ns)

 <State 9>: 11.5ns
The critical path consists of the following:
	'mul' operation of DSP[965] ('mul_ln98_4', mm_mult.cc:98) [677]  (3.36 ns)
	'add' operation of DSP[965] ('add_ln98_2', mm_mult.cc:98) [965]  (3.02 ns)
	'add' operation of DSP[966] ('add_ln98_3', mm_mult.cc:98) [966]  (3.02 ns)
	'add' operation ('add_ln98_4', mm_mult.cc:98) [967]  (2.08 ns)

 <State 10>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[707] ('mul_ln98_14', mm_mult.cc:98) [707]  (6.38 ns)

 <State 11>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[716] ('mul_ln98_17', mm_mult.cc:98) [716]  (6.38 ns)

 <State 12>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[731] ('mul_ln98_22', mm_mult.cc:98) [731]  (6.38 ns)

 <State 13>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[746] ('mul_ln98_27', mm_mult.cc:98) [746]  (6.38 ns)

 <State 14>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[764] ('mul_ln98_33', mm_mult.cc:98) [764]  (6.38 ns)

 <State 15>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[782] ('mul_ln98_39', mm_mult.cc:98) [782]  (6.38 ns)

 <State 16>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[800] ('mul_ln98_45', mm_mult.cc:98) [800]  (6.38 ns)

 <State 17>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[812] ('mul_ln98_49', mm_mult.cc:98) [812]  (6.38 ns)

 <State 18>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[830] ('mul_ln98_55', mm_mult.cc:98) [830]  (6.38 ns)

 <State 19>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[848] ('mul_ln98_61', mm_mult.cc:98) [848]  (6.38 ns)

 <State 20>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[866] ('mul_ln98_67', mm_mult.cc:98) [866]  (6.38 ns)

 <State 21>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[881] ('mul_ln98_72', mm_mult.cc:98) [881]  (6.38 ns)

 <State 22>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[896] ('mul_ln98_77', mm_mult.cc:98) [896]  (6.38 ns)

 <State 23>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[914] ('mul_ln98_83', mm_mult.cc:98) [914]  (6.38 ns)

 <State 24>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[932] ('mul_ln98_89', mm_mult.cc:98) [932]  (6.38 ns)

 <State 25>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[950] ('mul_ln98_95', mm_mult.cc:98) [950]  (6.38 ns)

 <State 26>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[962] ('mul_ln98_99', mm_mult.cc:98) [962]  (6.38 ns)

 <State 27>: 10.3ns
The critical path consists of the following:
	'mul' operation of DSP[969] ('mul_ln98_6', mm_mult.cc:98) [683]  (3.36 ns)
	'add' operation of DSP[969] ('add_ln98_6', mm_mult.cc:98) [969]  (3.02 ns)
	'add' operation ('add_ln98_9', mm_mult.cc:98) [972]  (0 ns)
	'add' operation ('add_ln98_10', mm_mult.cc:98) [973]  (3.9 ns)

 <State 28>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[974] ('mul_ln98_13', mm_mult.cc:98) [704]  (3.36 ns)
	'add' operation of DSP[974] ('add_ln98_11', mm_mult.cc:98) [974]  (3.02 ns)
	'add' operation of DSP[975] ('add_ln98_12', mm_mult.cc:98) [975]  (3.02 ns)

 <State 29>: 11.5ns
The critical path consists of the following:
	'mul' operation of DSP[976] ('mul_ln98_16', mm_mult.cc:98) [713]  (3.36 ns)
	'add' operation of DSP[976] ('add_ln98_13', mm_mult.cc:98) [976]  (3.02 ns)
	'add' operation of DSP[977] ('add_ln98_14', mm_mult.cc:98) [977]  (3.02 ns)
	'add' operation ('add_ln98_15', mm_mult.cc:98) [978]  (2.08 ns)

 <State 30>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[980] ('mul_ln98_18', mm_mult.cc:98) [719]  (3.36 ns)
	'add' operation of DSP[980] ('add_ln98_17', mm_mult.cc:98) [980]  (3.02 ns)

 <State 31>: 10.3ns
The critical path consists of the following:
	'mul' operation of DSP[982] ('mul_ln98_23', mm_mult.cc:98) [734]  (3.36 ns)
	'add' operation of DSP[982] ('add_ln98_19', mm_mult.cc:98) [982]  (3.02 ns)
	'add' operation ('add_ln98_20', mm_mult.cc:98) [983]  (0 ns)
	'add' operation ('add_ln98_21', mm_mult.cc:98) [984]  (3.9 ns)

 <State 32>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[988] ('mul_ln98_25', mm_mult.cc:98) [740]  (3.36 ns)
	'add' operation of DSP[988] ('add_ln98_25', mm_mult.cc:98) [988]  (3.02 ns)

 <State 33>: 8.46ns
The critical path consists of the following:
	'mul' operation of DSP[990] ('mul_ln98_28', mm_mult.cc:98) [749]  (3.36 ns)
	'add' operation of DSP[990] ('add_ln98_27', mm_mult.cc:98) [990]  (3.02 ns)
	'add' operation ('add_ln98_28', mm_mult.cc:98) [991]  (2.08 ns)

 <State 34>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[993] ('mul_ln98_31', mm_mult.cc:98) [758]  (3.36 ns)
	'add' operation of DSP[993] ('add_ln98_30', mm_mult.cc:98) [993]  (3.02 ns)

 <State 35>: 10.3ns
The critical path consists of the following:
	'mul' operation of DSP[995] ('mul_ln98_34', mm_mult.cc:98) [767]  (3.36 ns)
	'add' operation of DSP[995] ('add_ln98_32', mm_mult.cc:98) [995]  (3.02 ns)
	'add' operation ('add_ln98_33', mm_mult.cc:98) [996]  (0 ns)
	'add' operation ('add_ln98_34', mm_mult.cc:98) [997]  (3.9 ns)

 <State 36>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[999] ('mul_ln98_37', mm_mult.cc:98) [776]  (3.36 ns)
	'add' operation of DSP[999] ('add_ln98_36', mm_mult.cc:98) [999]  (3.02 ns)

 <State 37>: 8.46ns
The critical path consists of the following:
	'mul' operation of DSP[1001] ('mul_ln98_40', mm_mult.cc:98) [785]  (3.36 ns)
	'add' operation of DSP[1001] ('add_ln98_38', mm_mult.cc:98) [1001]  (3.02 ns)
	'add' operation ('add_ln98_39', mm_mult.cc:98) [1002]  (2.08 ns)

 <State 38>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1004] ('mul_ln98_43', mm_mult.cc:98) [794]  (3.36 ns)
	'add' operation of DSP[1004] ('add_ln98_41', mm_mult.cc:98) [1004]  (3.02 ns)

 <State 39>: 8.46ns
The critical path consists of the following:
	'mul' operation of DSP[1006] ('mul_ln98_48', mm_mult.cc:98) [809]  (3.36 ns)
	'add' operation of DSP[1006] ('add_ln98_43', mm_mult.cc:98) [1006]  (3.02 ns)
	'add' operation ('add_ln98_44', mm_mult.cc:98) [1007]  (2.08 ns)

 <State 40>: 7.81ns
The critical path consists of the following:
	'add' operation ('add_ln98_45', mm_mult.cc:98) [1008]  (0 ns)
	'add' operation ('add_ln98_46', mm_mult.cc:98) [1009]  (3.9 ns)
	'add' operation ('add_ln98_47', mm_mult.cc:98) [1010]  (0 ns)
	'add' operation ('add_ln98_48', mm_mult.cc:98) [1011]  (3.9 ns)

 <State 41>: 8.46ns
The critical path consists of the following:
	'mul' operation of DSP[1015] ('mul_ln98_53', mm_mult.cc:98) [824]  (3.36 ns)
	'add' operation of DSP[1015] ('add_ln98_52', mm_mult.cc:98) [1015]  (3.02 ns)
	'add' operation ('add_ln98_53', mm_mult.cc:98) [1016]  (2.08 ns)

 <State 42>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1018] ('mul_ln98_56', mm_mult.cc:98) [833]  (3.36 ns)
	'add' operation of DSP[1018] ('add_ln98_55', mm_mult.cc:98) [1018]  (3.02 ns)

 <State 43>: 10.3ns
The critical path consists of the following:
	'mul' operation of DSP[1020] ('mul_ln98_59', mm_mult.cc:98) [842]  (3.36 ns)
	'add' operation of DSP[1020] ('add_ln98_57', mm_mult.cc:98) [1020]  (3.02 ns)
	'add' operation ('add_ln98_58', mm_mult.cc:98) [1021]  (0 ns)
	'add' operation ('add_ln98_59', mm_mult.cc:98) [1022]  (3.9 ns)

 <State 44>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1024] ('mul_ln98_62', mm_mult.cc:98) [851]  (3.36 ns)
	'add' operation of DSP[1024] ('add_ln98_61', mm_mult.cc:98) [1024]  (3.02 ns)

 <State 45>: 8.46ns
The critical path consists of the following:
	'mul' operation of DSP[1026] ('mul_ln98_65', mm_mult.cc:98) [860]  (3.36 ns)
	'add' operation of DSP[1026] ('add_ln98_63', mm_mult.cc:98) [1026]  (3.02 ns)
	'add' operation ('add_ln98_64', mm_mult.cc:98) [1027]  (2.08 ns)

 <State 46>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1029] ('mul_ln98_68', mm_mult.cc:98) [869]  (3.36 ns)
	'add' operation of DSP[1029] ('add_ln98_66', mm_mult.cc:98) [1029]  (3.02 ns)

 <State 47>: 10.3ns
The critical path consists of the following:
	'mul' operation of DSP[1031] ('mul_ln98_73', mm_mult.cc:98) [884]  (3.36 ns)
	'add' operation of DSP[1031] ('add_ln98_68', mm_mult.cc:98) [1031]  (3.02 ns)
	'add' operation ('add_ln98_69', mm_mult.cc:98) [1032]  (0 ns)
	'add' operation ('add_ln98_70', mm_mult.cc:98) [1033]  (3.9 ns)

 <State 48>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1037] ('mul_ln98_75', mm_mult.cc:98) [890]  (3.36 ns)
	'add' operation of DSP[1037] ('add_ln98_74', mm_mult.cc:98) [1037]  (3.02 ns)

 <State 49>: 8.46ns
The critical path consists of the following:
	'mul' operation of DSP[1039] ('mul_ln98_78', mm_mult.cc:98) [899]  (3.36 ns)
	'add' operation of DSP[1039] ('add_ln98_76', mm_mult.cc:98) [1039]  (3.02 ns)
	'add' operation ('add_ln98_77', mm_mult.cc:98) [1040]  (2.08 ns)

 <State 50>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1042] ('mul_ln98_81', mm_mult.cc:98) [908]  (3.36 ns)
	'add' operation of DSP[1042] ('add_ln98_79', mm_mult.cc:98) [1042]  (3.02 ns)

 <State 51>: 10.3ns
The critical path consists of the following:
	'mul' operation of DSP[1044] ('mul_ln98_84', mm_mult.cc:98) [917]  (3.36 ns)
	'add' operation of DSP[1044] ('add_ln98_81', mm_mult.cc:98) [1044]  (3.02 ns)
	'add' operation ('add_ln98_82', mm_mult.cc:98) [1045]  (0 ns)
	'add' operation ('add_ln98_83', mm_mult.cc:98) [1046]  (3.9 ns)

 <State 52>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1048] ('mul_ln98_87', mm_mult.cc:98) [926]  (3.36 ns)
	'add' operation of DSP[1048] ('add_ln98_85', mm_mult.cc:98) [1048]  (3.02 ns)

 <State 53>: 8.46ns
The critical path consists of the following:
	'mul' operation of DSP[1050] ('mul_ln98_90', mm_mult.cc:98) [935]  (3.36 ns)
	'add' operation of DSP[1050] ('add_ln98_87', mm_mult.cc:98) [1050]  (3.02 ns)
	'add' operation ('add_ln98_88', mm_mult.cc:98) [1051]  (2.08 ns)

 <State 54>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1053] ('mul_ln98_93', mm_mult.cc:98) [944]  (3.36 ns)
	'add' operation of DSP[1053] ('add_ln98_90', mm_mult.cc:98) [1053]  (3.02 ns)

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 10.3ns
The critical path consists of the following:
	'mul' operation of DSP[1055] ('mul_ln98_98', mm_mult.cc:98) [959]  (3.36 ns)
	'add' operation of DSP[1055] ('add_ln98_92', mm_mult.cc:98) [1055]  (3.02 ns)
	'add' operation ('add_ln98_93', mm_mult.cc:98) [1056]  (0 ns)
	'add' operation ('add_ln98_94', mm_mult.cc:98) [1057]  (3.9 ns)

 <State 58>: 7.81ns
The critical path consists of the following:
	'add' operation ('add_ln98_95', mm_mult.cc:98) [1058]  (0 ns)
	'add' operation ('add_ln98_96', mm_mult.cc:98) [1059]  (3.9 ns)
	'add' operation ('add_ln98_97', mm_mult.cc:98) [1060]  (0 ns)
	'add' operation ('add_ln98_98', mm_mult.cc:98) [1061]  (3.9 ns)

 <State 59>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('out_addr', mm_mult.cc:98) [662]  (0 ns)
	'store' operation ('store_ln98', mm_mult.cc:98) of variable 'add_ln98_98', mm_mult.cc:98 on array 'out_r' [1062]  (3.25 ns)

 <State 60>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
