
---------- Begin Simulation Statistics ----------
final_tick                               229702435000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 653242                       # Simulator instruction rate (inst/s)
host_mem_usage                                8871232                       # Number of bytes of host memory used
host_op_rate                                  1323842                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   469.68                       # Real time elapsed on the host
host_tick_rate                              489059271                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   306816191                       # Number of instructions simulated
sim_ops                                     621785141                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.229702                       # Number of seconds simulated
sim_ticks                                229702435000                       # Number of ticks simulated
system.cpu.BranchMispred                      1056829                       # Number of branch mispredictions
system.cpu.Branches                          88699051                       # Number of branches fetched
system.cpu.committedInsts                   306816191                       # Number of instructions committed
system.cpu.committedOps                     621785141                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000040                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 0.999960                       # Percentage of non-idle cycles
system.cpu.numCycles                        918772535                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               918735331.502528                       # Number of busy cycles
system.cpu.num_cc_register_reads            375999592                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           202194474                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     71388349                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               11635531                       # Number of float alu accesses
system.cpu.num_fp_insts                      11635531                       # number of float instructions
system.cpu.num_fp_register_reads              9146008                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             6814249                       # number of times the floating registers were written
system.cpu.num_func_calls                    12973204                       # number of times a function call or return occured
system.cpu.num_idle_cycles               37203.497472                       # Number of idle cycles
system.cpu.num_int_alu_accesses             610109358                       # Number of integer alu accesses
system.cpu.num_int_insts                    610109358                       # number of integer instructions
system.cpu.num_int_register_reads          1181878209                       # number of times the integer registers were read
system.cpu.num_int_register_writes          482787727                       # number of times the integer registers were written
system.cpu.num_load_insts                   102613523                       # Number of load instructions
system.cpu.num_mem_refs                     137628855                       # number of memory refs
system.cpu.num_store_insts                   35015332                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               8897194      1.43%      1.43% # Class of executed instruction
system.cpu.op_class::IntAlu                 471934628     75.90%     77.33% # Class of executed instruction
system.cpu.op_class::IntMult                    91990      0.01%     77.34% # Class of executed instruction
system.cpu.op_class::IntDiv                    287477      0.05%     77.39% # Class of executed instruction
system.cpu.op_class::FloatAdd                  721992      0.12%     77.51% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1280      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAdd                    10708      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAlu                   829411      0.13%     77.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                      348      0.00%     77.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                    18556      0.00%     77.65% # Class of executed instruction
system.cpu.op_class::SimdMisc                  709715      0.11%     77.76% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdShift                    979      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              133282      0.02%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              511238      0.08%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  52      0.00%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              12935      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  1      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::MemRead                 98626788     15.86%     93.73% # Class of executed instruction
system.cpu.op_class::MemWrite                30837826      4.96%     98.69% # Class of executed instruction
system.cpu.op_class::FloatMemRead             3986735      0.64%     99.33% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            4177506      0.67%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  621790641                       # Class of executed instruction
system.cpu.predictedBranches                 35294889                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                   240                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests      7695505                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops       816777                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests     15392034                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops        816777                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1215324                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2435563                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                88699051                       # Number of BP lookups
system.cpu.branchPred.condPredicted          71388539                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1056829                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             25826267                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                25516652                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.801162                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 6486600                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1571                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3673495                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3291637                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           381858                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       484942                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct     58545878                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong     12842661                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect     43191971                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        96362                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         4422                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect     27217009                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       196435                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        48298                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         1639                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong        14479                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        47530                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        29322                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1      1796679                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2      6977565                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3      3824551                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4      7474065                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5      1619328                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6      2585815                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7      1633901                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8      2116614                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9      1744245                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10      2212051                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11      1748629                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12      9799623                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0     14889461                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1      1221447                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2      2893375                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3      2517093                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4      2339480                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5      2118956                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6      2201179                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7      1626974                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8      3440228                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9      2657667                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10      3264463                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11      4362743                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.dtb.rdAccesses                   102784303                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    35184372                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       2543810                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        106138                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 229702435000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   412874837                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        342754                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 229702435000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data       131852612                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total           131852612                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data      131854062                       # number of overall hits
system.cpu.l1d.overall_hits::total          131854062                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data       6109115                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total           6109115                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data      6109353                       # number of overall misses
system.cpu.l1d.overall_misses::total          6109353                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data  61644745500                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total  61644745500                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data  61644745500                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total  61644745500                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data    137961727                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total       137961727                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data    137963415                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total      137963415                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.044281                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.044281                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.044282                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.044282                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data 10090.617954                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total 10090.617954                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data 10090.224857                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total 10090.224857                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1d.writebacks::.writebacks        4597314                       # number of writebacks
system.cpu.l1d.writebacks::total              4597314                       # number of writebacks
system.cpu.l1d.demand_mshr_misses::.cpu.data      6109115                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total      6109115                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data      6109320                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total      6109320                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data  60117466750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total  60117466750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data  60128403000                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total  60128403000                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.044281                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.044281                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.044282                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.044282                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data  9840.617954                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total  9840.617954                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data  9842.077842                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total  9842.077842                       # average overall mshr miss latency
system.cpu.l1d.replacements                   6108808                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data       97286594                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total           97286594                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data      5495784                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total          5495784                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data  37121346750                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total  37121346750                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data    102782378                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total      102782378                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.053470                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.053470                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data  6754.513414                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total  6754.513414                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data      5495784                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total      5495784                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data  35747400750                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total  35747400750                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.053470                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.053470                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data  6504.513414                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total  6504.513414                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data      34566018                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total          34566018                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data       613331                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total          613331                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data  24523398750                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total  24523398750                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data     35179349                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total      35179349                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.017434                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.017434                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 39983.954423                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 39983.954423                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data       613331                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total       613331                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data  24370066000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total  24370066000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.017434                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.017434                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 39733.954423                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 39733.954423                       # average WriteReq mshr miss latency
system.cpu.l1d.SoftPFReq_hits::.cpu.data         1450                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_hits::total             1450                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_misses::.cpu.data          238                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_misses::total            238                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_accesses::.cpu.data         1688                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_accesses::total         1688                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_miss_rate::.cpu.data     0.140995                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_miss_rate::total     0.140995                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_misses::.cpu.data          205                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_misses::total          205                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_miss_latency::.cpu.data     10936250                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_latency::total     10936250                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_rate::.cpu.data     0.121445                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_miss_rate::total     0.121445                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::.cpu.data 53347.560976                       # average SoftPFReq mshr miss latency
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::total 53347.560976                       # average SoftPFReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 229702435000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              511.928979                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs              137902056                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs              6108808                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                22.574299                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               128250                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   511.928979                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.999861                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.999861                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1          492                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses           1109816640                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses          1109816640                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 229702435000                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst       411287478                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total           411287478                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst      411287478                       # number of overall hits
system.cpu.l1i.overall_hits::total          411287478                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst       1587209                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total           1587209                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst      1587209                       # number of overall misses
system.cpu.l1i.overall_misses::total          1587209                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst  32320934000                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total  32320934000                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst  32320934000                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total  32320934000                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst    412874687                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total       412874687                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst    412874687                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total      412874687                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.003844                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.003844                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.003844                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.003844                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst 20363.376216                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total 20363.376216                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst 20363.376216                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total 20363.376216                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_misses::.cpu.inst      1587209                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total      1587209                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst      1587209                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total      1587209                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst  31924131750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total  31924131750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst  31924131750                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total  31924131750                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.003844                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.003844                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst 20113.376216                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total 20113.376216                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst 20113.376216                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total 20113.376216                       # average overall mshr miss latency
system.cpu.l1i.replacements                   1586697                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst      411287478                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total          411287478                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst      1587209                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total          1587209                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst  32320934000                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total  32320934000                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst    412874687                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total      412874687                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.003844                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.003844                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst 20363.376216                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total 20363.376216                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst      1587209                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total      1587209                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst  31924131750                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total  31924131750                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.003844                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst 20113.376216                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total 20113.376216                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 229702435000                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              511.890891                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs              411893572                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs              1586697                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs               259.591826                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                69250                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   511.890891                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.999787                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.999787                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::1          361                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses           3304584705                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses          3304584705                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 229702435000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 229702435000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp          7083198                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty      5177154                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict        3961194                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq          613331                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp         613331                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq      7083198                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port     18327448                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port      4761115                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total             23088563                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port    685224576                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port    101581376                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total             786805952                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                        1442843                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                 37109760                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples         9139372                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.089369                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.285276                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0               8322595     91.06%     91.06% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                816777      8.94%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total           9139372                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED 229702435000                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy        4997337000                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             2.2                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy       3054660000                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            1.3                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy        793604500                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.3                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst         1125197                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data         5351093                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             6476290                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst        1125197                       # number of overall hits
system.l2cache.overall_hits::.cpu.data        5351093                       # number of overall hits
system.l2cache.overall_hits::total            6476290                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst        462012                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        758227                       # number of demand (read+write) misses
system.l2cache.demand_misses::total           1220239                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst       462012                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       758227                       # number of overall misses
system.l2cache.overall_misses::total          1220239                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst  28035192000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  42355673750                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  70390865750                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst  28035192000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  42355673750                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  70390865750                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst      1587209                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data      6109320                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         7696529                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst      1587209                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data      6109320                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        7696529                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.291085                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.124110                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.158544                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.291085                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.124110                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.158544                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 60680.657645                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 55861.468597                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 57686.130135                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 60680.657645                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 55861.468597                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 57686.130135                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         579840                       # number of writebacks
system.l2cache.writebacks::total               579840                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst       462012                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       758227                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total      1220239                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst       462012                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       758227                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total      1220239                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst  27919689000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  42166117000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  70085806000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst  27919689000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  42166117000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  70085806000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.291085                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.124110                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.158544                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.291085                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.124110                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.158544                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60430.657645                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 55611.468597                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57436.130135                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60430.657645                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 55611.468597                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57436.130135                       # average overall mshr miss latency
system.l2cache.replacements                   1442843                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks      4597314                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      4597314                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks      4597314                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      4597314                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks       589258                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total       589258                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data       172130                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total           172130                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       441201                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         441201                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  23589232500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  23589232500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       613331                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       613331                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.719352                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.719352                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 53465.954293                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 53465.954293                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       441201                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       441201                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  23478932250                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  23478932250                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.719352                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.719352                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 53215.954293                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 53215.954293                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst      1125197                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data      5178963                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total      6304160                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst       462012                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data       317026                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       779038                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst  28035192000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data  18766441250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  46801633250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst      1587209                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data      5495989                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total      7083198                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.291085                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.057683                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.109984                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 60680.657645                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 59195.274993                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 60076.187875                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst       462012                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data       317026                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       779038                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst  27919689000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data  18687184750                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  46606873750                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.291085                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.057683                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.109984                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60430.657645                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58945.274993                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59826.187875                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 229702435000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4093.322885                       # Cycle average of tags in use
system.l2cache.tags.total_refs               12298649                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs              1442843                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.523900                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   355.567990                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   233.336742                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3504.418153                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.086809                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.056967                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.855571                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999346                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          959                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1724                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1146                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses            247719483                       # Number of tag accesses
system.l2cache.tags.data_accesses           247719483                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 229702435000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples    579726.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples    462012.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    749329.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000464783250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         34889                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         34889                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              3030864                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              545314                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                      1220239                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      579840                       # Number of write requests accepted
system.mem_ctrl.readBursts                    1220239                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    579840                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                    8898                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                    114                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.19                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                1220239                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                579840                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                  1211218                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      117                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    9560                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                   10006                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   33891                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   34962                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   35012                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   35187                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   35060                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   35059                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   35046                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   35084                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   35100                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   35239                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   35146                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   35147                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   35255                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   35086                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   34895                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   34894                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                      49                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples        34889                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       34.719854                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      35.058446                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127          34379     98.54%     98.54% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255          462      1.32%     99.86% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383           36      0.10%     99.97% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            8      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-639            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::640-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3968-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          34889                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        34889                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.616297                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.585825                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.037095                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             24908     71.39%     71.39% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17               379      1.09%     72.48% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              8365     23.98%     96.45% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19               839      2.40%     98.86% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20               232      0.66%     99.52% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21               103      0.30%     99.82% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22                37      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::23                11      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::24                 9      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::25                 2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::26                 2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::27                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::29                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          34889                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                   569472                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                 78095296                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              37109760                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     339.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     161.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                   229693088250                       # Total gap between requests
system.mem_ctrl.avgGap                      127601.67                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst     29568768                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data     47957056                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks     37102464                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 128726402.051419258118                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 208779049.294797420502                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 161524034.344694674015                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst       462012                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data       758227                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks       579840                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst  16253842000                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data  23109783000                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 5544187162500                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     35180.56                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     30478.71                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks   9561581.06                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst     29568768                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data     48526528                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total       78095296                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst     29568768                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total     29568768                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks     37109760                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total     37109760                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst       462012                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data       758227                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total         1220239                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks       579840                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total         579840                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst     128726402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     211258222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         339984624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst    128726402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total    128726402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks    161555797                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total        161555797                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks    161555797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst    128726402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    211258222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        501540421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts               1211341                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts               579726                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0         54341                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1         50459                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2         66552                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3         54569                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4        126843                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5        112212                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6        110654                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7         57696                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8         65053                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9         90827                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10       111458                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11        70038                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12        66514                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13        59471                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14        65737                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15        48917                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0         36929                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1         36315                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2         35962                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3         36895                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4         38127                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5         37173                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6         37391                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7         33885                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8         29847                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9         34460                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10        36280                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11        34609                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12        38509                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13        38675                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14        37758                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15        36911                       # Per bank write bursts
system.mem_ctrl.dram.totQLat              16650981250                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat             6056705000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat         39363625000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 13745.91                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            32495.91                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits               676297                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits              287690                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             55.83                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            49.63                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples       827080                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   138.593955                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   101.635647                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   163.023499                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127       488184     59.03%     59.03% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255       239455     28.95%     87.98% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383        46918      5.67%     93.65% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511        16923      2.05%     95.70% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639         9594      1.16%     96.86% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767         6121      0.74%     97.60% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895         4281      0.52%     98.11% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023         3410      0.41%     98.53% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151        12194      1.47%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total       827080                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead               77525824                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten            37102464                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW               337.505451                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW               161.524034                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     3.90                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 2.64                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                1.26                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                53.82                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 229702435000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy       3079774740                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy       1636939095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy      4521947640                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy     1527773940                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 18132494640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy  94232390310                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy   8852143200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   131983463565                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    574.584521                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  22131690000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF   7670260000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 199900485000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy       2825576460                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy       1501829505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy      4127027100                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy     1498395780                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 18132494640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy  92851710660                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy  10014820800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   130951854945                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    570.093456                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  25208242000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF   7670260000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 196823933000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 229702435000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             779038                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       579840                       # Transaction distribution
system.membus.trans_dist::CleanEvict           635484                       # Transaction distribution
system.membus.trans_dist::ReadExReq            441201                       # Transaction distribution
system.membus.trans_dist::ReadExResp           441201                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        779038                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port      3655802                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total      3655802                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3655802                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port    115205056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total    115205056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               115205056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1220239                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1220239    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1220239                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 229702435000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           753850750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy          610119500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
