<div id="pf58" class="pf w0 h0" data-page-no="58"><div class="pc pc58 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg58.png"/><div class="t m0 xac h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-40.<span class="_ _1a"> </span>PIT channel assignments for periodic DMA triggering</div><div class="t m0 xbd h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">PIT Channel<span class="_ _101"> </span>DMA Channel Number</div><div class="t m0 x2c h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">PIT Channel 0<span class="_ _102"> </span>DMA Channel 0</div><div class="t m0 x2c h7 y2f5 ff2 fs4 fc0 sc0 ls0 ws0">PIT Channel 1<span class="_ _102"> </span>DMA Channel 1</div><div class="t m0 x9 h1b y42b ff1 fsc fc0 sc0 ls0 ws0">3.8.2.2<span class="_ _b"> </span>PIT/ADC Triggers</div><div class="t m0 x9 hf y42c ff3 fs5 fc0 sc0 ls0 ws0">PIT triggers are selected as ADCx trigger sources using the SOPT7[ADCxTRGSEL] bits</div><div class="t m0 x9 hf y5da ff3 fs5 fc0 sc0 ls0 ws0">in the SIM module. For more details, refer to SIM chapter.</div><div class="t m0 x9 h1b y6a0 ff1 fsc fc0 sc0 ls0 ws0">3.8.2.3<span class="_ _b"> </span>PIT/TPM Triggers</div><div class="t m0 x9 hf y6a1 ff3 fs5 fc0 sc0 ls0 ws0">PIT triggers are selected as TPMx trigger sources using the TPMx_CONF[TRGSEL] bits</div><div class="t m0 x9 hf y6a2 ff3 fs5 fc0 sc0 ls0 ws0">in the TPM module. For more details, refer to TPM chapter.</div><div class="t m0 x9 h1b y6a3 ff1 fsc fc0 sc0 ls0 ws0">3.8.2.4<span class="_ _b"> </span>PIT/DAC Triggers</div><div class="t m0 x9 hf y6a4 ff3 fs5 fc0 sc0 ls0 ws0">PIT Channel 0 is configured as the DAC hardware trigger source. For more details, refer</div><div class="t m0 x9 hf y6a5 ff3 fs5 fc0 sc0 ls0 ws0">to DAC chapter.</div><div class="t m0 x9 he y6a6 ff1 fs1 fc0 sc0 ls0 ws0">3.8.3<span class="_ _b"> </span>Low-power timer configuration</div><div class="c x8c y6a7 w8 h20"><div class="t m2 xd9 h1a y5c2 ff2 fsb fc0 sc0 ls0 ws0">Signal multiplexing</div><div class="t m0 xab h1a y37c ff2 fsb fc0 sc0 ls0">Register</div><div class="t m0 xab h1a y37d ff2 fsb fc0 sc0 ls0">access</div><div class="t m0 xac h1a y37e ff2 fsb fc0 sc0 ls0">Peripheral</div><div class="t m0 xad h1a y37f ff2 fsb fc0 sc0 ls0">bridge</div><div class="t m0 x2a h1a y5c3 ff2 fsb fc0 sc0 ls0 ws0">Module signals</div><div class="t m0 x3d h19 y6a8 ff2 fsa fc0 sc0 ls0 ws0">Low-power timer</div></div><div class="t m0 x86 h9 y6a9 ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-26. LPT configuration</div><div class="t m0 x8 h9 y6aa ff1 fs2 fc0 sc0 ls0 ws0">Table 3-41.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y6ab ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x50 h7 y6ac ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _103"> </span>Low-power timer<span class="_ _104"> </span><span class="fc1">Low-power timer</span></div><div class="t m0 x1b h7 y6ad ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Timers</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">88<span class="_ _9"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf24b" data-dest-detail='[587,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:373.545000px;bottom:87.638700px;width:66.510000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
