

================================================================
== Synthesis Summary Report of 'hfilt'
================================================================
+ General Information: 
    * Date:           Fri Dec 15 15:25:29 2023
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        RCD_HLS
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    | Modules | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    | & Loops | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +---------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ hfilt  |     -|  0.14|        5|  50.000|         -|        6|     -|        no|     -|   -|  689 (~0%)|  3033 (5%)|    -|
    +---------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| dst       | out       | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
| src       | in        | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------------------------+
| Argument | Direction | Datatype                                                |
+----------+-----------+---------------------------------------------------------+
| src      | in        | stream<hls::axis<ap_uint<32>, 1, 1, 1, '8', false>, 0>& |
| dst      | out       | stream<hls::axis<ap_uint<32>, 1, 1, 1, '8', false>, 0>& |
+----------+-----------+---------------------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| src      | src          | interface |
| dst      | dst          | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-------------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-------------------------+-----+--------+-------------+-----+--------+---------+
| + hfilt                 | 0   |        |             |     |        |         |
|   add_ln67_fu_402_p2    |     |        | add_ln67    | add | fabric | 0       |
|   add_ln70_fu_423_p2    |     |        | add_ln70    | add | fabric | 0       |
|   add_ln75_fu_444_p2    |     |        | add_ln75    | add | fabric | 0       |
|   add_ln84_fu_904_p2    |     |        | add_ln84    | add | fabric | 0       |
|   add_ln83_1_fu_699_p2  |     |        | add_ln83_1  | add | fabric | 0       |
|   add_ln83_fu_920_p2    |     |        | add_ln83    | add | fabric | 0       |
|   empty_17_fu_1093_p2   |     |        | empty_17    | sub | fabric | 0       |
|   add_ln95_fu_969_p2    |     |        | add_ln95    | add | fabric | 0       |
|   add_ln94_1_fu_763_p2  |     |        | add_ln94_1  | add | fabric | 0       |
|   add_ln94_fu_985_p2    |     |        | add_ln94    | add | fabric | 0       |
|   empty_19_fu_1108_p2   |     |        | empty_19    | sub | fabric | 0       |
|   add_ln105_fu_1034_p2  |     |        | add_ln105   | add | fabric | 0       |
|   add_ln104_1_fu_827_p2 |     |        | add_ln104_1 | add | fabric | 0       |
|   add_ln104_fu_1050_p2  |     |        | add_ln104   | add | fabric | 0       |
|   empty_21_fu_1123_p2   |     |        | empty_21    | sub | fabric | 0       |
|   add_ln146_fu_1253_p2  |     |        | add_ln146   | add | fabric | 0       |
|   add_ln153_fu_1264_p2  |     |        | add_ln153   | add | fabric | 0       |
|   add_ln157_fu_1277_p2  |     |        | add_ln157   | add | fabric | 0       |
|   add_ln165_fu_1312_p2  |     |        | add_ln165   | add | fabric | 0       |
+-------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-----------------+--------+------+------+------+--------+-------------+--------+---------+------------------+
| Name            | Usage  | Type | BRAM | URAM | Pragma | Variable    | Impl   | Latency | Bitwidth, Depth, |
|                 |        |      |      |      |        |             |        |         | Banks            |
+-----------------+--------+------+------+------+--------+-------------+--------+---------+------------------+
| + hfilt         |        |      | 0    | 0    |        |             |        |         |                  |
|   selection_0_U | rom_2p |      |      |      |        | selection_0 | auto   | 1       | 2, 3, 1          |
|   buffer_r_U    | ram_2p |      |      |      | pragma | buffer_r    | lutram | 1       | 32, 3840, 1      |
|   selection_2_U | rom_2p |      |      |      |        | selection_2 | auto   | 1       | 2, 3, 1          |
|   selection_1_U | rom_2p |      |      |      |        | selection_1 | auto   | 1       | 2, 3, 1          |
+-----------------+--------+------+------+------+--------+-------------+--------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+-----------+------------------+--------------------------+---------------------------------------------------+
| Type      | Options          | Location                 | Messages                                          |
+-----------+------------------+--------------------------+---------------------------------------------------+
| interface | axis port = &src | ../hfilt.cpp:26 in hfilt | extra token before variable expression is ignored |
| interface | axis port = &dst | ../hfilt.cpp:27 in hfilt | extra token before variable expression is ignored |
+-----------+------------------+--------------------------+---------------------------------------------------+

* Valid Pragma Syntax
+--------------+-------------------------------------------------------+-------------------------------------+
| Type         | Options                                               | Location                            |
+--------------+-------------------------------------------------------+-------------------------------------+
| interface    | ap_ctrl_none port = return                            | ../hfilt.cpp:25 in hfilt            |
| pipeline     | II = 0                                                | ../hfilt.cpp:28 in hfilt            |
| bind_storage | variable=buffer[0] type=RAM_2P impl=lutram latency=-1 | ../hfilt.cpp:39 in hfilt, buffer[0] |
| bind_storage | variable=buffer[1] type=RAM_2P impl=lutram latency=-1 | ../hfilt.cpp:40 in hfilt, buffer[1] |
| bind_storage | variable=buffer[2] type=RAM_2P impl=lutram latency=-1 | ../hfilt.cpp:41 in hfilt, buffer[2] |
+--------------+-------------------------------------------------------+-------------------------------------+


