Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov 28 14:16:45 2022
| Host         : DESKTOP-OJK9U19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file l5_top_timing_summary_routed.rpt -pb l5_top_timing_summary_routed.pb -rpx l5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : l5_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   7           
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (5)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw_d/z_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw_n/z_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw_q/z_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw_r/z_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.408        0.000                      0                  134        0.162        0.000                      0                  134        4.500        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.408        0.000                      0                  134        0.162        0.000                      0                  134        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 sw_n/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_n/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 2.095ns (58.735%)  route 1.472ns (41.265%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.626     5.147    sw_n/CLK
    SLICE_X61Y31         FDCE                                         r  sw_n/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  sw_n/count_reg[2]/Q
                         net (fo=1, routed)           0.614     6.218    sw_n/count[2]
    SLICE_X60Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.875 r  sw_n/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.875    sw_n/count0_carry_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.992 r  sw_n/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    sw_n/count0_carry__0_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  sw_n/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.109    sw_n/count0_carry__1_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  sw_n/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.226    sw_n/count0_carry__2_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.343 r  sw_n/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.343    sw_n/count0_carry__3_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.562 r  sw_n/count0_carry__4/O[0]
                         net (fo=1, routed)           0.857     8.419    sw_n/count0[21]
    SLICE_X61Y36         LUT6 (Prop_lut6_I1_O)        0.295     8.714 r  sw_n/count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.714    sw_n/p_0_in[21]
    SLICE_X61Y36         FDCE                                         r  sw_n/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.513    14.854    sw_n/CLK
    SLICE_X61Y36         FDCE                                         r  sw_n/count_reg[21]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y36         FDCE (Setup_fdce_C_D)        0.029    15.122    sw_n/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 sw_b/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_b/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 2.095ns (58.731%)  route 1.472ns (41.269%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.559     5.080    sw_b/CLK
    SLICE_X55Y30         FDCE                                         r  sw_b/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  sw_b/count_reg[2]/Q
                         net (fo=1, routed)           0.615     6.151    sw_b/count[2]
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.808 r  sw_b/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.808    sw_b/count0_carry_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.925 r  sw_b/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.925    sw_b/count0_carry__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.042 r  sw_b/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.042    sw_b/count0_carry__1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.159 r  sw_b/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.159    sw_b/count0_carry__2_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.276 r  sw_b/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.276    sw_b/count0_carry__3_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.495 r  sw_b/count0_carry__4/O[0]
                         net (fo=1, routed)           0.857     8.352    sw_b/count0_carry__4_n_7
    SLICE_X55Y35         LUT6 (Prop_lut6_I1_O)        0.295     8.647 r  sw_b/count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.647    sw_b/count[21]_i_1_n_0
    SLICE_X55Y35         FDCE                                         r  sw_b/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.447    14.788    sw_b/CLK
    SLICE_X55Y35         FDCE                                         r  sw_b/count_reg[21]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X55Y35         FDCE (Setup_fdce_C_D)        0.029    15.056    sw_b/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 sw_n/z_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 1.058ns (30.434%)  route 2.418ns (69.565%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.632     5.153    sw_n/CLK
    SLICE_X61Y36         FDCE                                         r  sw_n/z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  sw_n/z_reg/Q
                         net (fo=4, routed)           0.941     6.550    sw_q/n_db
    SLICE_X58Y36         LUT4 (Prop_lut4_I2_O)        0.152     6.702 r  sw_q/state[3]_i_4/O
                         net (fo=4, routed)           0.797     7.500    register/state_reg[2]_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I3_O)        0.326     7.826 r  register/state[2]_i_2/O
                         net (fo=1, routed)           0.680     8.506    register/state[2]_i_2_n_0
    SLICE_X56Y36         LUT2 (Prop_lut2_I0_O)        0.124     8.630 r  register/state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.630    register/state[2]_i_1_n_0
    SLICE_X56Y36         FDRE                                         r  register/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.448    14.789    register/CLK
    SLICE_X56Y36         FDRE                                         r  register/state_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y36         FDRE (Setup_fdre_C_D)        0.077    15.091    register/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 sw_r/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_r/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 2.107ns (60.268%)  route 1.389ns (39.732%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.625     5.146    sw_r/CLK
    SLICE_X59Y30         FDCE                                         r  sw_r/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  sw_r/count_reg[2]/Q
                         net (fo=1, routed)           0.763     6.366    sw_r/count[2]
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.040 r  sw_r/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.040    sw_r/count0_carry_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  sw_r/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.154    sw_r/count0_carry__0_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  sw_r/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.268    sw_r/count0_carry__1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  sw_r/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.382    sw_r/count0_carry__2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  sw_r/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.496    sw_r/count0_carry__3_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.718 r  sw_r/count0_carry__4/O[0]
                         net (fo=1, routed)           0.626     8.343    sw_r/count0_carry__4_n_7
    SLICE_X59Y35         LUT6 (Prop_lut6_I1_O)        0.299     8.642 r  sw_r/count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.642    sw_r/count[21]_i_1_n_0
    SLICE_X59Y35         FDCE                                         r  sw_r/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.513    14.854    sw_r/CLK
    SLICE_X59Y35         FDCE                                         r  sw_r/count_reg[21]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y35         FDCE (Setup_fdce_C_D)        0.029    15.122    sw_r/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.487ns  (required time - arrival time)
  Source:                 sw_r/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_r/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.863ns (53.420%)  route 1.624ns (46.580%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.625     5.146    sw_r/CLK
    SLICE_X59Y30         FDCE                                         r  sw_r/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  sw_r/count_reg[2]/Q
                         net (fo=1, routed)           0.763     6.366    sw_r/count[2]
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.040 r  sw_r/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.040    sw_r/count0_carry_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  sw_r/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.154    sw_r/count0_carry__0_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.467 r  sw_r/count0_carry__1/O[3]
                         net (fo=1, routed)           0.861     8.328    sw_r/count0_carry__1_n_4
    SLICE_X59Y32         LUT6 (Prop_lut6_I1_O)        0.306     8.634 r  sw_r/count[12]_i_1/O
                         net (fo=1, routed)           0.000     8.634    sw_r/count[12]_i_1_n_0
    SLICE_X59Y32         FDCE                                         r  sw_r/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.510    14.851    sw_r/CLK
    SLICE_X59Y32         FDCE                                         r  sw_r/count_reg[12]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y32         FDCE (Setup_fdce_C_D)        0.031    15.121    sw_r/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                  6.487    

Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 sw_r/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_r/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 2.091ns (60.044%)  route 1.391ns (39.956%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.625     5.146    sw_r/CLK
    SLICE_X59Y30         FDCE                                         r  sw_r/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  sw_r/count_reg[2]/Q
                         net (fo=1, routed)           0.763     6.366    sw_r/count[2]
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.040 r  sw_r/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.040    sw_r/count0_carry_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  sw_r/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.154    sw_r/count0_carry__0_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  sw_r/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.268    sw_r/count0_carry__1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  sw_r/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.382    sw_r/count0_carry__2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.695 r  sw_r/count0_carry__3/O[3]
                         net (fo=1, routed)           0.628     8.323    sw_r/count0_carry__3_n_4
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.306     8.629 r  sw_r/count[20]_i_1/O
                         net (fo=1, routed)           0.000     8.629    sw_r/count[20]_i_1_n_0
    SLICE_X59Y34         FDCE                                         r  sw_r/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.512    14.853    sw_r/CLK
    SLICE_X59Y34         FDCE                                         r  sw_r/count_reg[20]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X59Y34         FDCE (Setup_fdce_C_D)        0.032    15.124    sw_r/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  6.495    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 sw_d/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_d/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 1.978ns (57.090%)  route 1.487ns (42.910%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.629     5.150    sw_d/CLK
    SLICE_X65Y32         FDCE                                         r  sw_d/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  sw_d/count_reg[2]/Q
                         net (fo=1, routed)           0.629     6.235    sw_d/count[2]
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.892 r  sw_d/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.892    sw_d/count0_carry_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  sw_d/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.009    sw_d/count0_carry__0_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  sw_d/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.126    sw_d/count0_carry__1_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  sw_d/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.243    sw_d/count0_carry__2_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.462 r  sw_d/count0_carry__3/O[0]
                         net (fo=1, routed)           0.857     8.320    sw_d/count0_carry__3_n_7
    SLICE_X65Y36         LUT6 (Prop_lut6_I1_O)        0.295     8.615 r  sw_d/count[17]_i_1/O
                         net (fo=1, routed)           0.000     8.615    sw_d/count[17]_i_1_n_0
    SLICE_X65Y36         FDCE                                         r  sw_d/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.514    14.855    sw_d/CLK
    SLICE_X65Y36         FDCE                                         r  sw_d/count_reg[17]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X65Y36         FDCE (Setup_fdce_C_D)        0.029    15.123    sw_d/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.523ns  (required time - arrival time)
  Source:                 sw_r/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_r/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 2.109ns (61.061%)  route 1.345ns (38.939%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.625     5.146    sw_r/CLK
    SLICE_X59Y30         FDCE                                         r  sw_r/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  sw_r/count_reg[2]/Q
                         net (fo=1, routed)           0.763     6.366    sw_r/count[2]
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.040 r  sw_r/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.040    sw_r/count0_carry_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  sw_r/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.154    sw_r/count0_carry__0_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  sw_r/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.268    sw_r/count0_carry__1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  sw_r/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.382    sw_r/count0_carry__2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.716 r  sw_r/count0_carry__3/O[1]
                         net (fo=1, routed)           0.581     8.297    sw_r/count0_carry__3_n_6
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.303     8.600 r  sw_r/count[18]_i_1/O
                         net (fo=1, routed)           0.000     8.600    sw_r/count[18]_i_1_n_0
    SLICE_X59Y34         FDCE                                         r  sw_r/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.512    14.853    sw_r/CLK
    SLICE_X59Y34         FDCE                                         r  sw_r/count_reg[18]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X59Y34         FDCE (Setup_fdce_C_D)        0.031    15.123    sw_r/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  6.523    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 sw_r/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_r/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 1.993ns (57.901%)  route 1.449ns (42.099%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.625     5.146    sw_r/CLK
    SLICE_X59Y30         FDCE                                         r  sw_r/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  sw_r/count_reg[2]/Q
                         net (fo=1, routed)           0.763     6.366    sw_r/count[2]
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.040 r  sw_r/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.040    sw_r/count0_carry_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  sw_r/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.154    sw_r/count0_carry__0_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  sw_r/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.268    sw_r/count0_carry__1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  sw_r/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.382    sw_r/count0_carry__2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.604 r  sw_r/count0_carry__3/O[0]
                         net (fo=1, routed)           0.686     8.289    sw_r/count0_carry__3_n_7
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.299     8.588 r  sw_r/count[17]_i_1/O
                         net (fo=1, routed)           0.000     8.588    sw_r/count[17]_i_1_n_0
    SLICE_X59Y34         FDCE                                         r  sw_r/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.512    14.853    sw_r/CLK
    SLICE_X59Y34         FDCE                                         r  sw_r/count_reg[17]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X59Y34         FDCE (Setup_fdce_C_D)        0.029    15.121    sw_r/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 sw_r/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_r/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 2.223ns (65.345%)  route 1.179ns (34.655%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.625     5.146    sw_r/CLK
    SLICE_X59Y30         FDCE                                         r  sw_r/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  sw_r/count_reg[2]/Q
                         net (fo=1, routed)           0.763     6.366    sw_r/count[2]
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.040 r  sw_r/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.040    sw_r/count0_carry_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  sw_r/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.154    sw_r/count0_carry__0_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  sw_r/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.268    sw_r/count0_carry__1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  sw_r/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.382    sw_r/count0_carry__2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  sw_r/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.496    sw_r/count0_carry__3_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.830 r  sw_r/count0_carry__4/O[1]
                         net (fo=1, routed)           0.415     8.245    sw_r/count0_carry__4_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I1_O)        0.303     8.548 r  sw_r/count[22]_i_1/O
                         net (fo=1, routed)           0.000     8.548    sw_r/count[22]_i_1_n_0
    SLICE_X59Y35         FDCE                                         r  sw_r/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.513    14.854    sw_r/CLK
    SLICE_X59Y35         FDCE                                         r  sw_r/count_reg[22]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y35         FDCE (Setup_fdce_C_D)        0.031    15.124    sw_r/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                  6.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 register/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.564     1.447    register/CLK
    SLICE_X57Y36         FDRE                                         r  register/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  register/state_reg[3]/Q
                         net (fo=5, routed)           0.109     1.697    register/currentState[3]
    SLICE_X56Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.742 r  register/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.742    register/state[2]_i_1_n_0
    SLICE_X56Y36         FDRE                                         r  register/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.832     1.959    register/CLK
    SLICE_X56Y36         FDRE                                         r  register/state_reg[2]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X56Y36         FDRE (Hold_fdre_C_D)         0.120     1.580    register/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 register/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.185%)  route 0.113ns (37.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.564     1.447    register/CLK
    SLICE_X57Y36         FDRE                                         r  register/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  register/state_reg[3]/Q
                         net (fo=5, routed)           0.113     1.701    register/currentState[3]
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.045     1.746 r  register/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.746    register/p_0_out[0]
    SLICE_X56Y36         FDRE                                         r  register/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.832     1.959    register/CLK
    SLICE_X56Y36         FDRE                                         r  register/state_reg[0]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X56Y36         FDRE (Hold_fdre_C_D)         0.121     1.581    register/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 register/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.226ns (74.316%)  route 0.078ns (25.684%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.564     1.447    register/CLK
    SLICE_X57Y36         FDRE                                         r  register/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  register/state_reg[3]/Q
                         net (fo=5, routed)           0.078     1.666    register/currentState[3]
    SLICE_X57Y36         MUXF7 (Prop_muxf7_S_O)       0.085     1.751 r  register/state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.751    register/p_0_out[3]
    SLICE_X57Y36         FDRE                                         r  register/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.832     1.959    register/CLK
    SLICE_X57Y36         FDRE                                         r  register/state_reg[3]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y36         FDRE (Hold_fdre_C_D)         0.105     1.552    register/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 sw_n/held_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_n/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.146%)  route 0.171ns (47.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.474    sw_n/CLK
    SLICE_X62Y35         FDCE                                         r  sw_n/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  sw_n/held_reg/Q
                         net (fo=26, routed)          0.171     1.786    sw_n/held
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  sw_n/count[19]_i_1/O
                         net (fo=1, routed)           0.000     1.831    sw_n/p_0_in[19]
    SLICE_X61Y35         FDCE                                         r  sw_n/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.859     1.986    sw_n/CLK
    SLICE_X61Y35         FDCE                                         r  sw_n/count_reg[19]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X61Y35         FDCE (Hold_fdce_C_D)         0.092     1.600    sw_n/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 sw_n/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_n/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.282%)  route 0.157ns (45.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.590     1.473    sw_n/CLK
    SLICE_X61Y36         FDCE                                         r  sw_n/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  sw_n/count_reg[23]/Q
                         net (fo=27, routed)          0.157     1.771    sw_n/count[23]
    SLICE_X61Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.816 r  sw_n/count[18]_i_1/O
                         net (fo=1, routed)           0.000     1.816    sw_n/p_0_in[18]
    SLICE_X61Y35         FDCE                                         r  sw_n/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.859     1.986    sw_n/CLK
    SLICE_X61Y35         FDCE                                         r  sw_n/count_reg[18]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X61Y35         FDCE (Hold_fdce_C_D)         0.092     1.580    sw_n/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 sw_n/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_n/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.124%)  route 0.158ns (45.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.590     1.473    sw_n/CLK
    SLICE_X61Y36         FDCE                                         r  sw_n/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  sw_n/count_reg[23]/Q
                         net (fo=27, routed)          0.158     1.772    sw_n/count[23]
    SLICE_X61Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  sw_n/count[17]_i_1/O
                         net (fo=1, routed)           0.000     1.817    sw_n/p_0_in[17]
    SLICE_X61Y35         FDCE                                         r  sw_n/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.859     1.986    sw_n/CLK
    SLICE_X61Y35         FDCE                                         r  sw_n/count_reg[17]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X61Y35         FDCE (Hold_fdce_C_D)         0.091     1.579    sw_n/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sw_q/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_q/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.032%)  route 0.158ns (45.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.564     1.447    sw_q/CLK
    SLICE_X57Y34         FDCE                                         r  sw_q/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  sw_q/count_reg[22]/Q
                         net (fo=27, routed)          0.158     1.746    sw_q/count[22]
    SLICE_X57Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  sw_q/count[20]_i_1/O
                         net (fo=1, routed)           0.000     1.791    sw_q/count[20]_i_1_n_0
    SLICE_X57Y33         FDCE                                         r  sw_q/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.830     1.957    sw_q/CLK
    SLICE_X57Y33         FDCE                                         r  sw_q/count_reg[20]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X57Y33         FDCE (Hold_fdce_C_D)         0.092     1.552    sw_q/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sw_q/held_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_q/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.939%)  route 0.140ns (40.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.564     1.447    sw_q/CLK
    SLICE_X56Y34         FDCE                                         r  sw_q/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.164     1.611 f  sw_q/held_reg/Q
                         net (fo=26, routed)          0.140     1.751    sw_q/held
    SLICE_X57Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  sw_q/count[21]_i_1/O
                         net (fo=1, routed)           0.000     1.796    sw_q/count[21]_i_1_n_0
    SLICE_X57Y34         FDCE                                         r  sw_q/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.831     1.958    sw_q/CLK
    SLICE_X57Y34         FDCE                                         r  sw_q/count_reg[21]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X57Y34         FDCE (Hold_fdce_C_D)         0.091     1.551    sw_q/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sw_q/held_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_q/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.768%)  route 0.141ns (40.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.564     1.447    sw_q/CLK
    SLICE_X56Y34         FDCE                                         r  sw_q/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.164     1.611 f  sw_q/held_reg/Q
                         net (fo=26, routed)          0.141     1.752    sw_q/held
    SLICE_X57Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  sw_q/count[22]_i_1/O
                         net (fo=1, routed)           0.000     1.797    sw_q/count[22]_i_1_n_0
    SLICE_X57Y34         FDCE                                         r  sw_q/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.831     1.958    sw_q/CLK
    SLICE_X57Y34         FDCE                                         r  sw_q/count_reg[22]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X57Y34         FDCE (Hold_fdce_C_D)         0.092     1.552    sw_q/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sw_r/held_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_r/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.269%)  route 0.184ns (49.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.474    sw_r/CLK
    SLICE_X62Y34         FDCE                                         r  sw_r/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  sw_r/held_reg/Q
                         net (fo=26, routed)          0.184     1.799    sw_r/held
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  sw_r/count[19]_i_1/O
                         net (fo=1, routed)           0.000     1.844    sw_r/count[19]_i_1_n_0
    SLICE_X59Y34         FDCE                                         r  sw_r/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.858     1.985    sw_r/CLK
    SLICE_X59Y34         FDCE                                         r  sw_r/count_reg[19]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X59Y34         FDCE (Hold_fdce_C_D)         0.092     1.599    sw_r/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y36   register/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y36   register/state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y36   register/state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y36   register/state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y29   sw_b/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y32   sw_b/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y32   sw_b/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y32   sw_b/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y33   sw_b/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y36   register/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y36   register/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y36   register/state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y36   register/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y36   register/state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y36   register/state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y36   register/state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y36   register/state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   sw_b/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   sw_b/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y36   register/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y36   register/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y36   register/state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y36   register/state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y36   register/state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y36   register/state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y36   register/state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y36   register/state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   sw_b/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   sw_b/count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 register/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.419ns  (logic 4.313ns (45.789%)  route 5.106ns (54.211%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.566     5.087    register/CLK
    SLICE_X57Y36         FDRE                                         r  register/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  register/state_reg[1]/Q
                         net (fo=7, routed)           0.969     6.512    register/currentState[1]
    SLICE_X56Y36         LUT4 (Prop_lut4_I3_O)        0.148     6.660 r  register/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.137    10.797    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.709    14.506 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.506    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_q/z_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/Q_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.044ns  (logic 0.456ns (43.676%)  route 0.588ns (56.324%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.566     5.087    sw_q/CLK
    SLICE_X57Y35         FDCE                                         r  sw_q/z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  sw_q/z_reg/Q
                         net (fo=5, routed)           0.588     6.131    filter/q_db
    SLICE_X58Y36         LDCE                                         r  filter/Q_out_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_q/z_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/Q_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.564     1.447    sw_q/CLK
    SLICE_X57Y35         FDCE                                         r  sw_q/z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  sw_q/z_reg/Q
                         net (fo=5, routed)           0.279     1.867    filter/q_db
    SLICE_X58Y36         LDCE                                         r  filter/Q_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.119ns  (logic 1.461ns (46.832%)  route 1.659ns (53.168%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.564     1.447    register/CLK
    SLICE_X57Y36         FDRE                                         r  register/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  register/state_reg[3]/Q
                         net (fo=5, routed)           0.109     1.697    register/currentState[3]
    SLICE_X56Y36         LUT4 (Prop_lut4_I2_O)        0.048     1.745 r  register/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.549     3.295    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.272     4.567 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.567    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           269 Endpoints
Min Delay           269 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            sw_q/z_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.890ns  (logic 1.481ns (25.140%)  route 4.409ns (74.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  R_IBUF_inst/O
                         net (fo=157, routed)         4.409     5.890    sw_q/R_IBUF
    SLICE_X57Y35         FDCE                                         f  sw_q/z_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.448     4.789    sw_q/CLK
    SLICE_X57Y35         FDCE                                         r  sw_q/z_reg/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            sw_q/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.600ns  (logic 1.481ns (26.444%)  route 4.119ns (73.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  R_IBUF_inst/O
                         net (fo=157, routed)         4.119     5.600    sw_q/R_IBUF
    SLICE_X57Y34         FDCE                                         f  sw_q/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.447     4.788    sw_q/CLK
    SLICE_X57Y34         FDCE                                         r  sw_q/count_reg[21]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            sw_q/count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.600ns  (logic 1.481ns (26.444%)  route 4.119ns (73.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  R_IBUF_inst/O
                         net (fo=157, routed)         4.119     5.600    sw_q/R_IBUF
    SLICE_X57Y34         FDCE                                         f  sw_q/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.447     4.788    sw_q/CLK
    SLICE_X57Y34         FDCE                                         r  sw_q/count_reg[22]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            sw_q/count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.600ns  (logic 1.481ns (26.444%)  route 4.119ns (73.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  R_IBUF_inst/O
                         net (fo=157, routed)         4.119     5.600    sw_q/R_IBUF
    SLICE_X57Y34         FDCE                                         f  sw_q/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.447     4.788    sw_q/CLK
    SLICE_X57Y34         FDCE                                         r  sw_q/count_reg[23]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            sw_q/held_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.600ns  (logic 1.481ns (26.444%)  route 4.119ns (73.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  R_IBUF_inst/O
                         net (fo=157, routed)         4.119     5.600    sw_q/R_IBUF
    SLICE_X56Y34         FDCE                                         f  sw_q/held_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.447     4.788    sw_q/CLK
    SLICE_X56Y34         FDCE                                         r  sw_q/held_reg/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            sw_q/count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.444ns  (logic 1.481ns (27.200%)  route 3.963ns (72.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  R_IBUF_inst/O
                         net (fo=157, routed)         3.963     5.444    sw_q/R_IBUF
    SLICE_X57Y33         FDCE                                         f  sw_q/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.446     4.787    sw_q/CLK
    SLICE_X57Y33         FDCE                                         r  sw_q/count_reg[17]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            sw_q/count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.444ns  (logic 1.481ns (27.200%)  route 3.963ns (72.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  R_IBUF_inst/O
                         net (fo=157, routed)         3.963     5.444    sw_q/R_IBUF
    SLICE_X57Y33         FDCE                                         f  sw_q/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.446     4.787    sw_q/CLK
    SLICE_X57Y33         FDCE                                         r  sw_q/count_reg[18]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            sw_q/count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.444ns  (logic 1.481ns (27.200%)  route 3.963ns (72.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  R_IBUF_inst/O
                         net (fo=157, routed)         3.963     5.444    sw_q/R_IBUF
    SLICE_X57Y33         FDCE                                         f  sw_q/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.446     4.787    sw_q/CLK
    SLICE_X57Y33         FDCE                                         r  sw_q/count_reg[19]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            sw_q/count_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.444ns  (logic 1.481ns (27.200%)  route 3.963ns (72.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  R_IBUF_inst/O
                         net (fo=157, routed)         3.963     5.444    sw_q/R_IBUF
    SLICE_X57Y33         FDCE                                         f  sw_q/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.446     4.787    sw_q/CLK
    SLICE_X57Y33         FDCE                                         r  sw_q/count_reg[20]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            sw_r/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.434ns  (logic 1.481ns (27.251%)  route 3.953ns (72.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  R_IBUF_inst/O
                         net (fo=157, routed)         3.953     5.434    sw_r/R_IBUF
    SLICE_X59Y35         FDCE                                         f  sw_r/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.513     4.854    sw_r/CLK
    SLICE_X59Y35         FDCE                                         r  sw_r/count_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filter/Q_out_reg/G
                            (positive level-sensitive latch)
  Destination:            register/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.315ns (42.717%)  route 0.422ns (57.283%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         LDCE                         0.000     0.000 r  filter/Q_out_reg/G
    SLICE_X58Y36         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  filter/Q_out_reg/Q
                         net (fo=5, routed)           0.369     0.594    register/q_filtered
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.639 r  register/state[0]_i_2/O
                         net (fo=1, routed)           0.054     0.692    register/state[0]_i_2_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.737 r  register/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.737    register/p_0_out[0]
    SLICE_X56Y36         FDRE                                         r  register/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.832     1.959    register/CLK
    SLICE_X56Y36         FDRE                                         r  register/state_reg[0]/C

Slack:                    inf
  Source:                 filter/Q_out_reg/G
                            (positive level-sensitive latch)
  Destination:            register/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.332ns (43.719%)  route 0.427ns (56.281%))
  Logic Levels:           3  (LDCE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         LDCE                         0.000     0.000 r  filter/Q_out_reg/G
    SLICE_X58Y36         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  filter/Q_out_reg/Q
                         net (fo=5, routed)           0.427     0.652    register/q_filtered
    SLICE_X57Y36         LUT6 (Prop_lut6_I3_O)        0.045     0.697 r  register/state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.697    register/state[3]_i_2_n_0
    SLICE_X57Y36         MUXF7 (Prop_muxf7_I0_O)      0.062     0.759 r  register/state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.759    register/p_0_out[3]
    SLICE_X57Y36         FDRE                                         r  register/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.832     1.959    register/CLK
    SLICE_X57Y36         FDRE                                         r  register/state_reg[3]/C

Slack:                    inf
  Source:                 filter/Q_out_reg/G
                            (positive level-sensitive latch)
  Destination:            register/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.315ns (37.749%)  route 0.519ns (62.251%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         LDCE                         0.000     0.000 r  filter/Q_out_reg/G
    SLICE_X58Y36         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  filter/Q_out_reg/Q
                         net (fo=5, routed)           0.438     0.663    register/q_filtered
    SLICE_X57Y36         LUT6 (Prop_lut6_I2_O)        0.045     0.708 r  register/state[1]_i_2/O
                         net (fo=1, routed)           0.082     0.789    register/state[1]_i_2_n_0
    SLICE_X57Y36         LUT2 (Prop_lut2_I0_O)        0.045     0.834 r  register/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.834    register/state[1]_i_1_n_0
    SLICE_X57Y36         FDRE                                         r  register/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.832     1.959    register/CLK
    SLICE_X57Y36         FDRE                                         r  register/state_reg[1]/C

Slack:                    inf
  Source:                 N
                            (input port)
  Destination:            sw_n/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.263ns (29.849%)  route 0.617ns (70.151%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  N (IN)
                         net (fo=0)                   0.000     0.000    N
    V5                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  N_IBUF_inst/O
                         net (fo=27, routed)          0.617     0.835    sw_n/N_IBUF
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.880 r  sw_n/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.880    sw_n/p_0_in[0]
    SLICE_X62Y31         FDCE                                         r  sw_n/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.857     1.984    sw_n/CLK
    SLICE_X62Y31         FDCE                                         r  sw_n/count_reg[0]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            sw_d/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.249ns (27.627%)  route 0.651ns (72.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    V8                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  R_IBUF_inst/O
                         net (fo=157, routed)         0.651     0.900    sw_d/R_IBUF
    SLICE_X65Y34         FDCE                                         f  sw_d/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.860     1.987    sw_d/CLK
    SLICE_X65Y34         FDCE                                         r  sw_d/count_reg[10]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            sw_d/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.249ns (27.627%)  route 0.651ns (72.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    V8                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  R_IBUF_inst/O
                         net (fo=157, routed)         0.651     0.900    sw_d/R_IBUF
    SLICE_X65Y34         FDCE                                         f  sw_d/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.860     1.987    sw_d/CLK
    SLICE_X65Y34         FDCE                                         r  sw_d/count_reg[11]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            sw_d/count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.249ns (27.627%)  route 0.651ns (72.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    V8                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  R_IBUF_inst/O
                         net (fo=157, routed)         0.651     0.900    sw_d/R_IBUF
    SLICE_X65Y34         FDCE                                         f  sw_d/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.860     1.987    sw_d/CLK
    SLICE_X65Y34         FDCE                                         r  sw_d/count_reg[12]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            sw_d/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.249ns (27.627%)  route 0.651ns (72.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    V8                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  R_IBUF_inst/O
                         net (fo=157, routed)         0.651     0.900    sw_d/R_IBUF
    SLICE_X65Y34         FDCE                                         f  sw_d/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.860     1.987    sw_d/CLK
    SLICE_X65Y34         FDCE                                         r  sw_d/count_reg[9]/C

Slack:                    inf
  Source:                 filter/Q_out_reg/G
                            (positive level-sensitive latch)
  Destination:            register/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.315ns (34.863%)  route 0.589ns (65.137%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         LDCE                         0.000     0.000 r  filter/Q_out_reg/G
    SLICE_X58Y36         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  filter/Q_out_reg/Q
                         net (fo=5, routed)           0.360     0.585    register/q_filtered
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.045     0.630 r  register/state[2]_i_2/O
                         net (fo=1, routed)           0.229     0.859    register/state[2]_i_2_n_0
    SLICE_X56Y36         LUT2 (Prop_lut2_I0_O)        0.045     0.904 r  register/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.904    register/state[2]_i_1_n_0
    SLICE_X56Y36         FDRE                                         r  register/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.832     1.959    register/CLK
    SLICE_X56Y36         FDRE                                         r  register/state_reg[2]/C

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            sw_d/held_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.245ns (25.846%)  route 0.702ns (74.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    U7                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  D_IBUF_inst/O
                         net (fo=27, routed)          0.702     0.946    sw_d/D_IBUF
    SLICE_X62Y33         FDCE                                         r  sw_d/held_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.859     1.986    sw_d/CLK
    SLICE_X62Y33         FDCE                                         r  sw_d/held_reg/C





