<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1296' type='llvm::SDValue llvm::SelectionDAG::getTargetInsertSubreg(int SRIdx, const llvm::SDLoc &amp; DL, llvm::EVT VT, llvm::SDValue Operand, llvm::SDValue Subreg)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1295'>/// A convenience function for creating TargetInstrInfo::INSERT_SUBREG nodes.</doc>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='8121' ll='8127' type='llvm::SDValue llvm::SelectionDAG::getTargetInsertSubreg(int SRIdx, const llvm::SDLoc &amp; DL, llvm::EVT VT, llvm::SDValue Operand, llvm::SDValue Subreg)'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='8119'>/// getTargetInsertSubreg - A convenience function for creating
/// TargetOpcode::INSERT_SUBREG nodes.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4602' u='c' c='_ZNK4llvm21AArch64TargetLowering14LowerFCOPYSIGNENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4604' u='c' c='_ZNK4llvm21AArch64TargetLowering14LowerFCOPYSIGNENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp' l='895' u='c' c='_ZNK4llvm21HexagonTargetLowering21insertHvxSubvectorRegENS_7SDValueES1_S1_RKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='3858' u='c' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10tryVPTESTMEPN4llvm6SDNodeENS1_7SDValueES4_'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='3862' u='c' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10tryVPTESTMEPN4llvm6SDNodeENS1_7SDValueES4_'/>
