
stm32f103vct6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b38  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000348  08009d28  08009d28  00019d28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a070  0800a070  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800a070  0800a070  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a070  0800a070  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a070  0800a070  0001a070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a074  0800a074  0001a074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a078  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003028  200001e4  0800a25c  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000320c  0800a25c  0002320c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a6a9  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000055fc  00000000  00000000  0004a8b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001d98  00000000  00000000  0004feb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001b20  00000000  00000000  00051c50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000321d6  00000000  00000000  00053770  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001c2cc  00000000  00000000  00085946  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001215c4  00000000  00000000  000a1c12  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001c31d6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000824c  00000000  00000000  001c3254  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200001e4 	.word	0x200001e4
 800020c:	00000000 	.word	0x00000000
 8000210:	08009d10 	.word	0x08009d10

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200001e8 	.word	0x200001e8
 800022c:	08009d10 	.word	0x08009d10

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000240:	b480      	push	{r7}
 8000242:	af00      	add	r7, sp, #0
	ulHighFrequencyTimerTicks = 0ul;
 8000244:	4b03      	ldr	r3, [pc, #12]	; (8000254 <configureTimerForRunTimeStats+0x14>)
 8000246:	2200      	movs	r2, #0
 8000248:	601a      	str	r2, [r3, #0]
}
 800024a:	bf00      	nop
 800024c:	46bd      	mov	sp, r7
 800024e:	bc80      	pop	{r7}
 8000250:	4770      	bx	lr
 8000252:	bf00      	nop
 8000254:	20002808 	.word	0x20002808

08000258 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
return ulHighFrequencyTimerTicks;
 800025c:	4b02      	ldr	r3, [pc, #8]	; (8000268 <getRunTimeCounterValue+0x10>)
 800025e:	681b      	ldr	r3, [r3, #0]
}
 8000260:	4618      	mov	r0, r3
 8000262:	46bd      	mov	sp, r7
 8000264:	bc80      	pop	{r7}
 8000266:	4770      	bx	lr
 8000268:	20002808 	.word	0x20002808

0800026c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800026c:	b480      	push	{r7}
 800026e:	b085      	sub	sp, #20
 8000270:	af00      	add	r7, sp, #0
 8000272:	60f8      	str	r0, [r7, #12]
 8000274:	60b9      	str	r1, [r7, #8]
 8000276:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000278:	68fb      	ldr	r3, [r7, #12]
 800027a:	4a06      	ldr	r2, [pc, #24]	; (8000294 <vApplicationGetIdleTaskMemory+0x28>)
 800027c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800027e:	68bb      	ldr	r3, [r7, #8]
 8000280:	4a05      	ldr	r2, [pc, #20]	; (8000298 <vApplicationGetIdleTaskMemory+0x2c>)
 8000282:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	2280      	movs	r2, #128	; 0x80
 8000288:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800028a:	bf00      	nop
 800028c:	3714      	adds	r7, #20
 800028e:	46bd      	mov	sp, r7
 8000290:	bc80      	pop	{r7}
 8000292:	4770      	bx	lr
 8000294:	20000200 	.word	0x20000200
 8000298:	20000260 	.word	0x20000260

0800029c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800029c:	b5b0      	push	{r4, r5, r7, lr}
 800029e:	b09c      	sub	sp, #112	; 0x70
 80002a0:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 512);
 80002a2:	4b27      	ldr	r3, [pc, #156]	; (8000340 <MX_FREERTOS_Init+0xa4>)
 80002a4:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80002a8:	461d      	mov	r5, r3
 80002aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002ae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80002b2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80002b6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80002ba:	2100      	movs	r1, #0
 80002bc:	4618      	mov	r0, r3
 80002be:	f006 fac5 	bl	800684c <osThreadCreate>
 80002c2:	4602      	mov	r2, r0
 80002c4:	4b1f      	ldr	r3, [pc, #124]	; (8000344 <MX_FREERTOS_Init+0xa8>)
 80002c6:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityNormal, 0, 512);
 80002c8:	4b1f      	ldr	r3, [pc, #124]	; (8000348 <MX_FREERTOS_Init+0xac>)
 80002ca:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80002ce:	461d      	mov	r5, r3
 80002d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002d4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80002d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 80002dc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80002e0:	2100      	movs	r1, #0
 80002e2:	4618      	mov	r0, r3
 80002e4:	f006 fab2 	bl	800684c <osThreadCreate>
 80002e8:	4602      	mov	r2, r0
 80002ea:	4b18      	ldr	r3, [pc, #96]	; (800034c <MX_FREERTOS_Init+0xb0>)
 80002ec:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, StartTask03, osPriorityNormal, 0, 512);
 80002ee:	4b18      	ldr	r3, [pc, #96]	; (8000350 <MX_FREERTOS_Init+0xb4>)
 80002f0:	f107 041c 	add.w	r4, r7, #28
 80002f4:	461d      	mov	r5, r3
 80002f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002fa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80002fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 8000302:	f107 031c 	add.w	r3, r7, #28
 8000306:	2100      	movs	r1, #0
 8000308:	4618      	mov	r0, r3
 800030a:	f006 fa9f 	bl	800684c <osThreadCreate>
 800030e:	4602      	mov	r2, r0
 8000310:	4b10      	ldr	r3, [pc, #64]	; (8000354 <MX_FREERTOS_Init+0xb8>)
 8000312:	601a      	str	r2, [r3, #0]

  /* definition and creation of myPrintfTask */
  osThreadDef(myPrintfTask, PrintfTask, osPriorityBelowNormal, 0, 512);
 8000314:	4b10      	ldr	r3, [pc, #64]	; (8000358 <MX_FREERTOS_Init+0xbc>)
 8000316:	463c      	mov	r4, r7
 8000318:	461d      	mov	r5, r3
 800031a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800031c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800031e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000322:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myPrintfTaskHandle = osThreadCreate(osThread(myPrintfTask), NULL);
 8000326:	463b      	mov	r3, r7
 8000328:	2100      	movs	r1, #0
 800032a:	4618      	mov	r0, r3
 800032c:	f006 fa8e 	bl	800684c <osThreadCreate>
 8000330:	4602      	mov	r2, r0
 8000332:	4b0a      	ldr	r3, [pc, #40]	; (800035c <MX_FREERTOS_Init+0xc0>)
 8000334:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000336:	bf00      	nop
 8000338:	3770      	adds	r7, #112	; 0x70
 800033a:	46bd      	mov	sp, r7
 800033c:	bdb0      	pop	{r4, r5, r7, pc}
 800033e:	bf00      	nop
 8000340:	08009d34 	.word	0x08009d34
 8000344:	20002800 	.word	0x20002800
 8000348:	08009d5c 	.word	0x08009d5c
 800034c:	2000284c 	.word	0x2000284c
 8000350:	08009d84 	.word	0x08009d84
 8000354:	20002854 	.word	0x20002854
 8000358:	08009db0 	.word	0x08009db0
 800035c:	200027fc 	.word	0x200027fc

08000360 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b082      	sub	sp, #8
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000368:	f007 ff7e 	bl	8008268 <MX_USB_DEVICE_Init>
  for(;;)
  {
	//printf("TaskDefault -- Software Version : %s \r\n", MCU_VERSION);
    //osDelay(10);
    
  	vTaskDelay(20);
 800036c:	2014      	movs	r0, #20
 800036e:	f006 fcfd 	bl	8006d6c <vTaskDelay>
 8000372:	e7fb      	b.n	800036c <StartDefaultTask+0xc>

08000374 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b082      	sub	sp, #8
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
  for(;;)
  {
	//printf("Task2 -- Software Version : %s \r\n", MCU_VERSION);
	//printf("Code generation tuint8_time : %s %s \r\n", __DATE__, __TIME__);
  	//vTaskDelay(500);
	SPI_FLASH_ReadDeviceID();
 800037c:	f007 ff3c 	bl	80081f8 <SPI_FLASH_ReadDeviceID>
	//HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
    //vTaskDelay(50);
	//HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
	//osDelay(1);
	
	vTaskDelay(20);
 8000380:	2014      	movs	r0, #20
 8000382:	f006 fcf3 	bl	8006d6c <vTaskDelay>
	SPI_FLASH_ReadDeviceID();
 8000386:	e7f9      	b.n	800037c <StartTask02+0x8>

08000388 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8000388:	b5b0      	push	{r4, r5, r7, lr}
 800038a:	b092      	sub	sp, #72	; 0x48
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */

  uint8_t USB_Tx_Buf[64] = {
 8000390:	4b0d      	ldr	r3, [pc, #52]	; (80003c8 <StartTask03+0x40>)
 8000392:	f107 0408 	add.w	r4, r7, #8
 8000396:	461d      	mov	r5, r3
 8000398:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800039a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800039c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800039e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80003a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80003a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80003a4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80003a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	  //USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, USB_Tx_Buf, sizeof(USB_Tx_Buf));
	  //HAL_Delay(1000);

	  //HAL_UART_Transmit(&huart1, (uint8_t *)"hello DISCO\r\n" , sizeof("hello DISCO\r\n"), 0xFFFF);
	  //vTaskDelay(20);
	  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 80003ac:	2201      	movs	r2, #1
 80003ae:	2110      	movs	r1, #16
 80003b0:	4806      	ldr	r0, [pc, #24]	; (80003cc <StartTask03+0x44>)
 80003b2:	f001 f9d7 	bl	8001764 <HAL_GPIO_WritePin>
	  //vTaskDelay(100);
	  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80003b6:	2200      	movs	r2, #0
 80003b8:	2110      	movs	r1, #16
 80003ba:	4804      	ldr	r0, [pc, #16]	; (80003cc <StartTask03+0x44>)
 80003bc:	f001 f9d2 	bl	8001764 <HAL_GPIO_WritePin>
	  //osDelay(1);
	  vTaskDelay(20);
 80003c0:	2014      	movs	r0, #20
 80003c2:	f006 fcd3 	bl	8006d6c <vTaskDelay>
	  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 80003c6:	e7f1      	b.n	80003ac <StartTask03+0x24>
 80003c8:	08009dcc 	.word	0x08009dcc
 80003cc:	40011000 	.word	0x40011000

080003d0 <PrintfTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PrintfTask */
void PrintfTask(void const * argument)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b0b4      	sub	sp, #208	; 0xd0
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
	vTaskGetRunTimeStats((char *)&pcWriteBuffer);

	printf("%s\r\n", pcWriteBuffer);

#else
	printf("=================================================\r\n");
 80003d8:	4811      	ldr	r0, [pc, #68]	; (8000420 <PrintfTask+0x50>)
 80003da:	f008 fbf9 	bl	8008bd0 <puts>
	printf("任务名		任务状态 优先级   剩余栈 任务序号\r\n");
 80003de:	4811      	ldr	r0, [pc, #68]	; (8000424 <PrintfTask+0x54>)
 80003e0:	f008 fbf6 	bl	8008bd0 <puts>
	vTaskList((char *)&pcWriteBuffer);
 80003e4:	f107 0308 	add.w	r3, r7, #8
 80003e8:	4618      	mov	r0, r3
 80003ea:	f007 f9e7 	bl	80077bc <vTaskList>
	printf("%s\r\n", pcWriteBuffer);
 80003ee:	f107 0308 	add.w	r3, r7, #8
 80003f2:	4619      	mov	r1, r3
 80003f4:	480c      	ldr	r0, [pc, #48]	; (8000428 <PrintfTask+0x58>)
 80003f6:	f008 fb77 	bl	8008ae8 <iprintf>
	
	printf("\r\n任务名		 运行计数		  使用率\r\n");
 80003fa:	480c      	ldr	r0, [pc, #48]	; (800042c <PrintfTask+0x5c>)
 80003fc:	f008 fbe8 	bl	8008bd0 <puts>
	vTaskGetRunTimeStats((char *)&pcWriteBuffer);
 8000400:	f107 0308 	add.w	r3, r7, #8
 8000404:	4618      	mov	r0, r3
 8000406:	f007 fa71 	bl	80078ec <vTaskGetRunTimeStats>
	printf("%s\r\n", pcWriteBuffer);
 800040a:	f107 0308 	add.w	r3, r7, #8
 800040e:	4619      	mov	r1, r3
 8000410:	4805      	ldr	r0, [pc, #20]	; (8000428 <PrintfTask+0x58>)
 8000412:	f008 fb69 	bl	8008ae8 <iprintf>


#endif
    vTaskDelay(20);
 8000416:	2014      	movs	r0, #20
 8000418:	f006 fca8 	bl	8006d6c <vTaskDelay>
	printf("=================================================\r\n");
 800041c:	e7dc      	b.n	80003d8 <PrintfTask+0x8>
 800041e:	bf00      	nop
 8000420:	08009e0c 	.word	0x08009e0c
 8000424:	08009e40 	.word	0x08009e40
 8000428:	08009e6c 	.word	0x08009e6c
 800042c:	08009e74 	.word	0x08009e74

08000430 <MX_GPIO_Init>:
        * the Code Generation settings)
     PD8   ------> USART3_TX
     PD9   ------> USART3_RX
*/
void MX_GPIO_Init(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b08a      	sub	sp, #40	; 0x28
 8000434:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000436:	f107 0314 	add.w	r3, r7, #20
 800043a:	2200      	movs	r2, #0
 800043c:	601a      	str	r2, [r3, #0]
 800043e:	605a      	str	r2, [r3, #4]
 8000440:	609a      	str	r2, [r3, #8]
 8000442:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000444:	4ba7      	ldr	r3, [pc, #668]	; (80006e4 <MX_GPIO_Init+0x2b4>)
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	4aa6      	ldr	r2, [pc, #664]	; (80006e4 <MX_GPIO_Init+0x2b4>)
 800044a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800044e:	6193      	str	r3, [r2, #24]
 8000450:	4ba4      	ldr	r3, [pc, #656]	; (80006e4 <MX_GPIO_Init+0x2b4>)
 8000452:	699b      	ldr	r3, [r3, #24]
 8000454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000458:	613b      	str	r3, [r7, #16]
 800045a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800045c:	4ba1      	ldr	r3, [pc, #644]	; (80006e4 <MX_GPIO_Init+0x2b4>)
 800045e:	699b      	ldr	r3, [r3, #24]
 8000460:	4aa0      	ldr	r2, [pc, #640]	; (80006e4 <MX_GPIO_Init+0x2b4>)
 8000462:	f043 0310 	orr.w	r3, r3, #16
 8000466:	6193      	str	r3, [r2, #24]
 8000468:	4b9e      	ldr	r3, [pc, #632]	; (80006e4 <MX_GPIO_Init+0x2b4>)
 800046a:	699b      	ldr	r3, [r3, #24]
 800046c:	f003 0310 	and.w	r3, r3, #16
 8000470:	60fb      	str	r3, [r7, #12]
 8000472:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000474:	4b9b      	ldr	r3, [pc, #620]	; (80006e4 <MX_GPIO_Init+0x2b4>)
 8000476:	699b      	ldr	r3, [r3, #24]
 8000478:	4a9a      	ldr	r2, [pc, #616]	; (80006e4 <MX_GPIO_Init+0x2b4>)
 800047a:	f043 0304 	orr.w	r3, r3, #4
 800047e:	6193      	str	r3, [r2, #24]
 8000480:	4b98      	ldr	r3, [pc, #608]	; (80006e4 <MX_GPIO_Init+0x2b4>)
 8000482:	699b      	ldr	r3, [r3, #24]
 8000484:	f003 0304 	and.w	r3, r3, #4
 8000488:	60bb      	str	r3, [r7, #8]
 800048a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800048c:	4b95      	ldr	r3, [pc, #596]	; (80006e4 <MX_GPIO_Init+0x2b4>)
 800048e:	699b      	ldr	r3, [r3, #24]
 8000490:	4a94      	ldr	r2, [pc, #592]	; (80006e4 <MX_GPIO_Init+0x2b4>)
 8000492:	f043 0308 	orr.w	r3, r3, #8
 8000496:	6193      	str	r3, [r2, #24]
 8000498:	4b92      	ldr	r3, [pc, #584]	; (80006e4 <MX_GPIO_Init+0x2b4>)
 800049a:	699b      	ldr	r3, [r3, #24]
 800049c:	f003 0308 	and.w	r3, r3, #8
 80004a0:	607b      	str	r3, [r7, #4]
 80004a2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004a4:	4b8f      	ldr	r3, [pc, #572]	; (80006e4 <MX_GPIO_Init+0x2b4>)
 80004a6:	699b      	ldr	r3, [r3, #24]
 80004a8:	4a8e      	ldr	r2, [pc, #568]	; (80006e4 <MX_GPIO_Init+0x2b4>)
 80004aa:	f043 0320 	orr.w	r3, r3, #32
 80004ae:	6193      	str	r3, [r2, #24]
 80004b0:	4b8c      	ldr	r3, [pc, #560]	; (80006e4 <MX_GPIO_Init+0x2b4>)
 80004b2:	699b      	ldr	r3, [r3, #24]
 80004b4:	f003 0320 	and.w	r3, r3, #32
 80004b8:	603b      	str	r3, [r7, #0]
 80004ba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, REM_CTRL_Pin|SYS_POW_EN_Pin, GPIO_PIN_RESET);
 80004bc:	2200      	movs	r2, #0
 80004be:	2150      	movs	r1, #80	; 0x50
 80004c0:	4889      	ldr	r0, [pc, #548]	; (80006e8 <MX_GPIO_Init+0x2b8>)
 80004c2:	f001 f94f 	bl	8001764 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|LED_CTRL1_Pin|LED_CTRL2_Pin 
 80004c6:	2200      	movs	r2, #0
 80004c8:	f44f 7176 	mov.w	r1, #984	; 0x3d8
 80004cc:	4887      	ldr	r0, [pc, #540]	; (80006ec <MX_GPIO_Init+0x2bc>)
 80004ce:	f001 f949 	bl	8001764 <HAL_GPIO_WritePin>
                          |POW_AMP_STANDBY_Pin|MUTE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80004d2:	2201      	movs	r2, #1
 80004d4:	2110      	movs	r1, #16
 80004d6:	4886      	ldr	r0, [pc, #536]	; (80006f0 <MX_GPIO_Init+0x2c0>)
 80004d8:	f001 f944 	bl	8001764 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, AD1938_RESET_Pin|DSP_RESET_Pin|ADAU1978_RESET_Pin, GPIO_PIN_RESET);
 80004dc:	2200      	movs	r2, #0
 80004de:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 80004e2:	4884      	ldr	r0, [pc, #528]	; (80006f4 <MX_GPIO_Init+0x2c4>)
 80004e4:	f001 f93e 	bl	8001764 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BT_REST_GPIO_Port, BT_REST_Pin, GPIO_PIN_RESET);
 80004e8:	2200      	movs	r2, #0
 80004ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004ee:	4880      	ldr	r0, [pc, #512]	; (80006f0 <MX_GPIO_Init+0x2c0>)
 80004f0:	f001 f938 	bl	8001764 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80004f4:	2200      	movs	r2, #0
 80004f6:	f44f 7140 	mov.w	r1, #768	; 0x300
 80004fa:	487f      	ldr	r0, [pc, #508]	; (80006f8 <MX_GPIO_Init+0x2c8>)
 80004fc:	f001 f932 	bl	8001764 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE10 PE11 
                           PE12 PE13 PE14 PE15 
                           PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_10|GPIO_PIN_11 
 8000500:	f64f 430f 	movw	r3, #64527	; 0xfc0f
 8000504:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000506:	2303      	movs	r3, #3
 8000508:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800050a:	f107 0314 	add.w	r3, r7, #20
 800050e:	4619      	mov	r1, r3
 8000510:	4875      	ldr	r0, [pc, #468]	; (80006e8 <MX_GPIO_Init+0x2b8>)
 8000512:	f000 ffbd 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = REM_CTRL_Pin|SYS_POW_EN_Pin;
 8000516:	2350      	movs	r3, #80	; 0x50
 8000518:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800051a:	2301      	movs	r3, #1
 800051c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800051e:	2300      	movs	r3, #0
 8000520:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000522:	2302      	movs	r3, #2
 8000524:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000526:	f107 0314 	add.w	r3, r7, #20
 800052a:	4619      	mov	r1, r3
 800052c:	486e      	ldr	r0, [pc, #440]	; (80006e8 <MX_GPIO_Init+0x2b8>)
 800052e:	f000 ffaf 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DSP_ONOFF_CHECK_Pin|PWR_AMP2_CHECK_Pin|POW_AMP3_CHECK_Pin|POW_AMP4_CHECK_Pin;
 8000532:	f44f 7368 	mov.w	r3, #928	; 0x3a0
 8000536:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000538:	2300      	movs	r3, #0
 800053a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800053c:	2300      	movs	r3, #0
 800053e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000540:	f107 0314 	add.w	r3, r7, #20
 8000544:	4619      	mov	r1, r3
 8000546:	4868      	ldr	r0, [pc, #416]	; (80006e8 <MX_GPIO_Init+0x2b8>)
 8000548:	f000 ffa2 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2 
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2 
 800054c:	f643 4307 	movw	r3, #15367	; 0x3c07
 8000550:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000552:	2303      	movs	r3, #3
 8000554:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000556:	f107 0314 	add.w	r3, r7, #20
 800055a:	4619      	mov	r1, r3
 800055c:	4863      	ldr	r0, [pc, #396]	; (80006ec <MX_GPIO_Init+0x2bc>)
 800055e:	f000 ff97 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8000562:	2318      	movs	r3, #24
 8000564:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000566:	2301      	movs	r3, #1
 8000568:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800056a:	2301      	movs	r3, #1
 800056c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800056e:	2303      	movs	r3, #3
 8000570:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000572:	f107 0314 	add.w	r3, r7, #20
 8000576:	4619      	mov	r1, r3
 8000578:	485c      	ldr	r0, [pc, #368]	; (80006ec <MX_GPIO_Init+0x2bc>)
 800057a:	f000 ff89 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACC_CHECK_Pin;
 800057e:	2301      	movs	r3, #1
 8000580:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000582:	2300      	movs	r3, #0
 8000584:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000586:	2300      	movs	r3, #0
 8000588:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ACC_CHECK_GPIO_Port, &GPIO_InitStruct);
 800058a:	f107 0314 	add.w	r3, r7, #20
 800058e:	4619      	mov	r1, r3
 8000590:	4857      	ldr	r0, [pc, #348]	; (80006f0 <MX_GPIO_Init+0x2c0>)
 8000592:	f000 ff7d 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000596:	230e      	movs	r3, #14
 8000598:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800059a:	2303      	movs	r3, #3
 800059c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800059e:	f107 0314 	add.w	r3, r7, #20
 80005a2:	4619      	mov	r1, r3
 80005a4:	4852      	ldr	r0, [pc, #328]	; (80006f0 <MX_GPIO_Init+0x2c0>)
 80005a6:	f000 ff73 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 80005aa:	2310      	movs	r3, #16
 80005ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ae:	2301      	movs	r3, #1
 80005b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005b2:	2301      	movs	r3, #1
 80005b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005b6:	2303      	movs	r3, #3
 80005b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80005ba:	f107 0314 	add.w	r3, r7, #20
 80005be:	4619      	mov	r1, r3
 80005c0:	484b      	ldr	r0, [pc, #300]	; (80006f0 <MX_GPIO_Init+0x2c0>)
 80005c2:	f000 ff65 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BAT_CHECK_Pin;
 80005c6:	2320      	movs	r3, #32
 80005c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005ca:	2300      	movs	r3, #0
 80005cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ce:	2300      	movs	r3, #0
 80005d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BAT_CHECK_GPIO_Port, &GPIO_InitStruct);
 80005d2:	f107 0314 	add.w	r3, r7, #20
 80005d6:	4619      	mov	r1, r3
 80005d8:	4844      	ldr	r0, [pc, #272]	; (80006ec <MX_GPIO_Init+0x2bc>)
 80005da:	f000 ff59 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TEMP_CHECK_Pin|AUDIO_CHECK_Pin|POW_AMP1_CHECK_Pin;
 80005de:	2307      	movs	r3, #7
 80005e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005e2:	2300      	movs	r3, #0
 80005e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e6:	2300      	movs	r3, #0
 80005e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005ea:	f107 0314 	add.w	r3, r7, #20
 80005ee:	4619      	mov	r1, r3
 80005f0:	4841      	ldr	r0, [pc, #260]	; (80006f8 <MX_GPIO_Init+0x2c8>)
 80005f2:	f000 ff4d 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_TX_Pin;
 80005f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005fc:	2302      	movs	r3, #2
 80005fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000600:	2303      	movs	r3, #3
 8000602:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_TX_GPIO_Port, &GPIO_InitStruct);
 8000604:	f107 0314 	add.w	r3, r7, #20
 8000608:	4619      	mov	r1, r3
 800060a:	483a      	ldr	r0, [pc, #232]	; (80006f4 <MX_GPIO_Init+0x2c4>)
 800060c:	f000 ff40 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_RX_Pin;
 8000610:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000614:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000616:	2300      	movs	r3, #0
 8000618:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061a:	2300      	movs	r3, #0
 800061c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_RX_GPIO_Port, &GPIO_InitStruct);
 800061e:	f107 0314 	add.w	r3, r7, #20
 8000622:	4619      	mov	r1, r3
 8000624:	4833      	ldr	r0, [pc, #204]	; (80006f4 <MX_GPIO_Init+0x2c4>)
 8000626:	f000 ff33 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD14 PD15 PD0 
                           PD1 PD2 PD3 PD4 
                           PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0 
 800062a:	f24c 43ff 	movw	r3, #50431	; 0xc4ff
 800062e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000630:	2303      	movs	r3, #3
 8000632:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000634:	f107 0314 	add.w	r3, r7, #20
 8000638:	4619      	mov	r1, r3
 800063a:	482e      	ldr	r0, [pc, #184]	; (80006f4 <MX_GPIO_Init+0x2c4>)
 800063c:	f000 ff28 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = AD1938_RESET_Pin|DSP_RESET_Pin|ADAU1978_RESET_Pin;
 8000640:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000644:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000646:	2301      	movs	r3, #1
 8000648:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064a:	2300      	movs	r3, #0
 800064c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800064e:	2302      	movs	r3, #2
 8000650:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000652:	f107 0314 	add.w	r3, r7, #20
 8000656:	4619      	mov	r1, r3
 8000658:	4826      	ldr	r0, [pc, #152]	; (80006f4 <MX_GPIO_Init+0x2c4>)
 800065a:	f000 ff19 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_CTRL1_Pin|LED_CTRL2_Pin|POW_AMP_STANDBY_Pin|MUTE_Pin;
 800065e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000662:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000664:	2301      	movs	r3, #1
 8000666:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000668:	2300      	movs	r3, #0
 800066a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800066c:	2302      	movs	r3, #2
 800066e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000670:	f107 0314 	add.w	r3, r7, #20
 8000674:	4619      	mov	r1, r3
 8000676:	481d      	ldr	r0, [pc, #116]	; (80006ec <MX_GPIO_Init+0x2bc>)
 8000678:	f000 ff0a 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BT_REST_Pin;
 800067c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000680:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000682:	2301      	movs	r3, #1
 8000684:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	2300      	movs	r3, #0
 8000688:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800068a:	2302      	movs	r3, #2
 800068c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BT_REST_GPIO_Port, &GPIO_InitStruct);
 800068e:	f107 0314 	add.w	r3, r7, #20
 8000692:	4619      	mov	r1, r3
 8000694:	4816      	ldr	r0, [pc, #88]	; (80006f0 <MX_GPIO_Init+0x2c0>)
 8000696:	f000 fefb 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800069a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800069e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006a0:	2301      	movs	r3, #1
 80006a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a4:	2300      	movs	r3, #0
 80006a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a8:	2302      	movs	r3, #2
 80006aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006ac:	f107 0314 	add.w	r3, r7, #20
 80006b0:	4619      	mov	r1, r3
 80006b2:	4811      	ldr	r0, [pc, #68]	; (80006f8 <MX_GPIO_Init+0x2c8>)
 80006b4:	f000 feec 	bl	8001490 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_USART3_ENABLE();
 80006b8:	4b10      	ldr	r3, [pc, #64]	; (80006fc <MX_GPIO_Init+0x2cc>)
 80006ba:	685b      	ldr	r3, [r3, #4]
 80006bc:	627b      	str	r3, [r7, #36]	; 0x24
 80006be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006c0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80006c4:	627b      	str	r3, [r7, #36]	; 0x24
 80006c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006c8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80006cc:	627b      	str	r3, [r7, #36]	; 0x24
 80006ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006d0:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80006d4:	627b      	str	r3, [r7, #36]	; 0x24
 80006d6:	4a09      	ldr	r2, [pc, #36]	; (80006fc <MX_GPIO_Init+0x2cc>)
 80006d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006da:	6053      	str	r3, [r2, #4]

}
 80006dc:	bf00      	nop
 80006de:	3728      	adds	r7, #40	; 0x28
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	40021000 	.word	0x40021000
 80006e8:	40011800 	.word	0x40011800
 80006ec:	40011000 	.word	0x40011000
 80006f0:	40010800 	.word	0x40010800
 80006f4:	40011400 	.word	0x40011400
 80006f8:	40010c00 	.word	0x40010c00
 80006fc:	40010000 	.word	0x40010000

08000700 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000704:	4b12      	ldr	r3, [pc, #72]	; (8000750 <MX_I2C1_Init+0x50>)
 8000706:	4a13      	ldr	r2, [pc, #76]	; (8000754 <MX_I2C1_Init+0x54>)
 8000708:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800070a:	4b11      	ldr	r3, [pc, #68]	; (8000750 <MX_I2C1_Init+0x50>)
 800070c:	4a12      	ldr	r2, [pc, #72]	; (8000758 <MX_I2C1_Init+0x58>)
 800070e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000710:	4b0f      	ldr	r3, [pc, #60]	; (8000750 <MX_I2C1_Init+0x50>)
 8000712:	2200      	movs	r2, #0
 8000714:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000716:	4b0e      	ldr	r3, [pc, #56]	; (8000750 <MX_I2C1_Init+0x50>)
 8000718:	2200      	movs	r2, #0
 800071a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800071c:	4b0c      	ldr	r3, [pc, #48]	; (8000750 <MX_I2C1_Init+0x50>)
 800071e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000722:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000724:	4b0a      	ldr	r3, [pc, #40]	; (8000750 <MX_I2C1_Init+0x50>)
 8000726:	2200      	movs	r2, #0
 8000728:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800072a:	4b09      	ldr	r3, [pc, #36]	; (8000750 <MX_I2C1_Init+0x50>)
 800072c:	2200      	movs	r2, #0
 800072e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000730:	4b07      	ldr	r3, [pc, #28]	; (8000750 <MX_I2C1_Init+0x50>)
 8000732:	2200      	movs	r2, #0
 8000734:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000736:	4b06      	ldr	r3, [pc, #24]	; (8000750 <MX_I2C1_Init+0x50>)
 8000738:	2200      	movs	r2, #0
 800073a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800073c:	4804      	ldr	r0, [pc, #16]	; (8000750 <MX_I2C1_Init+0x50>)
 800073e:	f001 f829 	bl	8001794 <HAL_I2C_Init>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d001      	beq.n	800074c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000748:	f000 f94a 	bl	80009e0 <Error_Handler>
  }

}
 800074c:	bf00      	nop
 800074e:	bd80      	pop	{r7, pc}
 8000750:	20002858 	.word	0x20002858
 8000754:	40005400 	.word	0x40005400
 8000758:	000186a0 	.word	0x000186a0

0800075c <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8000760:	4b12      	ldr	r3, [pc, #72]	; (80007ac <MX_I2C2_Init+0x50>)
 8000762:	4a13      	ldr	r2, [pc, #76]	; (80007b0 <MX_I2C2_Init+0x54>)
 8000764:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000766:	4b11      	ldr	r3, [pc, #68]	; (80007ac <MX_I2C2_Init+0x50>)
 8000768:	4a12      	ldr	r2, [pc, #72]	; (80007b4 <MX_I2C2_Init+0x58>)
 800076a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800076c:	4b0f      	ldr	r3, [pc, #60]	; (80007ac <MX_I2C2_Init+0x50>)
 800076e:	2200      	movs	r2, #0
 8000770:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000772:	4b0e      	ldr	r3, [pc, #56]	; (80007ac <MX_I2C2_Init+0x50>)
 8000774:	2200      	movs	r2, #0
 8000776:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000778:	4b0c      	ldr	r3, [pc, #48]	; (80007ac <MX_I2C2_Init+0x50>)
 800077a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800077e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000780:	4b0a      	ldr	r3, [pc, #40]	; (80007ac <MX_I2C2_Init+0x50>)
 8000782:	2200      	movs	r2, #0
 8000784:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000786:	4b09      	ldr	r3, [pc, #36]	; (80007ac <MX_I2C2_Init+0x50>)
 8000788:	2200      	movs	r2, #0
 800078a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800078c:	4b07      	ldr	r3, [pc, #28]	; (80007ac <MX_I2C2_Init+0x50>)
 800078e:	2200      	movs	r2, #0
 8000790:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000792:	4b06      	ldr	r3, [pc, #24]	; (80007ac <MX_I2C2_Init+0x50>)
 8000794:	2200      	movs	r2, #0
 8000796:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000798:	4804      	ldr	r0, [pc, #16]	; (80007ac <MX_I2C2_Init+0x50>)
 800079a:	f000 fffb 	bl	8001794 <HAL_I2C_Init>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80007a4:	f000 f91c 	bl	80009e0 <Error_Handler>
  }

}
 80007a8:	bf00      	nop
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	200028ac 	.word	0x200028ac
 80007b0:	40005800 	.word	0x40005800
 80007b4:	000186a0 	.word	0x000186a0

080007b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b08a      	sub	sp, #40	; 0x28
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c0:	f107 0318 	add.w	r3, r7, #24
 80007c4:	2200      	movs	r2, #0
 80007c6:	601a      	str	r2, [r3, #0]
 80007c8:	605a      	str	r2, [r3, #4]
 80007ca:	609a      	str	r2, [r3, #8]
 80007cc:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	4a2b      	ldr	r2, [pc, #172]	; (8000880 <HAL_I2C_MspInit+0xc8>)
 80007d4:	4293      	cmp	r3, r2
 80007d6:	d124      	bne.n	8000822 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d8:	4b2a      	ldr	r3, [pc, #168]	; (8000884 <HAL_I2C_MspInit+0xcc>)
 80007da:	699b      	ldr	r3, [r3, #24]
 80007dc:	4a29      	ldr	r2, [pc, #164]	; (8000884 <HAL_I2C_MspInit+0xcc>)
 80007de:	f043 0308 	orr.w	r3, r3, #8
 80007e2:	6193      	str	r3, [r2, #24]
 80007e4:	4b27      	ldr	r3, [pc, #156]	; (8000884 <HAL_I2C_MspInit+0xcc>)
 80007e6:	699b      	ldr	r3, [r3, #24]
 80007e8:	f003 0308 	and.w	r3, r3, #8
 80007ec:	617b      	str	r3, [r7, #20]
 80007ee:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80007f0:	23c0      	movs	r3, #192	; 0xc0
 80007f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007f4:	2312      	movs	r3, #18
 80007f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007f8:	2303      	movs	r3, #3
 80007fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007fc:	f107 0318 	add.w	r3, r7, #24
 8000800:	4619      	mov	r1, r3
 8000802:	4821      	ldr	r0, [pc, #132]	; (8000888 <HAL_I2C_MspInit+0xd0>)
 8000804:	f000 fe44 	bl	8001490 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000808:	4b1e      	ldr	r3, [pc, #120]	; (8000884 <HAL_I2C_MspInit+0xcc>)
 800080a:	69db      	ldr	r3, [r3, #28]
 800080c:	4a1d      	ldr	r2, [pc, #116]	; (8000884 <HAL_I2C_MspInit+0xcc>)
 800080e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000812:	61d3      	str	r3, [r2, #28]
 8000814:	4b1b      	ldr	r3, [pc, #108]	; (8000884 <HAL_I2C_MspInit+0xcc>)
 8000816:	69db      	ldr	r3, [r3, #28]
 8000818:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800081c:	613b      	str	r3, [r7, #16]
 800081e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000820:	e029      	b.n	8000876 <HAL_I2C_MspInit+0xbe>
  else if(i2cHandle->Instance==I2C2)
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	4a19      	ldr	r2, [pc, #100]	; (800088c <HAL_I2C_MspInit+0xd4>)
 8000828:	4293      	cmp	r3, r2
 800082a:	d124      	bne.n	8000876 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800082c:	4b15      	ldr	r3, [pc, #84]	; (8000884 <HAL_I2C_MspInit+0xcc>)
 800082e:	699b      	ldr	r3, [r3, #24]
 8000830:	4a14      	ldr	r2, [pc, #80]	; (8000884 <HAL_I2C_MspInit+0xcc>)
 8000832:	f043 0308 	orr.w	r3, r3, #8
 8000836:	6193      	str	r3, [r2, #24]
 8000838:	4b12      	ldr	r3, [pc, #72]	; (8000884 <HAL_I2C_MspInit+0xcc>)
 800083a:	699b      	ldr	r3, [r3, #24]
 800083c:	f003 0308 	and.w	r3, r3, #8
 8000840:	60fb      	str	r3, [r7, #12]
 8000842:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|I2C2_SDA_Pin;
 8000844:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000848:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800084a:	2312      	movs	r3, #18
 800084c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800084e:	2303      	movs	r3, #3
 8000850:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000852:	f107 0318 	add.w	r3, r7, #24
 8000856:	4619      	mov	r1, r3
 8000858:	480b      	ldr	r0, [pc, #44]	; (8000888 <HAL_I2C_MspInit+0xd0>)
 800085a:	f000 fe19 	bl	8001490 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800085e:	4b09      	ldr	r3, [pc, #36]	; (8000884 <HAL_I2C_MspInit+0xcc>)
 8000860:	69db      	ldr	r3, [r3, #28]
 8000862:	4a08      	ldr	r2, [pc, #32]	; (8000884 <HAL_I2C_MspInit+0xcc>)
 8000864:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000868:	61d3      	str	r3, [r2, #28]
 800086a:	4b06      	ldr	r3, [pc, #24]	; (8000884 <HAL_I2C_MspInit+0xcc>)
 800086c:	69db      	ldr	r3, [r3, #28]
 800086e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000872:	60bb      	str	r3, [r7, #8]
 8000874:	68bb      	ldr	r3, [r7, #8]
}
 8000876:	bf00      	nop
 8000878:	3728      	adds	r7, #40	; 0x28
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	40005400 	.word	0x40005400
 8000884:	40021000 	.word	0x40021000
 8000888:	40010c00 	.word	0x40010c00
 800088c:	40005800 	.word	0x40005800

08000890 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000894:	f000 fcea 	bl	800126c <HAL_Init>
  //SysHardware_Init();
  //SysSoftware_Init();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000898:	f000 f834 	bl	8000904 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800089c:	f7ff fdc8 	bl	8000430 <MX_GPIO_Init>
  MX_I2C1_Init();
 80008a0:	f7ff ff2e 	bl	8000700 <MX_I2C1_Init>
  MX_I2C2_Init();
 80008a4:	f7ff ff5a 	bl	800075c <MX_I2C2_Init>
  MX_SPI1_Init();
 80008a8:	f000 f8a0 	bl	80009ec <MX_SPI1_Init>
  MX_SPI2_Init();
 80008ac:	f000 f8d4 	bl	8000a58 <MX_SPI2_Init>
  MX_SPI3_Init();
 80008b0:	f000 f908 	bl	8000ac4 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80008b4:	f000 fc26 	bl	8001104 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 80008b8:	f000 fbb0 	bl	800101c <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim5);
 80008bc:	480a      	ldr	r0, [pc, #40]	; (80008e8 <main+0x58>)
 80008be:	f002 ff17 	bl	80036f0 <HAL_TIM_Base_Start_IT>
  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 80008c2:	2201      	movs	r2, #1
 80008c4:	2110      	movs	r1, #16
 80008c6:	4809      	ldr	r0, [pc, #36]	; (80008ec <main+0x5c>)
 80008c8:	f000 ff4c 	bl	8001764 <HAL_GPIO_WritePin>

  printf("APP Begin -- Software Version : %s \n", MCU_VERSION);
 80008cc:	4908      	ldr	r1, [pc, #32]	; (80008f0 <main+0x60>)
 80008ce:	4809      	ldr	r0, [pc, #36]	; (80008f4 <main+0x64>)
 80008d0:	f008 f90a 	bl	8008ae8 <iprintf>
  printf("Code generation time : %s %s \n", __DATE__, __TIME__);
 80008d4:	4a08      	ldr	r2, [pc, #32]	; (80008f8 <main+0x68>)
 80008d6:	4909      	ldr	r1, [pc, #36]	; (80008fc <main+0x6c>)
 80008d8:	4809      	ldr	r0, [pc, #36]	; (8000900 <main+0x70>)
 80008da:	f008 f905 	bl	8008ae8 <iprintf>
  //SPI_FLASH_ReadDeviceID();

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 80008de:	f7ff fcdd 	bl	800029c <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80008e2:	f005 ffac 	bl	800683e <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008e6:	e7fe      	b.n	80008e6 <main+0x56>
 80008e8:	20002a88 	.word	0x20002a88
 80008ec:	40010800 	.word	0x40010800
 80008f0:	08009e94 	.word	0x08009e94
 80008f4:	08009ea0 	.word	0x08009ea0
 80008f8:	08009ec8 	.word	0x08009ec8
 80008fc:	08009ed4 	.word	0x08009ed4
 8000900:	08009ee0 	.word	0x08009ee0

08000904 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b096      	sub	sp, #88	; 0x58
 8000908:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800090a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800090e:	2228      	movs	r2, #40	; 0x28
 8000910:	2100      	movs	r1, #0
 8000912:	4618      	mov	r0, r3
 8000914:	f008 f8df 	bl	8008ad6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000918:	f107 031c 	add.w	r3, r7, #28
 800091c:	2200      	movs	r2, #0
 800091e:	601a      	str	r2, [r3, #0]
 8000920:	605a      	str	r2, [r3, #4]
 8000922:	609a      	str	r2, [r3, #8]
 8000924:	60da      	str	r2, [r3, #12]
 8000926:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000928:	1d3b      	adds	r3, r7, #4
 800092a:	2200      	movs	r2, #0
 800092c:	601a      	str	r2, [r3, #0]
 800092e:	605a      	str	r2, [r3, #4]
 8000930:	609a      	str	r2, [r3, #8]
 8000932:	60da      	str	r2, [r3, #12]
 8000934:	611a      	str	r2, [r3, #16]
 8000936:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000938:	2301      	movs	r3, #1
 800093a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800093c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000940:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000942:	2300      	movs	r3, #0
 8000944:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000946:	2301      	movs	r3, #1
 8000948:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800094a:	2302      	movs	r3, #2
 800094c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800094e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000952:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000954:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000958:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800095a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800095e:	4618      	mov	r0, r3
 8000960:	f001 ff0e 	bl	8002780 <HAL_RCC_OscConfig>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800096a:	f000 f839 	bl	80009e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800096e:	230f      	movs	r3, #15
 8000970:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000972:	2302      	movs	r3, #2
 8000974:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000976:	2300      	movs	r3, #0
 8000978:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800097a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800097e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000980:	2300      	movs	r3, #0
 8000982:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000984:	f107 031c 	add.w	r3, r7, #28
 8000988:	2102      	movs	r1, #2
 800098a:	4618      	mov	r0, r3
 800098c:	f002 f978 	bl	8002c80 <HAL_RCC_ClockConfig>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000996:	f000 f823 	bl	80009e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800099a:	2310      	movs	r3, #16
 800099c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 800099e:	2300      	movs	r3, #0
 80009a0:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009a2:	1d3b      	adds	r3, r7, #4
 80009a4:	4618      	mov	r0, r3
 80009a6:	f002 fb37 	bl	8003018 <HAL_RCCEx_PeriphCLKConfig>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80009b0:	f000 f816 	bl	80009e0 <Error_Handler>
  }
}
 80009b4:	bf00      	nop
 80009b6:	3758      	adds	r7, #88	; 0x58
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}

080009bc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a04      	ldr	r2, [pc, #16]	; (80009dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009ca:	4293      	cmp	r3, r2
 80009cc:	d101      	bne.n	80009d2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80009ce:	f000 fc63 	bl	8001298 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009d2:	bf00      	nop
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	40012c00 	.word	0x40012c00

080009e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80009e4:	bf00      	nop
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bc80      	pop	{r7}
 80009ea:	4770      	bx	lr

080009ec <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80009f0:	4b17      	ldr	r3, [pc, #92]	; (8000a50 <MX_SPI1_Init+0x64>)
 80009f2:	4a18      	ldr	r2, [pc, #96]	; (8000a54 <MX_SPI1_Init+0x68>)
 80009f4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80009f6:	4b16      	ldr	r3, [pc, #88]	; (8000a50 <MX_SPI1_Init+0x64>)
 80009f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80009fc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80009fe:	4b14      	ldr	r3, [pc, #80]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a04:	4b12      	ldr	r3, [pc, #72]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000a0a:	4b11      	ldr	r3, [pc, #68]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a0c:	2202      	movs	r2, #2
 8000a0e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000a10:	4b0f      	ldr	r3, [pc, #60]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a12:	2201      	movs	r2, #1
 8000a14:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a16:	4b0e      	ldr	r3, [pc, #56]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a1c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000a1e:	4b0c      	ldr	r3, [pc, #48]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a20:	2220      	movs	r2, #32
 8000a22:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a24:	4b0a      	ldr	r3, [pc, #40]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a2a:	4b09      	ldr	r3, [pc, #36]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a30:	4b07      	ldr	r3, [pc, #28]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000a36:	4b06      	ldr	r3, [pc, #24]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a38:	220a      	movs	r2, #10
 8000a3a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a3c:	4804      	ldr	r0, [pc, #16]	; (8000a50 <MX_SPI1_Init+0x64>)
 8000a3e:	f002 fba1 	bl	8003184 <HAL_SPI_Init>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000a48:	f7ff ffca 	bl	80009e0 <Error_Handler>
  }

}
 8000a4c:	bf00      	nop
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	200029f0 	.word	0x200029f0
 8000a54:	40013000 	.word	0x40013000

08000a58 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8000a5c:	4b17      	ldr	r3, [pc, #92]	; (8000abc <MX_SPI2_Init+0x64>)
 8000a5e:	4a18      	ldr	r2, [pc, #96]	; (8000ac0 <MX_SPI2_Init+0x68>)
 8000a60:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000a62:	4b16      	ldr	r3, [pc, #88]	; (8000abc <MX_SPI2_Init+0x64>)
 8000a64:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a68:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000a6a:	4b14      	ldr	r3, [pc, #80]	; (8000abc <MX_SPI2_Init+0x64>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a70:	4b12      	ldr	r3, [pc, #72]	; (8000abc <MX_SPI2_Init+0x64>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a76:	4b11      	ldr	r3, [pc, #68]	; (8000abc <MX_SPI2_Init+0x64>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a7c:	4b0f      	ldr	r3, [pc, #60]	; (8000abc <MX_SPI2_Init+0x64>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000a82:	4b0e      	ldr	r3, [pc, #56]	; (8000abc <MX_SPI2_Init+0x64>)
 8000a84:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000a88:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a8a:	4b0c      	ldr	r3, [pc, #48]	; (8000abc <MX_SPI2_Init+0x64>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a90:	4b0a      	ldr	r3, [pc, #40]	; (8000abc <MX_SPI2_Init+0x64>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a96:	4b09      	ldr	r3, [pc, #36]	; (8000abc <MX_SPI2_Init+0x64>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a9c:	4b07      	ldr	r3, [pc, #28]	; (8000abc <MX_SPI2_Init+0x64>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000aa2:	4b06      	ldr	r3, [pc, #24]	; (8000abc <MX_SPI2_Init+0x64>)
 8000aa4:	220a      	movs	r2, #10
 8000aa6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000aa8:	4804      	ldr	r0, [pc, #16]	; (8000abc <MX_SPI2_Init+0x64>)
 8000aaa:	f002 fb6b 	bl	8003184 <HAL_SPI_Init>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000ab4:	f7ff ff94 	bl	80009e0 <Error_Handler>
  }

}
 8000ab8:	bf00      	nop
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	20002940 	.word	0x20002940
 8000ac0:	40003800 	.word	0x40003800

08000ac4 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8000ac8:	4b17      	ldr	r3, [pc, #92]	; (8000b28 <MX_SPI3_Init+0x64>)
 8000aca:	4a18      	ldr	r2, [pc, #96]	; (8000b2c <MX_SPI3_Init+0x68>)
 8000acc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000ace:	4b16      	ldr	r3, [pc, #88]	; (8000b28 <MX_SPI3_Init+0x64>)
 8000ad0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000ad4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000ad6:	4b14      	ldr	r3, [pc, #80]	; (8000b28 <MX_SPI3_Init+0x64>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000adc:	4b12      	ldr	r3, [pc, #72]	; (8000b28 <MX_SPI3_Init+0x64>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ae2:	4b11      	ldr	r3, [pc, #68]	; (8000b28 <MX_SPI3_Init+0x64>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ae8:	4b0f      	ldr	r3, [pc, #60]	; (8000b28 <MX_SPI3_Init+0x64>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000aee:	4b0e      	ldr	r3, [pc, #56]	; (8000b28 <MX_SPI3_Init+0x64>)
 8000af0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000af4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000af6:	4b0c      	ldr	r3, [pc, #48]	; (8000b28 <MX_SPI3_Init+0x64>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000afc:	4b0a      	ldr	r3, [pc, #40]	; (8000b28 <MX_SPI3_Init+0x64>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b02:	4b09      	ldr	r3, [pc, #36]	; (8000b28 <MX_SPI3_Init+0x64>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b08:	4b07      	ldr	r3, [pc, #28]	; (8000b28 <MX_SPI3_Init+0x64>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8000b0e:	4b06      	ldr	r3, [pc, #24]	; (8000b28 <MX_SPI3_Init+0x64>)
 8000b10:	220a      	movs	r2, #10
 8000b12:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000b14:	4804      	ldr	r0, [pc, #16]	; (8000b28 <MX_SPI3_Init+0x64>)
 8000b16:	f002 fb35 	bl	8003184 <HAL_SPI_Init>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8000b20:	f7ff ff5e 	bl	80009e0 <Error_Handler>
  }

}
 8000b24:	bf00      	nop
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	20002998 	.word	0x20002998
 8000b2c:	40003c00 	.word	0x40003c00

08000b30 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b08e      	sub	sp, #56	; 0x38
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b38:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]
 8000b40:	605a      	str	r2, [r3, #4]
 8000b42:	609a      	str	r2, [r3, #8]
 8000b44:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4a5f      	ldr	r2, [pc, #380]	; (8000cc8 <HAL_SPI_MspInit+0x198>)
 8000b4c:	4293      	cmp	r3, r2
 8000b4e:	d130      	bne.n	8000bb2 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b50:	4b5e      	ldr	r3, [pc, #376]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000b52:	699b      	ldr	r3, [r3, #24]
 8000b54:	4a5d      	ldr	r2, [pc, #372]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000b56:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b5a:	6193      	str	r3, [r2, #24]
 8000b5c:	4b5b      	ldr	r3, [pc, #364]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000b5e:	699b      	ldr	r3, [r3, #24]
 8000b60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b64:	627b      	str	r3, [r7, #36]	; 0x24
 8000b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b68:	4b58      	ldr	r3, [pc, #352]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000b6a:	699b      	ldr	r3, [r3, #24]
 8000b6c:	4a57      	ldr	r2, [pc, #348]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000b6e:	f043 0304 	orr.w	r3, r3, #4
 8000b72:	6193      	str	r3, [r2, #24]
 8000b74:	4b55      	ldr	r3, [pc, #340]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000b76:	699b      	ldr	r3, [r3, #24]
 8000b78:	f003 0304 	and.w	r3, r3, #4
 8000b7c:	623b      	str	r3, [r7, #32]
 8000b7e:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCLK_Pin|SPI1_MOSI_Pin;
 8000b80:	23a0      	movs	r3, #160	; 0xa0
 8000b82:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b84:	2302      	movs	r3, #2
 8000b86:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b88:	2303      	movs	r3, #3
 8000b8a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b8c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b90:	4619      	mov	r1, r3
 8000b92:	484f      	ldr	r0, [pc, #316]	; (8000cd0 <HAL_SPI_MspInit+0x1a0>)
 8000b94:	f000 fc7c 	bl	8001490 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_MISO_Pin;
 8000b98:	2340      	movs	r3, #64	; 0x40
 8000b9a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI1_MISO_GPIO_Port, &GPIO_InitStruct);
 8000ba4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ba8:	4619      	mov	r1, r3
 8000baa:	4849      	ldr	r0, [pc, #292]	; (8000cd0 <HAL_SPI_MspInit+0x1a0>)
 8000bac:	f000 fc70 	bl	8001490 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000bb0:	e085      	b.n	8000cbe <HAL_SPI_MspInit+0x18e>
  else if(spiHandle->Instance==SPI2)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4a47      	ldr	r2, [pc, #284]	; (8000cd4 <HAL_SPI_MspInit+0x1a4>)
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	d132      	bne.n	8000c22 <HAL_SPI_MspInit+0xf2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000bbc:	4b43      	ldr	r3, [pc, #268]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000bbe:	69db      	ldr	r3, [r3, #28]
 8000bc0:	4a42      	ldr	r2, [pc, #264]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000bc2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bc6:	61d3      	str	r3, [r2, #28]
 8000bc8:	4b40      	ldr	r3, [pc, #256]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000bca:	69db      	ldr	r3, [r3, #28]
 8000bcc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bd0:	61fb      	str	r3, [r7, #28]
 8000bd2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bd4:	4b3d      	ldr	r3, [pc, #244]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000bd6:	699b      	ldr	r3, [r3, #24]
 8000bd8:	4a3c      	ldr	r2, [pc, #240]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000bda:	f043 0308 	orr.w	r3, r3, #8
 8000bde:	6193      	str	r3, [r2, #24]
 8000be0:	4b3a      	ldr	r3, [pc, #232]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000be2:	699b      	ldr	r3, [r3, #24]
 8000be4:	f003 0308 	and.w	r3, r3, #8
 8000be8:	61bb      	str	r3, [r7, #24]
 8000bea:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = SPI0_CS_Pin|SPI0_SCLK_Pin|SPI0_MISI_Pin;
 8000bec:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8000bf0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bf6:	2303      	movs	r3, #3
 8000bf8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bfa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000bfe:	4619      	mov	r1, r3
 8000c00:	4835      	ldr	r0, [pc, #212]	; (8000cd8 <HAL_SPI_MspInit+0x1a8>)
 8000c02:	f000 fc45 	bl	8001490 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI0_MISO_Pin;
 8000c06:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000c0a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c10:	2300      	movs	r3, #0
 8000c12:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI0_MISO_GPIO_Port, &GPIO_InitStruct);
 8000c14:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c18:	4619      	mov	r1, r3
 8000c1a:	482f      	ldr	r0, [pc, #188]	; (8000cd8 <HAL_SPI_MspInit+0x1a8>)
 8000c1c:	f000 fc38 	bl	8001490 <HAL_GPIO_Init>
}
 8000c20:	e04d      	b.n	8000cbe <HAL_SPI_MspInit+0x18e>
  else if(spiHandle->Instance==SPI3)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4a2d      	ldr	r2, [pc, #180]	; (8000cdc <HAL_SPI_MspInit+0x1ac>)
 8000c28:	4293      	cmp	r3, r2
 8000c2a:	d148      	bne.n	8000cbe <HAL_SPI_MspInit+0x18e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000c2c:	4b27      	ldr	r3, [pc, #156]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000c2e:	69db      	ldr	r3, [r3, #28]
 8000c30:	4a26      	ldr	r2, [pc, #152]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000c32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c36:	61d3      	str	r3, [r2, #28]
 8000c38:	4b24      	ldr	r3, [pc, #144]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000c3a:	69db      	ldr	r3, [r3, #28]
 8000c3c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c40:	617b      	str	r3, [r7, #20]
 8000c42:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c44:	4b21      	ldr	r3, [pc, #132]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000c46:	699b      	ldr	r3, [r3, #24]
 8000c48:	4a20      	ldr	r2, [pc, #128]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000c4a:	f043 0304 	orr.w	r3, r3, #4
 8000c4e:	6193      	str	r3, [r2, #24]
 8000c50:	4b1e      	ldr	r3, [pc, #120]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000c52:	699b      	ldr	r3, [r3, #24]
 8000c54:	f003 0304 	and.w	r3, r3, #4
 8000c58:	613b      	str	r3, [r7, #16]
 8000c5a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c5c:	4b1b      	ldr	r3, [pc, #108]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000c5e:	699b      	ldr	r3, [r3, #24]
 8000c60:	4a1a      	ldr	r2, [pc, #104]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000c62:	f043 0308 	orr.w	r3, r3, #8
 8000c66:	6193      	str	r3, [r2, #24]
 8000c68:	4b18      	ldr	r3, [pc, #96]	; (8000ccc <HAL_SPI_MspInit+0x19c>)
 8000c6a:	699b      	ldr	r3, [r3, #24]
 8000c6c:	f003 0308 	and.w	r3, r3, #8
 8000c70:	60fb      	str	r3, [r7, #12]
 8000c72:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8000c74:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c78:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c7e:	2303      	movs	r3, #3
 8000c80:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8000c82:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c86:	4619      	mov	r1, r3
 8000c88:	4811      	ldr	r0, [pc, #68]	; (8000cd0 <HAL_SPI_MspInit+0x1a0>)
 8000c8a:	f000 fc01 	bl	8001490 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI3_SCLK_Pin|SPI3_MOSI_Pin;
 8000c8e:	2328      	movs	r3, #40	; 0x28
 8000c90:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c92:	2302      	movs	r3, #2
 8000c94:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c96:	2303      	movs	r3, #3
 8000c98:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c9a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	480d      	ldr	r0, [pc, #52]	; (8000cd8 <HAL_SPI_MspInit+0x1a8>)
 8000ca2:	f000 fbf5 	bl	8001490 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI3_MISO_Pin;
 8000ca6:	2310      	movs	r3, #16
 8000ca8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000caa:	2300      	movs	r3, #0
 8000cac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI3_MISO_GPIO_Port, &GPIO_InitStruct);
 8000cb2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4807      	ldr	r0, [pc, #28]	; (8000cd8 <HAL_SPI_MspInit+0x1a8>)
 8000cba:	f000 fbe9 	bl	8001490 <HAL_GPIO_Init>
}
 8000cbe:	bf00      	nop
 8000cc0:	3738      	adds	r7, #56	; 0x38
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	40013000 	.word	0x40013000
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	40010800 	.word	0x40010800
 8000cd4:	40003800 	.word	0x40003800
 8000cd8:	40010c00 	.word	0x40010c00
 8000cdc:	40003c00 	.word	0x40003c00

08000ce0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000ce6:	4b18      	ldr	r3, [pc, #96]	; (8000d48 <HAL_MspInit+0x68>)
 8000ce8:	699b      	ldr	r3, [r3, #24]
 8000cea:	4a17      	ldr	r2, [pc, #92]	; (8000d48 <HAL_MspInit+0x68>)
 8000cec:	f043 0301 	orr.w	r3, r3, #1
 8000cf0:	6193      	str	r3, [r2, #24]
 8000cf2:	4b15      	ldr	r3, [pc, #84]	; (8000d48 <HAL_MspInit+0x68>)
 8000cf4:	699b      	ldr	r3, [r3, #24]
 8000cf6:	f003 0301 	and.w	r3, r3, #1
 8000cfa:	60bb      	str	r3, [r7, #8]
 8000cfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cfe:	4b12      	ldr	r3, [pc, #72]	; (8000d48 <HAL_MspInit+0x68>)
 8000d00:	69db      	ldr	r3, [r3, #28]
 8000d02:	4a11      	ldr	r2, [pc, #68]	; (8000d48 <HAL_MspInit+0x68>)
 8000d04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d08:	61d3      	str	r3, [r2, #28]
 8000d0a:	4b0f      	ldr	r3, [pc, #60]	; (8000d48 <HAL_MspInit+0x68>)
 8000d0c:	69db      	ldr	r3, [r3, #28]
 8000d0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d12:	607b      	str	r3, [r7, #4]
 8000d14:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d16:	2200      	movs	r2, #0
 8000d18:	210f      	movs	r1, #15
 8000d1a:	f06f 0001 	mvn.w	r0, #1
 8000d1e:	f000 fb8c 	bl	800143a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d22:	4b0a      	ldr	r3, [pc, #40]	; (8000d4c <HAL_MspInit+0x6c>)
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	60fb      	str	r3, [r7, #12]
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000d2e:	60fb      	str	r3, [r7, #12]
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	4a04      	ldr	r2, [pc, #16]	; (8000d4c <HAL_MspInit+0x6c>)
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	3710      	adds	r7, #16
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	40021000 	.word	0x40021000
 8000d4c:	40010000 	.word	0x40010000

08000d50 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b08c      	sub	sp, #48	; 0x30
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 8000d60:	2200      	movs	r2, #0
 8000d62:	6879      	ldr	r1, [r7, #4]
 8000d64:	2019      	movs	r0, #25
 8000d66:	f000 fb68 	bl	800143a <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
 8000d6a:	2019      	movs	r0, #25
 8000d6c:	f000 fb81 	bl	8001472 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000d70:	4b1e      	ldr	r3, [pc, #120]	; (8000dec <HAL_InitTick+0x9c>)
 8000d72:	699b      	ldr	r3, [r3, #24]
 8000d74:	4a1d      	ldr	r2, [pc, #116]	; (8000dec <HAL_InitTick+0x9c>)
 8000d76:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d7a:	6193      	str	r3, [r2, #24]
 8000d7c:	4b1b      	ldr	r3, [pc, #108]	; (8000dec <HAL_InitTick+0x9c>)
 8000d7e:	699b      	ldr	r3, [r3, #24]
 8000d80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000d84:	60fb      	str	r3, [r7, #12]
 8000d86:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d88:	f107 0210 	add.w	r2, r7, #16
 8000d8c:	f107 0314 	add.w	r3, r7, #20
 8000d90:	4611      	mov	r1, r2
 8000d92:	4618      	mov	r0, r3
 8000d94:	f002 f8f2 	bl	8002f7c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000d98:	f002 f8dc 	bl	8002f54 <HAL_RCC_GetPCLK2Freq>
 8000d9c:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000d9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000da0:	4a13      	ldr	r2, [pc, #76]	; (8000df0 <HAL_InitTick+0xa0>)
 8000da2:	fba2 2303 	umull	r2, r3, r2, r3
 8000da6:	0c9b      	lsrs	r3, r3, #18
 8000da8:	3b01      	subs	r3, #1
 8000daa:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000dac:	4b11      	ldr	r3, [pc, #68]	; (8000df4 <HAL_InitTick+0xa4>)
 8000dae:	4a12      	ldr	r2, [pc, #72]	; (8000df8 <HAL_InitTick+0xa8>)
 8000db0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8000db2:	4b10      	ldr	r3, [pc, #64]	; (8000df4 <HAL_InitTick+0xa4>)
 8000db4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000db8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000dba:	4a0e      	ldr	r2, [pc, #56]	; (8000df4 <HAL_InitTick+0xa4>)
 8000dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dbe:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000dc0:	4b0c      	ldr	r3, [pc, #48]	; (8000df4 <HAL_InitTick+0xa4>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dc6:	4b0b      	ldr	r3, [pc, #44]	; (8000df4 <HAL_InitTick+0xa4>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000dcc:	4809      	ldr	r0, [pc, #36]	; (8000df4 <HAL_InitTick+0xa4>)
 8000dce:	f002 fc64 	bl	800369a <HAL_TIM_Base_Init>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d104      	bne.n	8000de2 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000dd8:	4806      	ldr	r0, [pc, #24]	; (8000df4 <HAL_InitTick+0xa4>)
 8000dda:	f002 fc89 	bl	80036f0 <HAL_TIM_Base_Start_IT>
 8000dde:	4603      	mov	r3, r0
 8000de0:	e000      	b.n	8000de4 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8000de2:	2301      	movs	r3, #1
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	3730      	adds	r7, #48	; 0x30
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	40021000 	.word	0x40021000
 8000df0:	431bde83 	.word	0x431bde83
 8000df4:	20002a48 	.word	0x20002a48
 8000df8:	40012c00 	.word	0x40012c00

08000dfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000e00:	bf00      	nop
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bc80      	pop	{r7}
 8000e06:	4770      	bx	lr

08000e08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e0c:	e7fe      	b.n	8000e0c <HardFault_Handler+0x4>

08000e0e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e0e:	b480      	push	{r7}
 8000e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e12:	e7fe      	b.n	8000e12 <MemManage_Handler+0x4>

08000e14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e18:	e7fe      	b.n	8000e18 <BusFault_Handler+0x4>

08000e1a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e1a:	b480      	push	{r7}
 8000e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e1e:	e7fe      	b.n	8000e1e <UsageFault_Handler+0x4>

08000e20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e24:	bf00      	nop
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bc80      	pop	{r7}
 8000e2a:	4770      	bx	lr

08000e2c <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000e30:	4802      	ldr	r0, [pc, #8]	; (8000e3c <USB_HP_CAN1_TX_IRQHandler+0x10>)
 8000e32:	f000 fede 	bl	8001bf2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8000e36:	bf00      	nop
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	20002f9c 	.word	0x20002f9c

08000e40 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000e44:	4802      	ldr	r0, [pc, #8]	; (8000e50 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000e46:	f000 fed4 	bl	8001bf2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	20002f9c 	.word	0x20002f9c

08000e54 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000e58:	4802      	ldr	r0, [pc, #8]	; (8000e64 <TIM1_UP_IRQHandler+0x10>)
 8000e5a:	f002 fc6c 	bl	8003736 <HAL_TIM_IRQHandler>
//  	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
//  else
//	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	20002a48 	.word	0x20002a48

08000e68 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8000e6c:	4804      	ldr	r0, [pc, #16]	; (8000e80 <TIM5_IRQHandler+0x18>)
 8000e6e:	f002 fc62 	bl	8003736 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */
  //验证测试为50uS中断
  ulHighFrequencyTimerTicks++;
 8000e72:	4b04      	ldr	r3, [pc, #16]	; (8000e84 <TIM5_IRQHandler+0x1c>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	3301      	adds	r3, #1
 8000e78:	4a02      	ldr	r2, [pc, #8]	; (8000e84 <TIM5_IRQHandler+0x1c>)
 8000e7a:	6013      	str	r3, [r2, #0]
//	  	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
//else
//		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);

  /* USER CODE END TIM5_IRQn 1 */
}
 8000e7c:	bf00      	nop
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	20002a88 	.word	0x20002a88
 8000e84:	20002808 	.word	0x20002808

08000e88 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b086      	sub	sp, #24
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	60f8      	str	r0, [r7, #12]
 8000e90:	60b9      	str	r1, [r7, #8]
 8000e92:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e94:	2300      	movs	r3, #0
 8000e96:	617b      	str	r3, [r7, #20]
 8000e98:	e00a      	b.n	8000eb0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000e9a:	f3af 8000 	nop.w
 8000e9e:	4601      	mov	r1, r0
 8000ea0:	68bb      	ldr	r3, [r7, #8]
 8000ea2:	1c5a      	adds	r2, r3, #1
 8000ea4:	60ba      	str	r2, [r7, #8]
 8000ea6:	b2ca      	uxtb	r2, r1
 8000ea8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	3301      	adds	r3, #1
 8000eae:	617b      	str	r3, [r7, #20]
 8000eb0:	697a      	ldr	r2, [r7, #20]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	429a      	cmp	r2, r3
 8000eb6:	dbf0      	blt.n	8000e9a <_read+0x12>
	}

return len;
 8000eb8:	687b      	ldr	r3, [r7, #4]
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	3718      	adds	r7, #24
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	b086      	sub	sp, #24
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	60f8      	str	r0, [r7, #12]
 8000eca:	60b9      	str	r1, [r7, #8]
 8000ecc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ece:	2300      	movs	r3, #0
 8000ed0:	617b      	str	r3, [r7, #20]
 8000ed2:	e009      	b.n	8000ee8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	1c5a      	adds	r2, r3, #1
 8000ed8:	60ba      	str	r2, [r7, #8]
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	4618      	mov	r0, r3
 8000ede:	f000 f987 	bl	80011f0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	3301      	adds	r3, #1
 8000ee6:	617b      	str	r3, [r7, #20]
 8000ee8:	697a      	ldr	r2, [r7, #20]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	429a      	cmp	r2, r3
 8000eee:	dbf1      	blt.n	8000ed4 <_write+0x12>
	}
	return len;
 8000ef0:	687b      	ldr	r3, [r7, #4]
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	3718      	adds	r7, #24
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <_close>:

int _close(int file)
{
 8000efa:	b480      	push	{r7}
 8000efc:	b083      	sub	sp, #12
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
	return -1;
 8000f02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	370c      	adds	r7, #12
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bc80      	pop	{r7}
 8000f0e:	4770      	bx	lr

08000f10 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f20:	605a      	str	r2, [r3, #4]
	return 0;
 8000f22:	2300      	movs	r3, #0
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bc80      	pop	{r7}
 8000f2c:	4770      	bx	lr

08000f2e <_isatty>:

int _isatty(int file)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	b083      	sub	sp, #12
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
	return 1;
 8000f36:	2301      	movs	r3, #1
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bc80      	pop	{r7}
 8000f40:	4770      	bx	lr

08000f42 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f42:	b480      	push	{r7}
 8000f44:	b085      	sub	sp, #20
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	60f8      	str	r0, [r7, #12]
 8000f4a:	60b9      	str	r1, [r7, #8]
 8000f4c:	607a      	str	r2, [r7, #4]
	return 0;
 8000f4e:	2300      	movs	r3, #0
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3714      	adds	r7, #20
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bc80      	pop	{r7}
 8000f58:	4770      	bx	lr
	...

08000f5c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000f64:	4b11      	ldr	r3, [pc, #68]	; (8000fac <_sbrk+0x50>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d102      	bne.n	8000f72 <_sbrk+0x16>
		heap_end = &end;
 8000f6c:	4b0f      	ldr	r3, [pc, #60]	; (8000fac <_sbrk+0x50>)
 8000f6e:	4a10      	ldr	r2, [pc, #64]	; (8000fb0 <_sbrk+0x54>)
 8000f70:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000f72:	4b0e      	ldr	r3, [pc, #56]	; (8000fac <_sbrk+0x50>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000f78:	4b0c      	ldr	r3, [pc, #48]	; (8000fac <_sbrk+0x50>)
 8000f7a:	681a      	ldr	r2, [r3, #0]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	4413      	add	r3, r2
 8000f80:	466a      	mov	r2, sp
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d907      	bls.n	8000f96 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000f86:	f007 fd71 	bl	8008a6c <__errno>
 8000f8a:	4602      	mov	r2, r0
 8000f8c:	230c      	movs	r3, #12
 8000f8e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000f90:	f04f 33ff 	mov.w	r3, #4294967295
 8000f94:	e006      	b.n	8000fa4 <_sbrk+0x48>
	}

	heap_end += incr;
 8000f96:	4b05      	ldr	r3, [pc, #20]	; (8000fac <_sbrk+0x50>)
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	4a03      	ldr	r2, [pc, #12]	; (8000fac <_sbrk+0x50>)
 8000fa0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000fa2:	68fb      	ldr	r3, [r7, #12]
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3710      	adds	r7, #16
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	20000460 	.word	0x20000460
 8000fb0:	20003210 	.word	0x20003210

08000fb4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000fb8:	4b15      	ldr	r3, [pc, #84]	; (8001010 <SystemInit+0x5c>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a14      	ldr	r2, [pc, #80]	; (8001010 <SystemInit+0x5c>)
 8000fbe:	f043 0301 	orr.w	r3, r3, #1
 8000fc2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000fc4:	4b12      	ldr	r3, [pc, #72]	; (8001010 <SystemInit+0x5c>)
 8000fc6:	685a      	ldr	r2, [r3, #4]
 8000fc8:	4911      	ldr	r1, [pc, #68]	; (8001010 <SystemInit+0x5c>)
 8000fca:	4b12      	ldr	r3, [pc, #72]	; (8001014 <SystemInit+0x60>)
 8000fcc:	4013      	ands	r3, r2
 8000fce:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000fd0:	4b0f      	ldr	r3, [pc, #60]	; (8001010 <SystemInit+0x5c>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a0e      	ldr	r2, [pc, #56]	; (8001010 <SystemInit+0x5c>)
 8000fd6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000fda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fde:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000fe0:	4b0b      	ldr	r3, [pc, #44]	; (8001010 <SystemInit+0x5c>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a0a      	ldr	r2, [pc, #40]	; (8001010 <SystemInit+0x5c>)
 8000fe6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fea:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000fec:	4b08      	ldr	r3, [pc, #32]	; (8001010 <SystemInit+0x5c>)
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	4a07      	ldr	r2, [pc, #28]	; (8001010 <SystemInit+0x5c>)
 8000ff2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000ff6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000ff8:	4b05      	ldr	r3, [pc, #20]	; (8001010 <SystemInit+0x5c>)
 8000ffa:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000ffe:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001000:	4b05      	ldr	r3, [pc, #20]	; (8001018 <SystemInit+0x64>)
 8001002:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001006:	609a      	str	r2, [r3, #8]
#endif 
}
 8001008:	bf00      	nop
 800100a:	46bd      	mov	sp, r7
 800100c:	bc80      	pop	{r7}
 800100e:	4770      	bx	lr
 8001010:	40021000 	.word	0x40021000
 8001014:	f8ff0000 	.word	0xf8ff0000
 8001018:	e000ed00 	.word	0xe000ed00

0800101c <MX_TIM5_Init>:

TIM_HandleTypeDef htim5;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b086      	sub	sp, #24
 8001020:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001022:	f107 0308 	add.w	r3, r7, #8
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]
 800102a:	605a      	str	r2, [r3, #4]
 800102c:	609a      	str	r2, [r3, #8]
 800102e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001030:	463b      	mov	r3, r7
 8001032:	2200      	movs	r2, #0
 8001034:	601a      	str	r2, [r3, #0]
 8001036:	605a      	str	r2, [r3, #4]

  htim5.Instance = TIM5;
 8001038:	4b1d      	ldr	r3, [pc, #116]	; (80010b0 <MX_TIM5_Init+0x94>)
 800103a:	4a1e      	ldr	r2, [pc, #120]	; (80010b4 <MX_TIM5_Init+0x98>)
 800103c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800103e:	4b1c      	ldr	r3, [pc, #112]	; (80010b0 <MX_TIM5_Init+0x94>)
 8001040:	2200      	movs	r2, #0
 8001042:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001044:	4b1a      	ldr	r3, [pc, #104]	; (80010b0 <MX_TIM5_Init+0x94>)
 8001046:	2200      	movs	r2, #0
 8001048:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xe00;
 800104a:	4b19      	ldr	r3, [pc, #100]	; (80010b0 <MX_TIM5_Init+0x94>)
 800104c:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 8001050:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001052:	4b17      	ldr	r3, [pc, #92]	; (80010b0 <MX_TIM5_Init+0x94>)
 8001054:	2200      	movs	r2, #0
 8001056:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001058:	4b15      	ldr	r3, [pc, #84]	; (80010b0 <MX_TIM5_Init+0x94>)
 800105a:	2200      	movs	r2, #0
 800105c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800105e:	4814      	ldr	r0, [pc, #80]	; (80010b0 <MX_TIM5_Init+0x94>)
 8001060:	f002 fb1b 	bl	800369a <HAL_TIM_Base_Init>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 800106a:	f7ff fcb9 	bl	80009e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800106e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001072:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001074:	f107 0308 	add.w	r3, r7, #8
 8001078:	4619      	mov	r1, r3
 800107a:	480d      	ldr	r0, [pc, #52]	; (80010b0 <MX_TIM5_Init+0x94>)
 800107c:	f002 fc63 	bl	8003946 <HAL_TIM_ConfigClockSource>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001086:	f7ff fcab 	bl	80009e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800108a:	2300      	movs	r3, #0
 800108c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800108e:	2300      	movs	r3, #0
 8001090:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001092:	463b      	mov	r3, r7
 8001094:	4619      	mov	r1, r3
 8001096:	4806      	ldr	r0, [pc, #24]	; (80010b0 <MX_TIM5_Init+0x94>)
 8001098:	f002 fe40 	bl	8003d1c <HAL_TIMEx_MasterConfigSynchronization>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80010a2:	f7ff fc9d 	bl	80009e0 <Error_Handler>
  }

}
 80010a6:	bf00      	nop
 80010a8:	3718      	adds	r7, #24
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20002a88 	.word	0x20002a88
 80010b4:	40000c00 	.word	0x40000c00

080010b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a0d      	ldr	r2, [pc, #52]	; (80010fc <HAL_TIM_Base_MspInit+0x44>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d113      	bne.n	80010f2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80010ca:	4b0d      	ldr	r3, [pc, #52]	; (8001100 <HAL_TIM_Base_MspInit+0x48>)
 80010cc:	69db      	ldr	r3, [r3, #28]
 80010ce:	4a0c      	ldr	r2, [pc, #48]	; (8001100 <HAL_TIM_Base_MspInit+0x48>)
 80010d0:	f043 0308 	orr.w	r3, r3, #8
 80010d4:	61d3      	str	r3, [r2, #28]
 80010d6:	4b0a      	ldr	r3, [pc, #40]	; (8001100 <HAL_TIM_Base_MspInit+0x48>)
 80010d8:	69db      	ldr	r3, [r3, #28]
 80010da:	f003 0308 	and.w	r3, r3, #8
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 80010e2:	2200      	movs	r2, #0
 80010e4:	2105      	movs	r1, #5
 80010e6:	2032      	movs	r0, #50	; 0x32
 80010e8:	f000 f9a7 	bl	800143a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80010ec:	2032      	movs	r0, #50	; 0x32
 80010ee:	f000 f9c0 	bl	8001472 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 80010f2:	bf00      	nop
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	40000c00 	.word	0x40000c00
 8001100:	40021000 	.word	0x40021000

08001104 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001108:	4b11      	ldr	r3, [pc, #68]	; (8001150 <MX_USART1_UART_Init+0x4c>)
 800110a:	4a12      	ldr	r2, [pc, #72]	; (8001154 <MX_USART1_UART_Init+0x50>)
 800110c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800110e:	4b10      	ldr	r3, [pc, #64]	; (8001150 <MX_USART1_UART_Init+0x4c>)
 8001110:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001114:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001116:	4b0e      	ldr	r3, [pc, #56]	; (8001150 <MX_USART1_UART_Init+0x4c>)
 8001118:	2200      	movs	r2, #0
 800111a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800111c:	4b0c      	ldr	r3, [pc, #48]	; (8001150 <MX_USART1_UART_Init+0x4c>)
 800111e:	2200      	movs	r2, #0
 8001120:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001122:	4b0b      	ldr	r3, [pc, #44]	; (8001150 <MX_USART1_UART_Init+0x4c>)
 8001124:	2200      	movs	r2, #0
 8001126:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001128:	4b09      	ldr	r3, [pc, #36]	; (8001150 <MX_USART1_UART_Init+0x4c>)
 800112a:	220c      	movs	r2, #12
 800112c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800112e:	4b08      	ldr	r3, [pc, #32]	; (8001150 <MX_USART1_UART_Init+0x4c>)
 8001130:	2200      	movs	r2, #0
 8001132:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001134:	4b06      	ldr	r3, [pc, #24]	; (8001150 <MX_USART1_UART_Init+0x4c>)
 8001136:	2200      	movs	r2, #0
 8001138:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800113a:	4805      	ldr	r0, [pc, #20]	; (8001150 <MX_USART1_UART_Init+0x4c>)
 800113c:	f002 fe44 	bl	8003dc8 <HAL_UART_Init>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001146:	f7ff fc4b 	bl	80009e0 <Error_Handler>
  }

}
 800114a:	bf00      	nop
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	2000280c 	.word	0x2000280c
 8001154:	40013800 	.word	0x40013800

08001158 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b088      	sub	sp, #32
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001160:	f107 0310 	add.w	r3, r7, #16
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]
 8001168:	605a      	str	r2, [r3, #4]
 800116a:	609a      	str	r2, [r3, #8]
 800116c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4a1c      	ldr	r2, [pc, #112]	; (80011e4 <HAL_UART_MspInit+0x8c>)
 8001174:	4293      	cmp	r3, r2
 8001176:	d131      	bne.n	80011dc <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001178:	4b1b      	ldr	r3, [pc, #108]	; (80011e8 <HAL_UART_MspInit+0x90>)
 800117a:	699b      	ldr	r3, [r3, #24]
 800117c:	4a1a      	ldr	r2, [pc, #104]	; (80011e8 <HAL_UART_MspInit+0x90>)
 800117e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001182:	6193      	str	r3, [r2, #24]
 8001184:	4b18      	ldr	r3, [pc, #96]	; (80011e8 <HAL_UART_MspInit+0x90>)
 8001186:	699b      	ldr	r3, [r3, #24]
 8001188:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800118c:	60fb      	str	r3, [r7, #12]
 800118e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001190:	4b15      	ldr	r3, [pc, #84]	; (80011e8 <HAL_UART_MspInit+0x90>)
 8001192:	699b      	ldr	r3, [r3, #24]
 8001194:	4a14      	ldr	r2, [pc, #80]	; (80011e8 <HAL_UART_MspInit+0x90>)
 8001196:	f043 0304 	orr.w	r3, r3, #4
 800119a:	6193      	str	r3, [r2, #24]
 800119c:	4b12      	ldr	r3, [pc, #72]	; (80011e8 <HAL_UART_MspInit+0x90>)
 800119e:	699b      	ldr	r3, [r3, #24]
 80011a0:	f003 0304 	and.w	r3, r3, #4
 80011a4:	60bb      	str	r3, [r7, #8]
 80011a6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = MCU_TX1_Pin;
 80011a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011ac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ae:	2302      	movs	r3, #2
 80011b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011b2:	2303      	movs	r3, #3
 80011b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MCU_TX1_GPIO_Port, &GPIO_InitStruct);
 80011b6:	f107 0310 	add.w	r3, r7, #16
 80011ba:	4619      	mov	r1, r3
 80011bc:	480b      	ldr	r0, [pc, #44]	; (80011ec <HAL_UART_MspInit+0x94>)
 80011be:	f000 f967 	bl	8001490 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MCU_RX1_Pin;
 80011c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011c8:	2300      	movs	r3, #0
 80011ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011cc:	2300      	movs	r3, #0
 80011ce:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(MCU_RX1_GPIO_Port, &GPIO_InitStruct);
 80011d0:	f107 0310 	add.w	r3, r7, #16
 80011d4:	4619      	mov	r1, r3
 80011d6:	4805      	ldr	r0, [pc, #20]	; (80011ec <HAL_UART_MspInit+0x94>)
 80011d8:	f000 f95a 	bl	8001490 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80011dc:	bf00      	nop
 80011de:	3720      	adds	r7, #32
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	40013800 	.word	0x40013800
 80011e8:	40021000 	.word	0x40021000
 80011ec:	40010800 	.word	0x40010800

080011f0 <__io_putchar>:

*/

PUTCHAR_PROTOTYPE

{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
/* Place your implementation of fputc here */

/* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
{
    /* 堵塞判断串口是否发送完成 */
    while((USART1->SR & 0X40) == 0);
 80011f8:	bf00      	nop
 80011fa:	4b08      	ldr	r3, [pc, #32]	; (800121c <__io_putchar+0x2c>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001202:	2b00      	cmp	r3, #0
 8001204:	d0f9      	beq.n	80011fa <__io_putchar+0xa>

    /* 串口发送完成，将该字符发送 */
    USART1->DR = (uint8_t) ch;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	b2da      	uxtb	r2, r3
 800120a:	4b04      	ldr	r3, [pc, #16]	; (800121c <__io_putchar+0x2c>)
 800120c:	605a      	str	r2, [r3, #4]

    return ch;
 800120e:	687b      	ldr	r3, [r7, #4]
}

//HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
//return ch;

}
 8001210:	4618      	mov	r0, r3
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	bc80      	pop	{r7}
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	40013800 	.word	0x40013800

08001220 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001220:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001222:	e003      	b.n	800122c <LoopCopyDataInit>

08001224 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001224:	4b0b      	ldr	r3, [pc, #44]	; (8001254 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001226:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001228:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800122a:	3104      	adds	r1, #4

0800122c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800122c:	480a      	ldr	r0, [pc, #40]	; (8001258 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800122e:	4b0b      	ldr	r3, [pc, #44]	; (800125c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001230:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001232:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001234:	d3f6      	bcc.n	8001224 <CopyDataInit>
  ldr r2, =_sbss
 8001236:	4a0a      	ldr	r2, [pc, #40]	; (8001260 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001238:	e002      	b.n	8001240 <LoopFillZerobss>

0800123a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800123a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800123c:	f842 3b04 	str.w	r3, [r2], #4

08001240 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001240:	4b08      	ldr	r3, [pc, #32]	; (8001264 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001242:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001244:	d3f9      	bcc.n	800123a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001246:	f7ff feb5 	bl	8000fb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800124a:	f007 fc15 	bl	8008a78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800124e:	f7ff fb1f 	bl	8000890 <main>
  bx lr
 8001252:	4770      	bx	lr
  ldr r3, =_sidata
 8001254:	0800a078 	.word	0x0800a078
  ldr r0, =_sdata
 8001258:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800125c:	200001e4 	.word	0x200001e4
  ldr r2, =_sbss
 8001260:	200001e4 	.word	0x200001e4
  ldr r3, = _ebss
 8001264:	2000320c 	.word	0x2000320c

08001268 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001268:	e7fe      	b.n	8001268 <ADC1_2_IRQHandler>
	...

0800126c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001270:	4b08      	ldr	r3, [pc, #32]	; (8001294 <HAL_Init+0x28>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a07      	ldr	r2, [pc, #28]	; (8001294 <HAL_Init+0x28>)
 8001276:	f043 0310 	orr.w	r3, r3, #16
 800127a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800127c:	2003      	movs	r0, #3
 800127e:	f000 f8d1 	bl	8001424 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001282:	2000      	movs	r0, #0
 8001284:	f7ff fd64 	bl	8000d50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001288:	f7ff fd2a 	bl	8000ce0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800128c:	2300      	movs	r3, #0
}
 800128e:	4618      	mov	r0, r3
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	40022000 	.word	0x40022000

08001298 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800129c:	4b05      	ldr	r3, [pc, #20]	; (80012b4 <HAL_IncTick+0x1c>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	461a      	mov	r2, r3
 80012a2:	4b05      	ldr	r3, [pc, #20]	; (80012b8 <HAL_IncTick+0x20>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4413      	add	r3, r2
 80012a8:	4a03      	ldr	r2, [pc, #12]	; (80012b8 <HAL_IncTick+0x20>)
 80012aa:	6013      	str	r3, [r2, #0]
}
 80012ac:	bf00      	nop
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bc80      	pop	{r7}
 80012b2:	4770      	bx	lr
 80012b4:	20000008 	.word	0x20000008
 80012b8:	20002ac8 	.word	0x20002ac8

080012bc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  return uwTick;
 80012c0:	4b02      	ldr	r3, [pc, #8]	; (80012cc <HAL_GetTick+0x10>)
 80012c2:	681b      	ldr	r3, [r3, #0]
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bc80      	pop	{r7}
 80012ca:	4770      	bx	lr
 80012cc:	20002ac8 	.word	0x20002ac8

080012d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f003 0307 	and.w	r3, r3, #7
 80012de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012e0:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <__NVIC_SetPriorityGrouping+0x44>)
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012e6:	68ba      	ldr	r2, [r7, #8]
 80012e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012ec:	4013      	ands	r3, r2
 80012ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001300:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001302:	4a04      	ldr	r2, [pc, #16]	; (8001314 <__NVIC_SetPriorityGrouping+0x44>)
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	60d3      	str	r3, [r2, #12]
}
 8001308:	bf00      	nop
 800130a:	3714      	adds	r7, #20
 800130c:	46bd      	mov	sp, r7
 800130e:	bc80      	pop	{r7}
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	e000ed00 	.word	0xe000ed00

08001318 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800131c:	4b04      	ldr	r3, [pc, #16]	; (8001330 <__NVIC_GetPriorityGrouping+0x18>)
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	0a1b      	lsrs	r3, r3, #8
 8001322:	f003 0307 	and.w	r3, r3, #7
}
 8001326:	4618      	mov	r0, r3
 8001328:	46bd      	mov	sp, r7
 800132a:	bc80      	pop	{r7}
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	e000ed00 	.word	0xe000ed00

08001334 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800133e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001342:	2b00      	cmp	r3, #0
 8001344:	db0b      	blt.n	800135e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	f003 021f 	and.w	r2, r3, #31
 800134c:	4906      	ldr	r1, [pc, #24]	; (8001368 <__NVIC_EnableIRQ+0x34>)
 800134e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001352:	095b      	lsrs	r3, r3, #5
 8001354:	2001      	movs	r0, #1
 8001356:	fa00 f202 	lsl.w	r2, r0, r2
 800135a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800135e:	bf00      	nop
 8001360:	370c      	adds	r7, #12
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr
 8001368:	e000e100 	.word	0xe000e100

0800136c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	6039      	str	r1, [r7, #0]
 8001376:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001378:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137c:	2b00      	cmp	r3, #0
 800137e:	db0a      	blt.n	8001396 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	b2da      	uxtb	r2, r3
 8001384:	490c      	ldr	r1, [pc, #48]	; (80013b8 <__NVIC_SetPriority+0x4c>)
 8001386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138a:	0112      	lsls	r2, r2, #4
 800138c:	b2d2      	uxtb	r2, r2
 800138e:	440b      	add	r3, r1
 8001390:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001394:	e00a      	b.n	80013ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	b2da      	uxtb	r2, r3
 800139a:	4908      	ldr	r1, [pc, #32]	; (80013bc <__NVIC_SetPriority+0x50>)
 800139c:	79fb      	ldrb	r3, [r7, #7]
 800139e:	f003 030f 	and.w	r3, r3, #15
 80013a2:	3b04      	subs	r3, #4
 80013a4:	0112      	lsls	r2, r2, #4
 80013a6:	b2d2      	uxtb	r2, r2
 80013a8:	440b      	add	r3, r1
 80013aa:	761a      	strb	r2, [r3, #24]
}
 80013ac:	bf00      	nop
 80013ae:	370c      	adds	r7, #12
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bc80      	pop	{r7}
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	e000e100 	.word	0xe000e100
 80013bc:	e000ed00 	.word	0xe000ed00

080013c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b089      	sub	sp, #36	; 0x24
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	60f8      	str	r0, [r7, #12]
 80013c8:	60b9      	str	r1, [r7, #8]
 80013ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	f003 0307 	and.w	r3, r3, #7
 80013d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	f1c3 0307 	rsb	r3, r3, #7
 80013da:	2b04      	cmp	r3, #4
 80013dc:	bf28      	it	cs
 80013de:	2304      	movcs	r3, #4
 80013e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	3304      	adds	r3, #4
 80013e6:	2b06      	cmp	r3, #6
 80013e8:	d902      	bls.n	80013f0 <NVIC_EncodePriority+0x30>
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	3b03      	subs	r3, #3
 80013ee:	e000      	b.n	80013f2 <NVIC_EncodePriority+0x32>
 80013f0:	2300      	movs	r3, #0
 80013f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013f4:	f04f 32ff 	mov.w	r2, #4294967295
 80013f8:	69bb      	ldr	r3, [r7, #24]
 80013fa:	fa02 f303 	lsl.w	r3, r2, r3
 80013fe:	43da      	mvns	r2, r3
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	401a      	ands	r2, r3
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001408:	f04f 31ff 	mov.w	r1, #4294967295
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	fa01 f303 	lsl.w	r3, r1, r3
 8001412:	43d9      	mvns	r1, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001418:	4313      	orrs	r3, r2
         );
}
 800141a:	4618      	mov	r0, r3
 800141c:	3724      	adds	r7, #36	; 0x24
 800141e:	46bd      	mov	sp, r7
 8001420:	bc80      	pop	{r7}
 8001422:	4770      	bx	lr

08001424 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f7ff ff4f 	bl	80012d0 <__NVIC_SetPriorityGrouping>
}
 8001432:	bf00      	nop
 8001434:	3708      	adds	r7, #8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}

0800143a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800143a:	b580      	push	{r7, lr}
 800143c:	b086      	sub	sp, #24
 800143e:	af00      	add	r7, sp, #0
 8001440:	4603      	mov	r3, r0
 8001442:	60b9      	str	r1, [r7, #8]
 8001444:	607a      	str	r2, [r7, #4]
 8001446:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001448:	2300      	movs	r3, #0
 800144a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800144c:	f7ff ff64 	bl	8001318 <__NVIC_GetPriorityGrouping>
 8001450:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001452:	687a      	ldr	r2, [r7, #4]
 8001454:	68b9      	ldr	r1, [r7, #8]
 8001456:	6978      	ldr	r0, [r7, #20]
 8001458:	f7ff ffb2 	bl	80013c0 <NVIC_EncodePriority>
 800145c:	4602      	mov	r2, r0
 800145e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001462:	4611      	mov	r1, r2
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff ff81 	bl	800136c <__NVIC_SetPriority>
}
 800146a:	bf00      	nop
 800146c:	3718      	adds	r7, #24
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}

08001472 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001472:	b580      	push	{r7, lr}
 8001474:	b082      	sub	sp, #8
 8001476:	af00      	add	r7, sp, #0
 8001478:	4603      	mov	r3, r0
 800147a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800147c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff ff57 	bl	8001334 <__NVIC_EnableIRQ>
}
 8001486:	bf00      	nop
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
	...

08001490 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001490:	b480      	push	{r7}
 8001492:	b08b      	sub	sp, #44	; 0x2c
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800149a:	2300      	movs	r3, #0
 800149c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800149e:	2300      	movs	r3, #0
 80014a0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014a2:	e133      	b.n	800170c <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80014a4:	2201      	movs	r2, #1
 80014a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	69fa      	ldr	r2, [r7, #28]
 80014b4:	4013      	ands	r3, r2
 80014b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80014b8:	69ba      	ldr	r2, [r7, #24]
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	429a      	cmp	r2, r3
 80014be:	f040 8122 	bne.w	8001706 <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	2b12      	cmp	r3, #18
 80014c8:	d034      	beq.n	8001534 <HAL_GPIO_Init+0xa4>
 80014ca:	2b12      	cmp	r3, #18
 80014cc:	d80d      	bhi.n	80014ea <HAL_GPIO_Init+0x5a>
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d02b      	beq.n	800152a <HAL_GPIO_Init+0x9a>
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	d804      	bhi.n	80014e0 <HAL_GPIO_Init+0x50>
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d031      	beq.n	800153e <HAL_GPIO_Init+0xae>
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d01c      	beq.n	8001518 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80014de:	e048      	b.n	8001572 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80014e0:	2b03      	cmp	r3, #3
 80014e2:	d043      	beq.n	800156c <HAL_GPIO_Init+0xdc>
 80014e4:	2b11      	cmp	r3, #17
 80014e6:	d01b      	beq.n	8001520 <HAL_GPIO_Init+0x90>
          break;
 80014e8:	e043      	b.n	8001572 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80014ea:	4a8f      	ldr	r2, [pc, #572]	; (8001728 <HAL_GPIO_Init+0x298>)
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d026      	beq.n	800153e <HAL_GPIO_Init+0xae>
 80014f0:	4a8d      	ldr	r2, [pc, #564]	; (8001728 <HAL_GPIO_Init+0x298>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d806      	bhi.n	8001504 <HAL_GPIO_Init+0x74>
 80014f6:	4a8d      	ldr	r2, [pc, #564]	; (800172c <HAL_GPIO_Init+0x29c>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d020      	beq.n	800153e <HAL_GPIO_Init+0xae>
 80014fc:	4a8c      	ldr	r2, [pc, #560]	; (8001730 <HAL_GPIO_Init+0x2a0>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d01d      	beq.n	800153e <HAL_GPIO_Init+0xae>
          break;
 8001502:	e036      	b.n	8001572 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001504:	4a8b      	ldr	r2, [pc, #556]	; (8001734 <HAL_GPIO_Init+0x2a4>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d019      	beq.n	800153e <HAL_GPIO_Init+0xae>
 800150a:	4a8b      	ldr	r2, [pc, #556]	; (8001738 <HAL_GPIO_Init+0x2a8>)
 800150c:	4293      	cmp	r3, r2
 800150e:	d016      	beq.n	800153e <HAL_GPIO_Init+0xae>
 8001510:	4a8a      	ldr	r2, [pc, #552]	; (800173c <HAL_GPIO_Init+0x2ac>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d013      	beq.n	800153e <HAL_GPIO_Init+0xae>
          break;
 8001516:	e02c      	b.n	8001572 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	68db      	ldr	r3, [r3, #12]
 800151c:	623b      	str	r3, [r7, #32]
          break;
 800151e:	e028      	b.n	8001572 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	3304      	adds	r3, #4
 8001526:	623b      	str	r3, [r7, #32]
          break;
 8001528:	e023      	b.n	8001572 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	3308      	adds	r3, #8
 8001530:	623b      	str	r3, [r7, #32]
          break;
 8001532:	e01e      	b.n	8001572 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	330c      	adds	r3, #12
 800153a:	623b      	str	r3, [r7, #32]
          break;
 800153c:	e019      	b.n	8001572 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	689b      	ldr	r3, [r3, #8]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d102      	bne.n	800154c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001546:	2304      	movs	r3, #4
 8001548:	623b      	str	r3, [r7, #32]
          break;
 800154a:	e012      	b.n	8001572 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	689b      	ldr	r3, [r3, #8]
 8001550:	2b01      	cmp	r3, #1
 8001552:	d105      	bne.n	8001560 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001554:	2308      	movs	r3, #8
 8001556:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	69fa      	ldr	r2, [r7, #28]
 800155c:	611a      	str	r2, [r3, #16]
          break;
 800155e:	e008      	b.n	8001572 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001560:	2308      	movs	r3, #8
 8001562:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	69fa      	ldr	r2, [r7, #28]
 8001568:	615a      	str	r2, [r3, #20]
          break;
 800156a:	e002      	b.n	8001572 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800156c:	2300      	movs	r3, #0
 800156e:	623b      	str	r3, [r7, #32]
          break;
 8001570:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001572:	69bb      	ldr	r3, [r7, #24]
 8001574:	2bff      	cmp	r3, #255	; 0xff
 8001576:	d801      	bhi.n	800157c <HAL_GPIO_Init+0xec>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	e001      	b.n	8001580 <HAL_GPIO_Init+0xf0>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	3304      	adds	r3, #4
 8001580:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001582:	69bb      	ldr	r3, [r7, #24]
 8001584:	2bff      	cmp	r3, #255	; 0xff
 8001586:	d802      	bhi.n	800158e <HAL_GPIO_Init+0xfe>
 8001588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800158a:	009b      	lsls	r3, r3, #2
 800158c:	e002      	b.n	8001594 <HAL_GPIO_Init+0x104>
 800158e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001590:	3b08      	subs	r3, #8
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	210f      	movs	r1, #15
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	fa01 f303 	lsl.w	r3, r1, r3
 80015a2:	43db      	mvns	r3, r3
 80015a4:	401a      	ands	r2, r3
 80015a6:	6a39      	ldr	r1, [r7, #32]
 80015a8:	693b      	ldr	r3, [r7, #16]
 80015aa:	fa01 f303 	lsl.w	r3, r1, r3
 80015ae:	431a      	orrs	r2, r3
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015bc:	2b00      	cmp	r3, #0
 80015be:	f000 80a2 	beq.w	8001706 <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015c2:	4b5f      	ldr	r3, [pc, #380]	; (8001740 <HAL_GPIO_Init+0x2b0>)
 80015c4:	699b      	ldr	r3, [r3, #24]
 80015c6:	4a5e      	ldr	r2, [pc, #376]	; (8001740 <HAL_GPIO_Init+0x2b0>)
 80015c8:	f043 0301 	orr.w	r3, r3, #1
 80015cc:	6193      	str	r3, [r2, #24]
 80015ce:	4b5c      	ldr	r3, [pc, #368]	; (8001740 <HAL_GPIO_Init+0x2b0>)
 80015d0:	699b      	ldr	r3, [r3, #24]
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	60bb      	str	r3, [r7, #8]
 80015d8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80015da:	4a5a      	ldr	r2, [pc, #360]	; (8001744 <HAL_GPIO_Init+0x2b4>)
 80015dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015de:	089b      	lsrs	r3, r3, #2
 80015e0:	3302      	adds	r3, #2
 80015e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015e6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ea:	f003 0303 	and.w	r3, r3, #3
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	220f      	movs	r2, #15
 80015f2:	fa02 f303 	lsl.w	r3, r2, r3
 80015f6:	43db      	mvns	r3, r3
 80015f8:	68fa      	ldr	r2, [r7, #12]
 80015fa:	4013      	ands	r3, r2
 80015fc:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4a51      	ldr	r2, [pc, #324]	; (8001748 <HAL_GPIO_Init+0x2b8>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d01f      	beq.n	8001646 <HAL_GPIO_Init+0x1b6>
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4a50      	ldr	r2, [pc, #320]	; (800174c <HAL_GPIO_Init+0x2bc>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d019      	beq.n	8001642 <HAL_GPIO_Init+0x1b2>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	4a4f      	ldr	r2, [pc, #316]	; (8001750 <HAL_GPIO_Init+0x2c0>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d013      	beq.n	800163e <HAL_GPIO_Init+0x1ae>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4a4e      	ldr	r2, [pc, #312]	; (8001754 <HAL_GPIO_Init+0x2c4>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d00d      	beq.n	800163a <HAL_GPIO_Init+0x1aa>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4a4d      	ldr	r2, [pc, #308]	; (8001758 <HAL_GPIO_Init+0x2c8>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d007      	beq.n	8001636 <HAL_GPIO_Init+0x1a6>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4a4c      	ldr	r2, [pc, #304]	; (800175c <HAL_GPIO_Init+0x2cc>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d101      	bne.n	8001632 <HAL_GPIO_Init+0x1a2>
 800162e:	2305      	movs	r3, #5
 8001630:	e00a      	b.n	8001648 <HAL_GPIO_Init+0x1b8>
 8001632:	2306      	movs	r3, #6
 8001634:	e008      	b.n	8001648 <HAL_GPIO_Init+0x1b8>
 8001636:	2304      	movs	r3, #4
 8001638:	e006      	b.n	8001648 <HAL_GPIO_Init+0x1b8>
 800163a:	2303      	movs	r3, #3
 800163c:	e004      	b.n	8001648 <HAL_GPIO_Init+0x1b8>
 800163e:	2302      	movs	r3, #2
 8001640:	e002      	b.n	8001648 <HAL_GPIO_Init+0x1b8>
 8001642:	2301      	movs	r3, #1
 8001644:	e000      	b.n	8001648 <HAL_GPIO_Init+0x1b8>
 8001646:	2300      	movs	r3, #0
 8001648:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800164a:	f002 0203 	and.w	r2, r2, #3
 800164e:	0092      	lsls	r2, r2, #2
 8001650:	4093      	lsls	r3, r2
 8001652:	68fa      	ldr	r2, [r7, #12]
 8001654:	4313      	orrs	r3, r2
 8001656:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001658:	493a      	ldr	r1, [pc, #232]	; (8001744 <HAL_GPIO_Init+0x2b4>)
 800165a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800165c:	089b      	lsrs	r3, r3, #2
 800165e:	3302      	adds	r3, #2
 8001660:	68fa      	ldr	r2, [r7, #12]
 8001662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800166e:	2b00      	cmp	r3, #0
 8001670:	d006      	beq.n	8001680 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001672:	4b3b      	ldr	r3, [pc, #236]	; (8001760 <HAL_GPIO_Init+0x2d0>)
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	493a      	ldr	r1, [pc, #232]	; (8001760 <HAL_GPIO_Init+0x2d0>)
 8001678:	69bb      	ldr	r3, [r7, #24]
 800167a:	4313      	orrs	r3, r2
 800167c:	600b      	str	r3, [r1, #0]
 800167e:	e006      	b.n	800168e <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001680:	4b37      	ldr	r3, [pc, #220]	; (8001760 <HAL_GPIO_Init+0x2d0>)
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	69bb      	ldr	r3, [r7, #24]
 8001686:	43db      	mvns	r3, r3
 8001688:	4935      	ldr	r1, [pc, #212]	; (8001760 <HAL_GPIO_Init+0x2d0>)
 800168a:	4013      	ands	r3, r2
 800168c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d006      	beq.n	80016a8 <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800169a:	4b31      	ldr	r3, [pc, #196]	; (8001760 <HAL_GPIO_Init+0x2d0>)
 800169c:	685a      	ldr	r2, [r3, #4]
 800169e:	4930      	ldr	r1, [pc, #192]	; (8001760 <HAL_GPIO_Init+0x2d0>)
 80016a0:	69bb      	ldr	r3, [r7, #24]
 80016a2:	4313      	orrs	r3, r2
 80016a4:	604b      	str	r3, [r1, #4]
 80016a6:	e006      	b.n	80016b6 <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80016a8:	4b2d      	ldr	r3, [pc, #180]	; (8001760 <HAL_GPIO_Init+0x2d0>)
 80016aa:	685a      	ldr	r2, [r3, #4]
 80016ac:	69bb      	ldr	r3, [r7, #24]
 80016ae:	43db      	mvns	r3, r3
 80016b0:	492b      	ldr	r1, [pc, #172]	; (8001760 <HAL_GPIO_Init+0x2d0>)
 80016b2:	4013      	ands	r3, r2
 80016b4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d006      	beq.n	80016d0 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80016c2:	4b27      	ldr	r3, [pc, #156]	; (8001760 <HAL_GPIO_Init+0x2d0>)
 80016c4:	689a      	ldr	r2, [r3, #8]
 80016c6:	4926      	ldr	r1, [pc, #152]	; (8001760 <HAL_GPIO_Init+0x2d0>)
 80016c8:	69bb      	ldr	r3, [r7, #24]
 80016ca:	4313      	orrs	r3, r2
 80016cc:	608b      	str	r3, [r1, #8]
 80016ce:	e006      	b.n	80016de <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80016d0:	4b23      	ldr	r3, [pc, #140]	; (8001760 <HAL_GPIO_Init+0x2d0>)
 80016d2:	689a      	ldr	r2, [r3, #8]
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	43db      	mvns	r3, r3
 80016d8:	4921      	ldr	r1, [pc, #132]	; (8001760 <HAL_GPIO_Init+0x2d0>)
 80016da:	4013      	ands	r3, r2
 80016dc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d006      	beq.n	80016f8 <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80016ea:	4b1d      	ldr	r3, [pc, #116]	; (8001760 <HAL_GPIO_Init+0x2d0>)
 80016ec:	68da      	ldr	r2, [r3, #12]
 80016ee:	491c      	ldr	r1, [pc, #112]	; (8001760 <HAL_GPIO_Init+0x2d0>)
 80016f0:	69bb      	ldr	r3, [r7, #24]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	60cb      	str	r3, [r1, #12]
 80016f6:	e006      	b.n	8001706 <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80016f8:	4b19      	ldr	r3, [pc, #100]	; (8001760 <HAL_GPIO_Init+0x2d0>)
 80016fa:	68da      	ldr	r2, [r3, #12]
 80016fc:	69bb      	ldr	r3, [r7, #24]
 80016fe:	43db      	mvns	r3, r3
 8001700:	4917      	ldr	r1, [pc, #92]	; (8001760 <HAL_GPIO_Init+0x2d0>)
 8001702:	4013      	ands	r3, r2
 8001704:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001708:	3301      	adds	r3, #1
 800170a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001712:	fa22 f303 	lsr.w	r3, r2, r3
 8001716:	2b00      	cmp	r3, #0
 8001718:	f47f aec4 	bne.w	80014a4 <HAL_GPIO_Init+0x14>
  }
}
 800171c:	bf00      	nop
 800171e:	372c      	adds	r7, #44	; 0x2c
 8001720:	46bd      	mov	sp, r7
 8001722:	bc80      	pop	{r7}
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	10210000 	.word	0x10210000
 800172c:	10110000 	.word	0x10110000
 8001730:	10120000 	.word	0x10120000
 8001734:	10310000 	.word	0x10310000
 8001738:	10320000 	.word	0x10320000
 800173c:	10220000 	.word	0x10220000
 8001740:	40021000 	.word	0x40021000
 8001744:	40010000 	.word	0x40010000
 8001748:	40010800 	.word	0x40010800
 800174c:	40010c00 	.word	0x40010c00
 8001750:	40011000 	.word	0x40011000
 8001754:	40011400 	.word	0x40011400
 8001758:	40011800 	.word	0x40011800
 800175c:	40011c00 	.word	0x40011c00
 8001760:	40010400 	.word	0x40010400

08001764 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	460b      	mov	r3, r1
 800176e:	807b      	strh	r3, [r7, #2]
 8001770:	4613      	mov	r3, r2
 8001772:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001774:	787b      	ldrb	r3, [r7, #1]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d003      	beq.n	8001782 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800177a:	887a      	ldrh	r2, [r7, #2]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001780:	e003      	b.n	800178a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001782:	887b      	ldrh	r3, [r7, #2]
 8001784:	041a      	lsls	r2, r3, #16
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	611a      	str	r2, [r3, #16]
}
 800178a:	bf00      	nop
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	bc80      	pop	{r7}
 8001792:	4770      	bx	lr

08001794 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d101      	bne.n	80017a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e10f      	b.n	80019c6 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d106      	bne.n	80017c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	f7fe fffc 	bl	80007b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2224      	movs	r2, #36	; 0x24
 80017c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f022 0201 	bic.w	r2, r2, #1
 80017d6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80017d8:	f001 fba8 	bl	8002f2c <HAL_RCC_GetPCLK1Freq>
 80017dc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	4a7b      	ldr	r2, [pc, #492]	; (80019d0 <HAL_I2C_Init+0x23c>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d807      	bhi.n	80017f8 <HAL_I2C_Init+0x64>
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	4a7a      	ldr	r2, [pc, #488]	; (80019d4 <HAL_I2C_Init+0x240>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	bf94      	ite	ls
 80017f0:	2301      	movls	r3, #1
 80017f2:	2300      	movhi	r3, #0
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	e006      	b.n	8001806 <HAL_I2C_Init+0x72>
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	4a77      	ldr	r2, [pc, #476]	; (80019d8 <HAL_I2C_Init+0x244>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	bf94      	ite	ls
 8001800:	2301      	movls	r3, #1
 8001802:	2300      	movhi	r3, #0
 8001804:	b2db      	uxtb	r3, r3
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e0db      	b.n	80019c6 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	4a72      	ldr	r2, [pc, #456]	; (80019dc <HAL_I2C_Init+0x248>)
 8001812:	fba2 2303 	umull	r2, r3, r2, r3
 8001816:	0c9b      	lsrs	r3, r3, #18
 8001818:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	68ba      	ldr	r2, [r7, #8]
 800182a:	430a      	orrs	r2, r1
 800182c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	6a1b      	ldr	r3, [r3, #32]
 8001834:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	4a64      	ldr	r2, [pc, #400]	; (80019d0 <HAL_I2C_Init+0x23c>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d802      	bhi.n	8001848 <HAL_I2C_Init+0xb4>
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	3301      	adds	r3, #1
 8001846:	e009      	b.n	800185c <HAL_I2C_Init+0xc8>
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800184e:	fb02 f303 	mul.w	r3, r2, r3
 8001852:	4a63      	ldr	r2, [pc, #396]	; (80019e0 <HAL_I2C_Init+0x24c>)
 8001854:	fba2 2303 	umull	r2, r3, r2, r3
 8001858:	099b      	lsrs	r3, r3, #6
 800185a:	3301      	adds	r3, #1
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	6812      	ldr	r2, [r2, #0]
 8001860:	430b      	orrs	r3, r1
 8001862:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	69db      	ldr	r3, [r3, #28]
 800186a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800186e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	4956      	ldr	r1, [pc, #344]	; (80019d0 <HAL_I2C_Init+0x23c>)
 8001878:	428b      	cmp	r3, r1
 800187a:	d80d      	bhi.n	8001898 <HAL_I2C_Init+0x104>
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	1e59      	subs	r1, r3, #1
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	005b      	lsls	r3, r3, #1
 8001886:	fbb1 f3f3 	udiv	r3, r1, r3
 800188a:	3301      	adds	r3, #1
 800188c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001890:	2b04      	cmp	r3, #4
 8001892:	bf38      	it	cc
 8001894:	2304      	movcc	r3, #4
 8001896:	e04f      	b.n	8001938 <HAL_I2C_Init+0x1a4>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d111      	bne.n	80018c4 <HAL_I2C_Init+0x130>
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	1e58      	subs	r0, r3, #1
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6859      	ldr	r1, [r3, #4]
 80018a8:	460b      	mov	r3, r1
 80018aa:	005b      	lsls	r3, r3, #1
 80018ac:	440b      	add	r3, r1
 80018ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80018b2:	3301      	adds	r3, #1
 80018b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	bf0c      	ite	eq
 80018bc:	2301      	moveq	r3, #1
 80018be:	2300      	movne	r3, #0
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	e012      	b.n	80018ea <HAL_I2C_Init+0x156>
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	1e58      	subs	r0, r3, #1
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6859      	ldr	r1, [r3, #4]
 80018cc:	460b      	mov	r3, r1
 80018ce:	009b      	lsls	r3, r3, #2
 80018d0:	440b      	add	r3, r1
 80018d2:	0099      	lsls	r1, r3, #2
 80018d4:	440b      	add	r3, r1
 80018d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80018da:	3301      	adds	r3, #1
 80018dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	bf0c      	ite	eq
 80018e4:	2301      	moveq	r3, #1
 80018e6:	2300      	movne	r3, #0
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <HAL_I2C_Init+0x15e>
 80018ee:	2301      	movs	r3, #1
 80018f0:	e022      	b.n	8001938 <HAL_I2C_Init+0x1a4>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d10e      	bne.n	8001918 <HAL_I2C_Init+0x184>
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	1e58      	subs	r0, r3, #1
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6859      	ldr	r1, [r3, #4]
 8001902:	460b      	mov	r3, r1
 8001904:	005b      	lsls	r3, r3, #1
 8001906:	440b      	add	r3, r1
 8001908:	fbb0 f3f3 	udiv	r3, r0, r3
 800190c:	3301      	adds	r3, #1
 800190e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001912:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001916:	e00f      	b.n	8001938 <HAL_I2C_Init+0x1a4>
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	1e58      	subs	r0, r3, #1
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6859      	ldr	r1, [r3, #4]
 8001920:	460b      	mov	r3, r1
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	440b      	add	r3, r1
 8001926:	0099      	lsls	r1, r3, #2
 8001928:	440b      	add	r3, r1
 800192a:	fbb0 f3f3 	udiv	r3, r0, r3
 800192e:	3301      	adds	r3, #1
 8001930:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001934:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001938:	6879      	ldr	r1, [r7, #4]
 800193a:	6809      	ldr	r1, [r1, #0]
 800193c:	4313      	orrs	r3, r2
 800193e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	69da      	ldr	r2, [r3, #28]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6a1b      	ldr	r3, [r3, #32]
 8001952:	431a      	orrs	r2, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	430a      	orrs	r2, r1
 800195a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001966:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	6911      	ldr	r1, [r2, #16]
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	68d2      	ldr	r2, [r2, #12]
 8001972:	4311      	orrs	r1, r2
 8001974:	687a      	ldr	r2, [r7, #4]
 8001976:	6812      	ldr	r2, [r2, #0]
 8001978:	430b      	orrs	r3, r1
 800197a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	68db      	ldr	r3, [r3, #12]
 8001982:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	695a      	ldr	r2, [r3, #20]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	699b      	ldr	r3, [r3, #24]
 800198e:	431a      	orrs	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	430a      	orrs	r2, r1
 8001996:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f042 0201 	orr.w	r2, r2, #1
 80019a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2200      	movs	r2, #0
 80019ac:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2220      	movs	r2, #32
 80019b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2200      	movs	r2, #0
 80019ba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2200      	movs	r2, #0
 80019c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3710      	adds	r7, #16
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	000186a0 	.word	0x000186a0
 80019d4:	001e847f 	.word	0x001e847f
 80019d8:	003d08ff 	.word	0x003d08ff
 80019dc:	431bde83 	.word	0x431bde83
 80019e0:	10624dd3 	.word	0x10624dd3

080019e4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80019e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019e6:	b08b      	sub	sp, #44	; 0x2c
 80019e8:	af06      	add	r7, sp, #24
 80019ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d101      	bne.n	80019f6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e0d3      	b.n	8001b9e <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d106      	bne.n	8001a10 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2200      	movs	r2, #0
 8001a06:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f006 fda6 	bl	800855c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2203      	movs	r2, #3
 8001a14:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f002 fb22 	bl	8004066 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	603b      	str	r3, [r7, #0]
 8001a28:	687e      	ldr	r6, [r7, #4]
 8001a2a:	466d      	mov	r5, sp
 8001a2c:	f106 0410 	add.w	r4, r6, #16
 8001a30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a34:	6823      	ldr	r3, [r4, #0]
 8001a36:	602b      	str	r3, [r5, #0]
 8001a38:	1d33      	adds	r3, r6, #4
 8001a3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a3c:	6838      	ldr	r0, [r7, #0]
 8001a3e:	f002 faeb 	bl	8004018 <USB_CoreInit>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d005      	beq.n	8001a54 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2202      	movs	r2, #2
 8001a4c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	e0a4      	b.n	8001b9e <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2100      	movs	r1, #0
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f002 fb1f 	bl	800409e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a60:	2300      	movs	r3, #0
 8001a62:	73fb      	strb	r3, [r7, #15]
 8001a64:	e035      	b.n	8001ad2 <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001a66:	7bfb      	ldrb	r3, [r7, #15]
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	015b      	lsls	r3, r3, #5
 8001a6c:	4413      	add	r3, r2
 8001a6e:	3329      	adds	r3, #41	; 0x29
 8001a70:	2201      	movs	r2, #1
 8001a72:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001a74:	7bfb      	ldrb	r3, [r7, #15]
 8001a76:	687a      	ldr	r2, [r7, #4]
 8001a78:	015b      	lsls	r3, r3, #5
 8001a7a:	4413      	add	r3, r2
 8001a7c:	3328      	adds	r3, #40	; 0x28
 8001a7e:	7bfa      	ldrb	r2, [r7, #15]
 8001a80:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	7bfa      	ldrb	r2, [r7, #15]
 8001a86:	b291      	uxth	r1, r2
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	015b      	lsls	r3, r3, #5
 8001a8c:	4413      	add	r3, r2
 8001a8e:	3336      	adds	r3, #54	; 0x36
 8001a90:	460a      	mov	r2, r1
 8001a92:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001a94:	7bfb      	ldrb	r3, [r7, #15]
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	015b      	lsls	r3, r3, #5
 8001a9a:	4413      	add	r3, r2
 8001a9c:	332b      	adds	r3, #43	; 0x2b
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001aa2:	7bfb      	ldrb	r3, [r7, #15]
 8001aa4:	687a      	ldr	r2, [r7, #4]
 8001aa6:	015b      	lsls	r3, r3, #5
 8001aa8:	4413      	add	r3, r2
 8001aaa:	3338      	adds	r3, #56	; 0x38
 8001aac:	2200      	movs	r2, #0
 8001aae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001ab0:	7bfb      	ldrb	r3, [r7, #15]
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	015b      	lsls	r3, r3, #5
 8001ab6:	4413      	add	r3, r2
 8001ab8:	333c      	adds	r3, #60	; 0x3c
 8001aba:	2200      	movs	r2, #0
 8001abc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001abe:	7bfb      	ldrb	r3, [r7, #15]
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	3302      	adds	r3, #2
 8001ac4:	015b      	lsls	r3, r3, #5
 8001ac6:	4413      	add	r3, r2
 8001ac8:	2200      	movs	r2, #0
 8001aca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001acc:	7bfb      	ldrb	r3, [r7, #15]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	73fb      	strb	r3, [r7, #15]
 8001ad2:	7bfa      	ldrb	r2, [r7, #15]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d3c4      	bcc.n	8001a66 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001adc:	2300      	movs	r3, #0
 8001ade:	73fb      	strb	r3, [r7, #15]
 8001ae0:	e031      	b.n	8001b46 <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001ae2:	7bfb      	ldrb	r3, [r7, #15]
 8001ae4:	687a      	ldr	r2, [r7, #4]
 8001ae6:	015b      	lsls	r3, r3, #5
 8001ae8:	4413      	add	r3, r2
 8001aea:	f203 1329 	addw	r3, r3, #297	; 0x129
 8001aee:	2200      	movs	r2, #0
 8001af0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001af2:	7bfb      	ldrb	r3, [r7, #15]
 8001af4:	687a      	ldr	r2, [r7, #4]
 8001af6:	015b      	lsls	r3, r3, #5
 8001af8:	4413      	add	r3, r2
 8001afa:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001afe:	7bfa      	ldrb	r2, [r7, #15]
 8001b00:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001b02:	7bfb      	ldrb	r3, [r7, #15]
 8001b04:	687a      	ldr	r2, [r7, #4]
 8001b06:	015b      	lsls	r3, r3, #5
 8001b08:	4413      	add	r3, r2
 8001b0a:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8001b0e:	2200      	movs	r2, #0
 8001b10:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001b12:	7bfb      	ldrb	r3, [r7, #15]
 8001b14:	687a      	ldr	r2, [r7, #4]
 8001b16:	015b      	lsls	r3, r3, #5
 8001b18:	4413      	add	r3, r2
 8001b1a:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001b22:	7bfb      	ldrb	r3, [r7, #15]
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	015b      	lsls	r3, r3, #5
 8001b28:	4413      	add	r3, r2
 8001b2a:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8001b2e:	2200      	movs	r2, #0
 8001b30:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001b32:	7bfb      	ldrb	r3, [r7, #15]
 8001b34:	687a      	ldr	r2, [r7, #4]
 8001b36:	330a      	adds	r3, #10
 8001b38:	015b      	lsls	r3, r3, #5
 8001b3a:	4413      	add	r3, r2
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b40:	7bfb      	ldrb	r3, [r7, #15]
 8001b42:	3301      	adds	r3, #1
 8001b44:	73fb      	strb	r3, [r7, #15]
 8001b46:	7bfa      	ldrb	r2, [r7, #15]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d3c8      	bcc.n	8001ae2 <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	603b      	str	r3, [r7, #0]
 8001b56:	687e      	ldr	r6, [r7, #4]
 8001b58:	466d      	mov	r5, sp
 8001b5a:	f106 0410 	add.w	r4, r6, #16
 8001b5e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b60:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b62:	6823      	ldr	r3, [r4, #0]
 8001b64:	602b      	str	r3, [r5, #0]
 8001b66:	1d33      	adds	r3, r6, #4
 8001b68:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b6a:	6838      	ldr	r0, [r7, #0]
 8001b6c:	f002 faa3 	bl	80040b6 <USB_DevInit>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d005      	beq.n	8001b82 <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2202      	movs	r2, #2
 8001b7a:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e00d      	b.n	8001b9e <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2200      	movs	r2, #0
 8001b86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4618      	mov	r0, r3
 8001b98:	f003 fae1 	bl	800515e <USB_DevDisconnect>

  return HAL_OK;
 8001b9c:	2300      	movs	r3, #0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3714      	adds	r7, #20
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001ba6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	b082      	sub	sp, #8
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d101      	bne.n	8001bbc <HAL_PCD_Start+0x16>
 8001bb8:	2302      	movs	r3, #2
 8001bba:	e016      	b.n	8001bea <HAL_PCD_Start+0x44>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001bc4:	2101      	movs	r1, #1
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f006 ff19 	bl	80089fe <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f003 faba 	bl	800514a <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f002 fa2c 	bl	8004038 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2200      	movs	r2, #0
 8001be4:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001be8:	2300      	movs	r3, #0
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}

08001bf2 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001bf2:	b580      	push	{r7, lr}
 8001bf4:	b082      	sub	sp, #8
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f003 fab7 	bl	8005172 <USB_ReadInterrupts>
 8001c04:	4603      	mov	r3, r0
 8001c06:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c0e:	d102      	bne.n	8001c16 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f000 fadf 	bl	80021d4 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f003 faa9 	bl	8005172 <USB_ReadInterrupts>
 8001c20:	4603      	mov	r3, r0
 8001c22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c2a:	d112      	bne.n	8001c52 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001c34:	b29a      	uxth	r2, r3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c3e:	b292      	uxth	r2, r2
 8001c40:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	f006 fd06 	bl	8008656 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f000 f8de 	bl	8001e0e <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f003 fa8b 	bl	8005172 <USB_ReadInterrupts>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c62:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001c66:	d10b      	bne.n	8001c80 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001c70:	b29a      	uxth	r2, r3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001c7a:	b292      	uxth	r2, r2
 8001c7c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4618      	mov	r0, r3
 8001c86:	f003 fa74 	bl	8005172 <USB_ReadInterrupts>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c94:	d10b      	bne.n	8001cae <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001c9e:	b29a      	uxth	r2, r3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001ca8:	b292      	uxth	r2, r2
 8001caa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f003 fa5d 	bl	8005172 <USB_ReadInterrupts>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cc2:	d126      	bne.n	8001d12 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001ccc:	b29a      	uxth	r2, r3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f022 0204 	bic.w	r2, r2, #4
 8001cd6:	b292      	uxth	r2, r2
 8001cd8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001ce4:	b29a      	uxth	r2, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f022 0208 	bic.w	r2, r2, #8
 8001cee:	b292      	uxth	r2, r2
 8001cf0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f006 fce7 	bl	80086c8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001d0c:	b292      	uxth	r2, r2
 8001d0e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4618      	mov	r0, r3
 8001d18:	f003 fa2b 	bl	8005172 <USB_ReadInterrupts>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001d26:	d13d      	bne.n	8001da4 <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001d30:	b29a      	uxth	r2, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f042 0208 	orr.w	r2, r2, #8
 8001d3a:	b292      	uxth	r2, r2
 8001d3c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001d48:	b29a      	uxth	r2, r3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d52:	b292      	uxth	r2, r2
 8001d54:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001d60:	b29a      	uxth	r2, r3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f042 0204 	orr.w	r2, r2, #4
 8001d6a:	b292      	uxth	r2, r2
 8001d6c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f003 f9fc 	bl	8005172 <USB_ReadInterrupts>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d84:	d10b      	bne.n	8001d9e <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001d8e:	b29a      	uxth	r2, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001d98:	b292      	uxth	r2, r2
 8001d9a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f006 fc78 	bl	8008694 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f003 f9e2 	bl	8005172 <USB_ReadInterrupts>
 8001dae:	4603      	mov	r3, r0
 8001db0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001db4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001db8:	d10e      	bne.n	8001dd8 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001dc2:	b29a      	uxth	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001dcc:	b292      	uxth	r2, r2
 8001dce:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f006 fc31 	bl	800863a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f003 f9c8 	bl	8005172 <USB_ReadInterrupts>
 8001de2:	4603      	mov	r3, r0
 8001de4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001de8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001dec:	d10b      	bne.n	8001e06 <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001df6:	b29a      	uxth	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e00:	b292      	uxth	r2, r2
 8001e02:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8001e06:	bf00      	nop
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b082      	sub	sp, #8
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
 8001e16:	460b      	mov	r3, r1
 8001e18:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d101      	bne.n	8001e28 <HAL_PCD_SetAddress+0x1a>
 8001e24:	2302      	movs	r3, #2
 8001e26:	e013      	b.n	8001e50 <HAL_PCD_SetAddress+0x42>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	78fa      	ldrb	r2, [r7, #3]
 8001e34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	78fa      	ldrb	r2, [r7, #3]
 8001e3e:	4611      	mov	r1, r2
 8001e40:	4618      	mov	r0, r3
 8001e42:	f003 f96f 	bl	8005124 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001e4e:	2300      	movs	r3, #0
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3708      	adds	r7, #8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	4608      	mov	r0, r1
 8001e62:	4611      	mov	r1, r2
 8001e64:	461a      	mov	r2, r3
 8001e66:	4603      	mov	r3, r0
 8001e68:	70fb      	strb	r3, [r7, #3]
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	803b      	strh	r3, [r7, #0]
 8001e6e:	4613      	mov	r3, r2
 8001e70:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001e72:	2300      	movs	r3, #0
 8001e74:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001e76:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	da0b      	bge.n	8001e96 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e7e:	78fb      	ldrb	r3, [r7, #3]
 8001e80:	f003 0307 	and.w	r3, r3, #7
 8001e84:	015b      	lsls	r3, r3, #5
 8001e86:	3328      	adds	r3, #40	; 0x28
 8001e88:	687a      	ldr	r2, [r7, #4]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	2201      	movs	r2, #1
 8001e92:	705a      	strb	r2, [r3, #1]
 8001e94:	e00b      	b.n	8001eae <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e96:	78fb      	ldrb	r3, [r7, #3]
 8001e98:	f003 0307 	and.w	r3, r3, #7
 8001e9c:	015b      	lsls	r3, r3, #5
 8001e9e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001eae:	78fb      	ldrb	r3, [r7, #3]
 8001eb0:	f003 0307 	and.w	r3, r3, #7
 8001eb4:	b2da      	uxtb	r2, r3
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001eba:	883a      	ldrh	r2, [r7, #0]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	78ba      	ldrb	r2, [r7, #2]
 8001ec4:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	785b      	ldrb	r3, [r3, #1]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d004      	beq.n	8001ed8 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	b29a      	uxth	r2, r3
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001ed8:	78bb      	ldrb	r3, [r7, #2]
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d102      	bne.n	8001ee4 <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d101      	bne.n	8001ef2 <HAL_PCD_EP_Open+0x9a>
 8001eee:	2302      	movs	r3, #2
 8001ef0:	e00e      	b.n	8001f10 <HAL_PCD_EP_Open+0xb8>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	68f9      	ldr	r1, [r7, #12]
 8001f00:	4618      	mov	r0, r3
 8001f02:	f002 f8fd 	bl	8004100 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8001f0e:	7afb      	ldrb	r3, [r7, #11]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3710      	adds	r7, #16
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	460b      	mov	r3, r1
 8001f22:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001f24:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	da0b      	bge.n	8001f44 <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f2c:	78fb      	ldrb	r3, [r7, #3]
 8001f2e:	f003 0307 	and.w	r3, r3, #7
 8001f32:	015b      	lsls	r3, r3, #5
 8001f34:	3328      	adds	r3, #40	; 0x28
 8001f36:	687a      	ldr	r2, [r7, #4]
 8001f38:	4413      	add	r3, r2
 8001f3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	705a      	strb	r2, [r3, #1]
 8001f42:	e00b      	b.n	8001f5c <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f44:	78fb      	ldrb	r3, [r7, #3]
 8001f46:	f003 0307 	and.w	r3, r3, #7
 8001f4a:	015b      	lsls	r3, r3, #5
 8001f4c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001f50:	687a      	ldr	r2, [r7, #4]
 8001f52:	4413      	add	r3, r2
 8001f54:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001f5c:	78fb      	ldrb	r3, [r7, #3]
 8001f5e:	f003 0307 	and.w	r3, r3, #7
 8001f62:	b2da      	uxtb	r2, r3
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d101      	bne.n	8001f76 <HAL_PCD_EP_Close+0x5e>
 8001f72:	2302      	movs	r3, #2
 8001f74:	e00e      	b.n	8001f94 <HAL_PCD_EP_Close+0x7c>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2201      	movs	r2, #1
 8001f7a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	68f9      	ldr	r1, [r7, #12]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f002 fba9 	bl	80046dc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001f92:	2300      	movs	r3, #0
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3710      	adds	r7, #16
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}

08001f9c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b086      	sub	sp, #24
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	60f8      	str	r0, [r7, #12]
 8001fa4:	607a      	str	r2, [r7, #4]
 8001fa6:	603b      	str	r3, [r7, #0]
 8001fa8:	460b      	mov	r3, r1
 8001faa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fac:	7afb      	ldrb	r3, [r7, #11]
 8001fae:	f003 0307 	and.w	r3, r3, #7
 8001fb2:	015b      	lsls	r3, r3, #5
 8001fb4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001fb8:	68fa      	ldr	r2, [r7, #12]
 8001fba:	4413      	add	r3, r2
 8001fbc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	683a      	ldr	r2, [r7, #0]
 8001fc8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001fd6:	7afb      	ldrb	r3, [r7, #11]
 8001fd8:	f003 0307 	and.w	r3, r3, #7
 8001fdc:	b2da      	uxtb	r2, r3
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001fe2:	7afb      	ldrb	r3, [r7, #11]
 8001fe4:	f003 0307 	and.w	r3, r3, #7
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d106      	bne.n	8001ffa <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	6979      	ldr	r1, [r7, #20]
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f002 fd08 	bl	8004a08 <USB_EPStartXfer>
 8001ff8:	e005      	b.n	8002006 <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	6979      	ldr	r1, [r7, #20]
 8002000:	4618      	mov	r0, r3
 8002002:	f002 fd01 	bl	8004a08 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002006:	2300      	movs	r3, #0
}
 8002008:	4618      	mov	r0, r3
 800200a:	3718      	adds	r7, #24
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}

08002010 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0
 8002016:	60f8      	str	r0, [r7, #12]
 8002018:	607a      	str	r2, [r7, #4]
 800201a:	603b      	str	r3, [r7, #0]
 800201c:	460b      	mov	r3, r1
 800201e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002020:	7afb      	ldrb	r3, [r7, #11]
 8002022:	f003 0307 	and.w	r3, r3, #7
 8002026:	015b      	lsls	r3, r3, #5
 8002028:	3328      	adds	r3, #40	; 0x28
 800202a:	68fa      	ldr	r2, [r7, #12]
 800202c:	4413      	add	r3, r2
 800202e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	683a      	ldr	r2, [r7, #0]
 800203a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	2200      	movs	r2, #0
 8002040:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	2201      	movs	r2, #1
 8002046:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002048:	7afb      	ldrb	r3, [r7, #11]
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	b2da      	uxtb	r2, r3
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002054:	7afb      	ldrb	r3, [r7, #11]
 8002056:	f003 0307 	and.w	r3, r3, #7
 800205a:	2b00      	cmp	r3, #0
 800205c:	d106      	bne.n	800206c <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	6979      	ldr	r1, [r7, #20]
 8002064:	4618      	mov	r0, r3
 8002066:	f002 fccf 	bl	8004a08 <USB_EPStartXfer>
 800206a:	e005      	b.n	8002078 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	6979      	ldr	r1, [r7, #20]
 8002072:	4618      	mov	r0, r3
 8002074:	f002 fcc8 	bl	8004a08 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	3718      	adds	r7, #24
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b084      	sub	sp, #16
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
 800208a:	460b      	mov	r3, r1
 800208c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800208e:	78fb      	ldrb	r3, [r7, #3]
 8002090:	f003 0207 	and.w	r2, r3, #7
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	429a      	cmp	r2, r3
 800209a:	d901      	bls.n	80020a0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	e046      	b.n	800212e <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80020a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	da0b      	bge.n	80020c0 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020a8:	78fb      	ldrb	r3, [r7, #3]
 80020aa:	f003 0307 	and.w	r3, r3, #7
 80020ae:	015b      	lsls	r3, r3, #5
 80020b0:	3328      	adds	r3, #40	; 0x28
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	4413      	add	r3, r2
 80020b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	2201      	movs	r2, #1
 80020bc:	705a      	strb	r2, [r3, #1]
 80020be:	e009      	b.n	80020d4 <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80020c0:	78fb      	ldrb	r3, [r7, #3]
 80020c2:	015b      	lsls	r3, r3, #5
 80020c4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	4413      	add	r3, r2
 80020cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2200      	movs	r2, #0
 80020d2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2201      	movs	r2, #1
 80020d8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80020da:	78fb      	ldrb	r3, [r7, #3]
 80020dc:	f003 0307 	and.w	r3, r3, #7
 80020e0:	b2da      	uxtb	r2, r3
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d101      	bne.n	80020f4 <HAL_PCD_EP_SetStall+0x72>
 80020f0:	2302      	movs	r3, #2
 80020f2:	e01c      	b.n	800212e <HAL_PCD_EP_SetStall+0xac>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2201      	movs	r2, #1
 80020f8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	68f9      	ldr	r1, [r7, #12]
 8002102:	4618      	mov	r0, r3
 8002104:	f002 ff38 	bl	8004f78 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002108:	78fb      	ldrb	r3, [r7, #3]
 800210a:	f003 0307 	and.w	r3, r3, #7
 800210e:	2b00      	cmp	r3, #0
 8002110:	d108      	bne.n	8002124 <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800211c:	4619      	mov	r1, r3
 800211e:	4610      	mov	r0, r2
 8002120:	f003 f836 	bl	8005190 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2200      	movs	r2, #0
 8002128:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 800212c:	2300      	movs	r3, #0
}
 800212e:	4618      	mov	r0, r3
 8002130:	3710      	adds	r7, #16
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}

08002136 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002136:	b580      	push	{r7, lr}
 8002138:	b084      	sub	sp, #16
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
 800213e:	460b      	mov	r3, r1
 8002140:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002142:	78fb      	ldrb	r3, [r7, #3]
 8002144:	f003 020f 	and.w	r2, r3, #15
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	429a      	cmp	r2, r3
 800214e:	d901      	bls.n	8002154 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e03a      	b.n	80021ca <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002154:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002158:	2b00      	cmp	r3, #0
 800215a:	da0b      	bge.n	8002174 <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800215c:	78fb      	ldrb	r3, [r7, #3]
 800215e:	f003 0307 	and.w	r3, r3, #7
 8002162:	015b      	lsls	r3, r3, #5
 8002164:	3328      	adds	r3, #40	; 0x28
 8002166:	687a      	ldr	r2, [r7, #4]
 8002168:	4413      	add	r3, r2
 800216a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2201      	movs	r2, #1
 8002170:	705a      	strb	r2, [r3, #1]
 8002172:	e00b      	b.n	800218c <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002174:	78fb      	ldrb	r3, [r7, #3]
 8002176:	f003 0307 	and.w	r3, r3, #7
 800217a:	015b      	lsls	r3, r3, #5
 800217c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002180:	687a      	ldr	r2, [r7, #4]
 8002182:	4413      	add	r3, r2
 8002184:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	2200      	movs	r2, #0
 800218a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2200      	movs	r2, #0
 8002190:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002192:	78fb      	ldrb	r3, [r7, #3]
 8002194:	f003 0307 	and.w	r3, r3, #7
 8002198:	b2da      	uxtb	r2, r3
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d101      	bne.n	80021ac <HAL_PCD_EP_ClrStall+0x76>
 80021a8:	2302      	movs	r3, #2
 80021aa:	e00e      	b.n	80021ca <HAL_PCD_EP_ClrStall+0x94>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2201      	movs	r2, #1
 80021b0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	68f9      	ldr	r1, [r7, #12]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f002 ff1e 	bl	8004ffc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2200      	movs	r2, #0
 80021c4:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
	...

080021d4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80021d4:	b590      	push	{r4, r7, lr}
 80021d6:	b089      	sub	sp, #36	; 0x24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80021dc:	e282      	b.n	80026e4 <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80021e6:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80021e8:	8afb      	ldrh	r3, [r7, #22]
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	f003 030f 	and.w	r3, r3, #15
 80021f0:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 80021f2:	7d7b      	ldrb	r3, [r7, #21]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	f040 8142 	bne.w	800247e <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80021fa:	8afb      	ldrh	r3, [r7, #22]
 80021fc:	f003 0310 	and.w	r3, r3, #16
 8002200:	2b00      	cmp	r3, #0
 8002202:	d151      	bne.n	80022a8 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	881b      	ldrh	r3, [r3, #0]
 800220a:	b29b      	uxth	r3, r3
 800220c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002210:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002214:	b29c      	uxth	r4, r3
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 800221e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002222:	b29b      	uxth	r3, r3
 8002224:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	3328      	adds	r3, #40	; 0x28
 800222a:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002234:	b29b      	uxth	r3, r3
 8002236:	461a      	mov	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	00db      	lsls	r3, r3, #3
 800223e:	4413      	add	r3, r2
 8002240:	3302      	adds	r3, #2
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	687a      	ldr	r2, [r7, #4]
 8002246:	6812      	ldr	r2, [r2, #0]
 8002248:	4413      	add	r3, r2
 800224a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800224e:	881b      	ldrh	r3, [r3, #0]
 8002250:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	695a      	ldr	r2, [r3, #20]
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	69db      	ldr	r3, [r3, #28]
 8002260:	441a      	add	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002266:	2100      	movs	r1, #0
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	f006 f9cf 	bl	800860c <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002274:	b2db      	uxtb	r3, r3
 8002276:	2b00      	cmp	r3, #0
 8002278:	f000 8234 	beq.w	80026e4 <PCD_EP_ISR_Handler+0x510>
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	2b00      	cmp	r3, #0
 8002282:	f040 822f 	bne.w	80026e4 <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800228c:	b2db      	uxtb	r3, r3
 800228e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002292:	b2da      	uxtb	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	b292      	uxth	r2, r2
 800229a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2200      	movs	r2, #0
 80022a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80022a6:	e21d      	b.n	80026e4 <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80022ae:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	881b      	ldrh	r3, [r3, #0]
 80022b6:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80022b8:	8a7b      	ldrh	r3, [r7, #18]
 80022ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d033      	beq.n	800232a <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	461a      	mov	r2, r3
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	00db      	lsls	r3, r3, #3
 80022d4:	4413      	add	r3, r2
 80022d6:	3306      	adds	r3, #6
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	687a      	ldr	r2, [r7, #4]
 80022dc:	6812      	ldr	r2, [r2, #0]
 80022de:	4413      	add	r3, r2
 80022e0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022e4:	881b      	ldrh	r3, [r3, #0]
 80022e6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6818      	ldr	r0, [r3, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f503 710c 	add.w	r1, r3, #560	; 0x230
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002300:	b29b      	uxth	r3, r3
 8002302:	f002 ff94 	bl	800522e <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	881b      	ldrh	r3, [r3, #0]
 800230c:	b29a      	uxth	r2, r3
 800230e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002312:	4013      	ands	r3, r2
 8002314:	b29c      	uxth	r4, r3
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 800231e:	b292      	uxth	r2, r2
 8002320:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f006 f948 	bl	80085b8 <HAL_PCD_SetupStageCallback>
 8002328:	e1dc      	b.n	80026e4 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800232a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800232e:	2b00      	cmp	r3, #0
 8002330:	f280 81d8 	bge.w	80026e4 <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	881b      	ldrh	r3, [r3, #0]
 800233a:	b29a      	uxth	r2, r3
 800233c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002340:	4013      	ands	r3, r2
 8002342:	b29c      	uxth	r4, r3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 800234c:	b292      	uxth	r2, r2
 800234e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002358:	b29b      	uxth	r3, r3
 800235a:	461a      	mov	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	00db      	lsls	r3, r3, #3
 8002362:	4413      	add	r3, r2
 8002364:	3306      	adds	r3, #6
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	6812      	ldr	r2, [r2, #0]
 800236c:	4413      	add	r3, r2
 800236e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002372:	881b      	ldrh	r3, [r3, #0]
 8002374:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	69db      	ldr	r3, [r3, #28]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d019      	beq.n	80023b8 <PCD_EP_ISR_Handler+0x1e4>
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	695b      	ldr	r3, [r3, #20]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d015      	beq.n	80023b8 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6818      	ldr	r0, [r3, #0]
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6959      	ldr	r1, [r3, #20]
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800239c:	b29b      	uxth	r3, r3
 800239e:	f002 ff46 	bl	800522e <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	695a      	ldr	r2, [r3, #20]
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	69db      	ldr	r3, [r3, #28]
 80023aa:	441a      	add	r2, r3
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80023b0:	2100      	movs	r1, #0
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f006 f912 	bl	80085dc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	461c      	mov	r4, r3
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	441c      	add	r4, r3
 80023ca:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 80023ce:	461c      	mov	r4, r3
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	691b      	ldr	r3, [r3, #16]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d10e      	bne.n	80023f6 <PCD_EP_ISR_Handler+0x222>
 80023d8:	8823      	ldrh	r3, [r4, #0]
 80023da:	b29b      	uxth	r3, r3
 80023dc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	8023      	strh	r3, [r4, #0]
 80023e4:	8823      	ldrh	r3, [r4, #0]
 80023e6:	b29b      	uxth	r3, r3
 80023e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80023ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	8023      	strh	r3, [r4, #0]
 80023f4:	e02d      	b.n	8002452 <PCD_EP_ISR_Handler+0x27e>
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	691b      	ldr	r3, [r3, #16]
 80023fa:	2b3e      	cmp	r3, #62	; 0x3e
 80023fc:	d812      	bhi.n	8002424 <PCD_EP_ISR_Handler+0x250>
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	691b      	ldr	r3, [r3, #16]
 8002402:	085b      	lsrs	r3, r3, #1
 8002404:	61bb      	str	r3, [r7, #24]
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	691b      	ldr	r3, [r3, #16]
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	2b00      	cmp	r3, #0
 8002410:	d002      	beq.n	8002418 <PCD_EP_ISR_Handler+0x244>
 8002412:	69bb      	ldr	r3, [r7, #24]
 8002414:	3301      	adds	r3, #1
 8002416:	61bb      	str	r3, [r7, #24]
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	b29b      	uxth	r3, r3
 800241c:	029b      	lsls	r3, r3, #10
 800241e:	b29b      	uxth	r3, r3
 8002420:	8023      	strh	r3, [r4, #0]
 8002422:	e016      	b.n	8002452 <PCD_EP_ISR_Handler+0x27e>
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	691b      	ldr	r3, [r3, #16]
 8002428:	095b      	lsrs	r3, r3, #5
 800242a:	61bb      	str	r3, [r7, #24]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	691b      	ldr	r3, [r3, #16]
 8002430:	f003 031f 	and.w	r3, r3, #31
 8002434:	2b00      	cmp	r3, #0
 8002436:	d102      	bne.n	800243e <PCD_EP_ISR_Handler+0x26a>
 8002438:	69bb      	ldr	r3, [r7, #24]
 800243a:	3b01      	subs	r3, #1
 800243c:	61bb      	str	r3, [r7, #24]
 800243e:	69bb      	ldr	r3, [r7, #24]
 8002440:	b29b      	uxth	r3, r3
 8002442:	029b      	lsls	r3, r3, #10
 8002444:	b29b      	uxth	r3, r3
 8002446:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800244a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800244e:	b29b      	uxth	r3, r3
 8002450:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	881b      	ldrh	r3, [r3, #0]
 8002458:	b29b      	uxth	r3, r3
 800245a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800245e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002462:	b29c      	uxth	r4, r3
 8002464:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8002468:	b29c      	uxth	r4, r3
 800246a:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800246e:	b29c      	uxth	r4, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	4ba2      	ldr	r3, [pc, #648]	; (8002700 <PCD_EP_ISR_Handler+0x52c>)
 8002476:	4323      	orrs	r3, r4
 8002478:	b29b      	uxth	r3, r3
 800247a:	8013      	strh	r3, [r2, #0]
 800247c:	e132      	b.n	80026e4 <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	461a      	mov	r2, r3
 8002484:	7d7b      	ldrb	r3, [r7, #21]
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	4413      	add	r3, r2
 800248a:	881b      	ldrh	r3, [r3, #0]
 800248c:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800248e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002492:	2b00      	cmp	r3, #0
 8002494:	f280 80d1 	bge.w	800263a <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	461a      	mov	r2, r3
 800249e:	7d7b      	ldrb	r3, [r7, #21]
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	4413      	add	r3, r2
 80024a4:	881b      	ldrh	r3, [r3, #0]
 80024a6:	b29a      	uxth	r2, r3
 80024a8:	f640 738f 	movw	r3, #3983	; 0xf8f
 80024ac:	4013      	ands	r3, r2
 80024ae:	b29c      	uxth	r4, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	461a      	mov	r2, r3
 80024b6:	7d7b      	ldrb	r3, [r7, #21]
 80024b8:	009b      	lsls	r3, r3, #2
 80024ba:	4413      	add	r3, r2
 80024bc:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 80024c0:	b292      	uxth	r2, r2
 80024c2:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80024c4:	7d7b      	ldrb	r3, [r7, #21]
 80024c6:	015b      	lsls	r3, r3, #5
 80024c8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	4413      	add	r3, r2
 80024d0:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	7b1b      	ldrb	r3, [r3, #12]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d121      	bne.n	800251e <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80024e2:	b29b      	uxth	r3, r3
 80024e4:	461a      	mov	r2, r3
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	00db      	lsls	r3, r3, #3
 80024ec:	4413      	add	r3, r2
 80024ee:	3306      	adds	r3, #6
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	6812      	ldr	r2, [r2, #0]
 80024f6:	4413      	add	r3, r2
 80024f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80024fc:	881b      	ldrh	r3, [r3, #0]
 80024fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002502:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8002504:	8bfb      	ldrh	r3, [r7, #30]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d072      	beq.n	80025f0 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6818      	ldr	r0, [r3, #0]
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	6959      	ldr	r1, [r3, #20]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	88da      	ldrh	r2, [r3, #6]
 8002516:	8bfb      	ldrh	r3, [r7, #30]
 8002518:	f002 fe89 	bl	800522e <USB_ReadPMA>
 800251c:	e068      	b.n	80025f0 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	461a      	mov	r2, r3
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	4413      	add	r3, r2
 800252c:	881b      	ldrh	r3, [r3, #0]
 800252e:	b29b      	uxth	r3, r3
 8002530:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d021      	beq.n	800257c <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002540:	b29b      	uxth	r3, r3
 8002542:	461a      	mov	r2, r3
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	00db      	lsls	r3, r3, #3
 800254a:	4413      	add	r3, r2
 800254c:	3302      	adds	r3, #2
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	687a      	ldr	r2, [r7, #4]
 8002552:	6812      	ldr	r2, [r2, #0]
 8002554:	4413      	add	r3, r2
 8002556:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800255a:	881b      	ldrh	r3, [r3, #0]
 800255c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002560:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8002562:	8bfb      	ldrh	r3, [r7, #30]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d02a      	beq.n	80025be <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6818      	ldr	r0, [r3, #0]
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	6959      	ldr	r1, [r3, #20]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	891a      	ldrh	r2, [r3, #8]
 8002574:	8bfb      	ldrh	r3, [r7, #30]
 8002576:	f002 fe5a 	bl	800522e <USB_ReadPMA>
 800257a:	e020      	b.n	80025be <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002584:	b29b      	uxth	r3, r3
 8002586:	461a      	mov	r2, r3
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	00db      	lsls	r3, r3, #3
 800258e:	4413      	add	r3, r2
 8002590:	3306      	adds	r3, #6
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	6812      	ldr	r2, [r2, #0]
 8002598:	4413      	add	r3, r2
 800259a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800259e:	881b      	ldrh	r3, [r3, #0]
 80025a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025a4:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80025a6:	8bfb      	ldrh	r3, [r7, #30]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d008      	beq.n	80025be <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6818      	ldr	r0, [r3, #0]
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6959      	ldr	r1, [r3, #20]
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	895a      	ldrh	r2, [r3, #10]
 80025b8:	8bfb      	ldrh	r3, [r7, #30]
 80025ba:	f002 fe38 	bl	800522e <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	461a      	mov	r2, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	4413      	add	r3, r2
 80025cc:	881b      	ldrh	r3, [r3, #0]
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80025d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025d8:	b29c      	uxth	r4, r3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	461a      	mov	r2, r3
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	441a      	add	r2, r3
 80025e8:	4b46      	ldr	r3, [pc, #280]	; (8002704 <PCD_EP_ISR_Handler+0x530>)
 80025ea:	4323      	orrs	r3, r4
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	69da      	ldr	r2, [r3, #28]
 80025f4:	8bfb      	ldrh	r3, [r7, #30]
 80025f6:	441a      	add	r2, r3
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	695a      	ldr	r2, [r3, #20]
 8002600:	8bfb      	ldrh	r3, [r7, #30]
 8002602:	441a      	add	r2, r3
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d004      	beq.n	800261a <PCD_EP_ISR_Handler+0x446>
 8002610:	8bfa      	ldrh	r2, [r7, #30]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	429a      	cmp	r2, r3
 8002618:	d206      	bcs.n	8002628 <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	4619      	mov	r1, r3
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f005 ffdb 	bl	80085dc <HAL_PCD_DataOutStageCallback>
 8002626:	e008      	b.n	800263a <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	7819      	ldrb	r1, [r3, #0]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	695a      	ldr	r2, [r3, #20]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	699b      	ldr	r3, [r3, #24]
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f7ff fcb1 	bl	8001f9c <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800263a:	8a7b      	ldrh	r3, [r7, #18]
 800263c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002640:	2b00      	cmp	r3, #0
 8002642:	d04f      	beq.n	80026e4 <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 8002644:	7d7b      	ldrb	r3, [r7, #21]
 8002646:	015b      	lsls	r3, r3, #5
 8002648:	3328      	adds	r3, #40	; 0x28
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	4413      	add	r3, r2
 800264e:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	461a      	mov	r2, r3
 8002656:	7d7b      	ldrb	r3, [r7, #21]
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	4413      	add	r3, r2
 800265c:	881b      	ldrh	r3, [r3, #0]
 800265e:	b29b      	uxth	r3, r3
 8002660:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002664:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002668:	b29c      	uxth	r4, r3
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	461a      	mov	r2, r3
 8002670:	7d7b      	ldrb	r3, [r7, #21]
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	441a      	add	r2, r3
 8002676:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 800267a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800267e:	b29b      	uxth	r3, r3
 8002680:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800268a:	b29b      	uxth	r3, r3
 800268c:	461a      	mov	r2, r3
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	00db      	lsls	r3, r3, #3
 8002694:	4413      	add	r3, r2
 8002696:	3302      	adds	r3, #2
 8002698:	005b      	lsls	r3, r3, #1
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	6812      	ldr	r2, [r2, #0]
 800269e:	4413      	add	r3, r2
 80026a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80026a4:	881b      	ldrh	r3, [r3, #0]
 80026a6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	695a      	ldr	r2, [r3, #20]
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	69db      	ldr	r3, [r3, #28]
 80026b6:	441a      	add	r2, r3
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	699b      	ldr	r3, [r3, #24]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d106      	bne.n	80026d2 <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	4619      	mov	r1, r3
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f005 ff9e 	bl	800860c <HAL_PCD_DataInStageCallback>
 80026d0:	e008      	b.n	80026e4 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	7819      	ldrb	r1, [r3, #0]
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	695a      	ldr	r2, [r3, #20]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	699b      	ldr	r3, [r3, #24]
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f7ff fc96 	bl	8002010 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	b21b      	sxth	r3, r3
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	f6ff ad74 	blt.w	80021de <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 80026f6:	2300      	movs	r3, #0
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3724      	adds	r7, #36	; 0x24
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd90      	pop	{r4, r7, pc}
 8002700:	ffff8080 	.word	0xffff8080
 8002704:	ffff80c0 	.word	0xffff80c0

08002708 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8002708:	b480      	push	{r7}
 800270a:	b087      	sub	sp, #28
 800270c:	af00      	add	r7, sp, #0
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	607b      	str	r3, [r7, #4]
 8002712:	460b      	mov	r3, r1
 8002714:	817b      	strh	r3, [r7, #10]
 8002716:	4613      	mov	r3, r2
 8002718:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800271a:	897b      	ldrh	r3, [r7, #10]
 800271c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002720:	b29b      	uxth	r3, r3
 8002722:	2b00      	cmp	r3, #0
 8002724:	d008      	beq.n	8002738 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002726:	897b      	ldrh	r3, [r7, #10]
 8002728:	f003 0307 	and.w	r3, r3, #7
 800272c:	015b      	lsls	r3, r3, #5
 800272e:	3328      	adds	r3, #40	; 0x28
 8002730:	68fa      	ldr	r2, [r7, #12]
 8002732:	4413      	add	r3, r2
 8002734:	617b      	str	r3, [r7, #20]
 8002736:	e006      	b.n	8002746 <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002738:	897b      	ldrh	r3, [r7, #10]
 800273a:	015b      	lsls	r3, r3, #5
 800273c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002740:	68fa      	ldr	r2, [r7, #12]
 8002742:	4413      	add	r3, r2
 8002744:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002746:	893b      	ldrh	r3, [r7, #8]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d107      	bne.n	800275c <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	2200      	movs	r2, #0
 8002750:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	b29a      	uxth	r2, r3
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	80da      	strh	r2, [r3, #6]
 800275a:	e00b      	b.n	8002774 <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	2201      	movs	r2, #1
 8002760:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	b29a      	uxth	r2, r3
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	0c1b      	lsrs	r3, r3, #16
 800276e:	b29a      	uxth	r2, r3
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8002774:	2300      	movs	r3, #0
}
 8002776:	4618      	mov	r0, r3
 8002778:	371c      	adds	r7, #28
 800277a:	46bd      	mov	sp, r7
 800277c:	bc80      	pop	{r7}
 800277e:	4770      	bx	lr

08002780 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d101      	bne.n	8002792 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e26c      	b.n	8002c6c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0301 	and.w	r3, r3, #1
 800279a:	2b00      	cmp	r3, #0
 800279c:	f000 8087 	beq.w	80028ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027a0:	4b92      	ldr	r3, [pc, #584]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f003 030c 	and.w	r3, r3, #12
 80027a8:	2b04      	cmp	r3, #4
 80027aa:	d00c      	beq.n	80027c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027ac:	4b8f      	ldr	r3, [pc, #572]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f003 030c 	and.w	r3, r3, #12
 80027b4:	2b08      	cmp	r3, #8
 80027b6:	d112      	bne.n	80027de <HAL_RCC_OscConfig+0x5e>
 80027b8:	4b8c      	ldr	r3, [pc, #560]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027c4:	d10b      	bne.n	80027de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027c6:	4b89      	ldr	r3, [pc, #548]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d06c      	beq.n	80028ac <HAL_RCC_OscConfig+0x12c>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d168      	bne.n	80028ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e246      	b.n	8002c6c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027e6:	d106      	bne.n	80027f6 <HAL_RCC_OscConfig+0x76>
 80027e8:	4b80      	ldr	r3, [pc, #512]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a7f      	ldr	r2, [pc, #508]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 80027ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027f2:	6013      	str	r3, [r2, #0]
 80027f4:	e02e      	b.n	8002854 <HAL_RCC_OscConfig+0xd4>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d10c      	bne.n	8002818 <HAL_RCC_OscConfig+0x98>
 80027fe:	4b7b      	ldr	r3, [pc, #492]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a7a      	ldr	r2, [pc, #488]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002804:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002808:	6013      	str	r3, [r2, #0]
 800280a:	4b78      	ldr	r3, [pc, #480]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a77      	ldr	r2, [pc, #476]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002810:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002814:	6013      	str	r3, [r2, #0]
 8002816:	e01d      	b.n	8002854 <HAL_RCC_OscConfig+0xd4>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002820:	d10c      	bne.n	800283c <HAL_RCC_OscConfig+0xbc>
 8002822:	4b72      	ldr	r3, [pc, #456]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a71      	ldr	r2, [pc, #452]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002828:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800282c:	6013      	str	r3, [r2, #0]
 800282e:	4b6f      	ldr	r3, [pc, #444]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a6e      	ldr	r2, [pc, #440]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002834:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002838:	6013      	str	r3, [r2, #0]
 800283a:	e00b      	b.n	8002854 <HAL_RCC_OscConfig+0xd4>
 800283c:	4b6b      	ldr	r3, [pc, #428]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a6a      	ldr	r2, [pc, #424]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002842:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002846:	6013      	str	r3, [r2, #0]
 8002848:	4b68      	ldr	r3, [pc, #416]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a67      	ldr	r2, [pc, #412]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 800284e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002852:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d013      	beq.n	8002884 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800285c:	f7fe fd2e 	bl	80012bc <HAL_GetTick>
 8002860:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002862:	e008      	b.n	8002876 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002864:	f7fe fd2a 	bl	80012bc <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	2b64      	cmp	r3, #100	; 0x64
 8002870:	d901      	bls.n	8002876 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e1fa      	b.n	8002c6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002876:	4b5d      	ldr	r3, [pc, #372]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d0f0      	beq.n	8002864 <HAL_RCC_OscConfig+0xe4>
 8002882:	e014      	b.n	80028ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002884:	f7fe fd1a 	bl	80012bc <HAL_GetTick>
 8002888:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800288a:	e008      	b.n	800289e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800288c:	f7fe fd16 	bl	80012bc <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	2b64      	cmp	r3, #100	; 0x64
 8002898:	d901      	bls.n	800289e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e1e6      	b.n	8002c6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800289e:	4b53      	ldr	r3, [pc, #332]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d1f0      	bne.n	800288c <HAL_RCC_OscConfig+0x10c>
 80028aa:	e000      	b.n	80028ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 0302 	and.w	r3, r3, #2
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d063      	beq.n	8002982 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028ba:	4b4c      	ldr	r3, [pc, #304]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f003 030c 	and.w	r3, r3, #12
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d00b      	beq.n	80028de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80028c6:	4b49      	ldr	r3, [pc, #292]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f003 030c 	and.w	r3, r3, #12
 80028ce:	2b08      	cmp	r3, #8
 80028d0:	d11c      	bne.n	800290c <HAL_RCC_OscConfig+0x18c>
 80028d2:	4b46      	ldr	r3, [pc, #280]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d116      	bne.n	800290c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028de:	4b43      	ldr	r3, [pc, #268]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0302 	and.w	r3, r3, #2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d005      	beq.n	80028f6 <HAL_RCC_OscConfig+0x176>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	691b      	ldr	r3, [r3, #16]
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d001      	beq.n	80028f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e1ba      	b.n	8002c6c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028f6:	4b3d      	ldr	r3, [pc, #244]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	695b      	ldr	r3, [r3, #20]
 8002902:	00db      	lsls	r3, r3, #3
 8002904:	4939      	ldr	r1, [pc, #228]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002906:	4313      	orrs	r3, r2
 8002908:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800290a:	e03a      	b.n	8002982 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	691b      	ldr	r3, [r3, #16]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d020      	beq.n	8002956 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002914:	4b36      	ldr	r3, [pc, #216]	; (80029f0 <HAL_RCC_OscConfig+0x270>)
 8002916:	2201      	movs	r2, #1
 8002918:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800291a:	f7fe fccf 	bl	80012bc <HAL_GetTick>
 800291e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002920:	e008      	b.n	8002934 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002922:	f7fe fccb 	bl	80012bc <HAL_GetTick>
 8002926:	4602      	mov	r2, r0
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	1ad3      	subs	r3, r2, r3
 800292c:	2b02      	cmp	r3, #2
 800292e:	d901      	bls.n	8002934 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e19b      	b.n	8002c6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002934:	4b2d      	ldr	r3, [pc, #180]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0302 	and.w	r3, r3, #2
 800293c:	2b00      	cmp	r3, #0
 800293e:	d0f0      	beq.n	8002922 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002940:	4b2a      	ldr	r3, [pc, #168]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	695b      	ldr	r3, [r3, #20]
 800294c:	00db      	lsls	r3, r3, #3
 800294e:	4927      	ldr	r1, [pc, #156]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002950:	4313      	orrs	r3, r2
 8002952:	600b      	str	r3, [r1, #0]
 8002954:	e015      	b.n	8002982 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002956:	4b26      	ldr	r3, [pc, #152]	; (80029f0 <HAL_RCC_OscConfig+0x270>)
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800295c:	f7fe fcae 	bl	80012bc <HAL_GetTick>
 8002960:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002962:	e008      	b.n	8002976 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002964:	f7fe fcaa 	bl	80012bc <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	2b02      	cmp	r3, #2
 8002970:	d901      	bls.n	8002976 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e17a      	b.n	8002c6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002976:	4b1d      	ldr	r3, [pc, #116]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0302 	and.w	r3, r3, #2
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1f0      	bne.n	8002964 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0308 	and.w	r3, r3, #8
 800298a:	2b00      	cmp	r3, #0
 800298c:	d03a      	beq.n	8002a04 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	699b      	ldr	r3, [r3, #24]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d019      	beq.n	80029ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002996:	4b17      	ldr	r3, [pc, #92]	; (80029f4 <HAL_RCC_OscConfig+0x274>)
 8002998:	2201      	movs	r2, #1
 800299a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800299c:	f7fe fc8e 	bl	80012bc <HAL_GetTick>
 80029a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029a2:	e008      	b.n	80029b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029a4:	f7fe fc8a 	bl	80012bc <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e15a      	b.n	8002c6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029b6:	4b0d      	ldr	r3, [pc, #52]	; (80029ec <HAL_RCC_OscConfig+0x26c>)
 80029b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ba:	f003 0302 	and.w	r3, r3, #2
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d0f0      	beq.n	80029a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80029c2:	2001      	movs	r0, #1
 80029c4:	f000 fb0a 	bl	8002fdc <RCC_Delay>
 80029c8:	e01c      	b.n	8002a04 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029ca:	4b0a      	ldr	r3, [pc, #40]	; (80029f4 <HAL_RCC_OscConfig+0x274>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029d0:	f7fe fc74 	bl	80012bc <HAL_GetTick>
 80029d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029d6:	e00f      	b.n	80029f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029d8:	f7fe fc70 	bl	80012bc <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d908      	bls.n	80029f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e140      	b.n	8002c6c <HAL_RCC_OscConfig+0x4ec>
 80029ea:	bf00      	nop
 80029ec:	40021000 	.word	0x40021000
 80029f0:	42420000 	.word	0x42420000
 80029f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029f8:	4b9e      	ldr	r3, [pc, #632]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 80029fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029fc:	f003 0302 	and.w	r3, r3, #2
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d1e9      	bne.n	80029d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0304 	and.w	r3, r3, #4
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	f000 80a6 	beq.w	8002b5e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a12:	2300      	movs	r3, #0
 8002a14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a16:	4b97      	ldr	r3, [pc, #604]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002a18:	69db      	ldr	r3, [r3, #28]
 8002a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d10d      	bne.n	8002a3e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a22:	4b94      	ldr	r3, [pc, #592]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002a24:	69db      	ldr	r3, [r3, #28]
 8002a26:	4a93      	ldr	r2, [pc, #588]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002a28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a2c:	61d3      	str	r3, [r2, #28]
 8002a2e:	4b91      	ldr	r3, [pc, #580]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002a30:	69db      	ldr	r3, [r3, #28]
 8002a32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a36:	60bb      	str	r3, [r7, #8]
 8002a38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a3e:	4b8e      	ldr	r3, [pc, #568]	; (8002c78 <HAL_RCC_OscConfig+0x4f8>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d118      	bne.n	8002a7c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a4a:	4b8b      	ldr	r3, [pc, #556]	; (8002c78 <HAL_RCC_OscConfig+0x4f8>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a8a      	ldr	r2, [pc, #552]	; (8002c78 <HAL_RCC_OscConfig+0x4f8>)
 8002a50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a56:	f7fe fc31 	bl	80012bc <HAL_GetTick>
 8002a5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a5c:	e008      	b.n	8002a70 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a5e:	f7fe fc2d 	bl	80012bc <HAL_GetTick>
 8002a62:	4602      	mov	r2, r0
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	2b64      	cmp	r3, #100	; 0x64
 8002a6a:	d901      	bls.n	8002a70 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002a6c:	2303      	movs	r3, #3
 8002a6e:	e0fd      	b.n	8002c6c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a70:	4b81      	ldr	r3, [pc, #516]	; (8002c78 <HAL_RCC_OscConfig+0x4f8>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d0f0      	beq.n	8002a5e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d106      	bne.n	8002a92 <HAL_RCC_OscConfig+0x312>
 8002a84:	4b7b      	ldr	r3, [pc, #492]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002a86:	6a1b      	ldr	r3, [r3, #32]
 8002a88:	4a7a      	ldr	r2, [pc, #488]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002a8a:	f043 0301 	orr.w	r3, r3, #1
 8002a8e:	6213      	str	r3, [r2, #32]
 8002a90:	e02d      	b.n	8002aee <HAL_RCC_OscConfig+0x36e>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d10c      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x334>
 8002a9a:	4b76      	ldr	r3, [pc, #472]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002a9c:	6a1b      	ldr	r3, [r3, #32]
 8002a9e:	4a75      	ldr	r2, [pc, #468]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002aa0:	f023 0301 	bic.w	r3, r3, #1
 8002aa4:	6213      	str	r3, [r2, #32]
 8002aa6:	4b73      	ldr	r3, [pc, #460]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002aa8:	6a1b      	ldr	r3, [r3, #32]
 8002aaa:	4a72      	ldr	r2, [pc, #456]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002aac:	f023 0304 	bic.w	r3, r3, #4
 8002ab0:	6213      	str	r3, [r2, #32]
 8002ab2:	e01c      	b.n	8002aee <HAL_RCC_OscConfig+0x36e>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	2b05      	cmp	r3, #5
 8002aba:	d10c      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x356>
 8002abc:	4b6d      	ldr	r3, [pc, #436]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002abe:	6a1b      	ldr	r3, [r3, #32]
 8002ac0:	4a6c      	ldr	r2, [pc, #432]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002ac2:	f043 0304 	orr.w	r3, r3, #4
 8002ac6:	6213      	str	r3, [r2, #32]
 8002ac8:	4b6a      	ldr	r3, [pc, #424]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002aca:	6a1b      	ldr	r3, [r3, #32]
 8002acc:	4a69      	ldr	r2, [pc, #420]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002ace:	f043 0301 	orr.w	r3, r3, #1
 8002ad2:	6213      	str	r3, [r2, #32]
 8002ad4:	e00b      	b.n	8002aee <HAL_RCC_OscConfig+0x36e>
 8002ad6:	4b67      	ldr	r3, [pc, #412]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002ad8:	6a1b      	ldr	r3, [r3, #32]
 8002ada:	4a66      	ldr	r2, [pc, #408]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002adc:	f023 0301 	bic.w	r3, r3, #1
 8002ae0:	6213      	str	r3, [r2, #32]
 8002ae2:	4b64      	ldr	r3, [pc, #400]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002ae4:	6a1b      	ldr	r3, [r3, #32]
 8002ae6:	4a63      	ldr	r2, [pc, #396]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002ae8:	f023 0304 	bic.w	r3, r3, #4
 8002aec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d015      	beq.n	8002b22 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002af6:	f7fe fbe1 	bl	80012bc <HAL_GetTick>
 8002afa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002afc:	e00a      	b.n	8002b14 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002afe:	f7fe fbdd 	bl	80012bc <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d901      	bls.n	8002b14 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	e0ab      	b.n	8002c6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b14:	4b57      	ldr	r3, [pc, #348]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002b16:	6a1b      	ldr	r3, [r3, #32]
 8002b18:	f003 0302 	and.w	r3, r3, #2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d0ee      	beq.n	8002afe <HAL_RCC_OscConfig+0x37e>
 8002b20:	e014      	b.n	8002b4c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b22:	f7fe fbcb 	bl	80012bc <HAL_GetTick>
 8002b26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b28:	e00a      	b.n	8002b40 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b2a:	f7fe fbc7 	bl	80012bc <HAL_GetTick>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d901      	bls.n	8002b40 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	e095      	b.n	8002c6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b40:	4b4c      	ldr	r3, [pc, #304]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002b42:	6a1b      	ldr	r3, [r3, #32]
 8002b44:	f003 0302 	and.w	r3, r3, #2
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d1ee      	bne.n	8002b2a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b4c:	7dfb      	ldrb	r3, [r7, #23]
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d105      	bne.n	8002b5e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b52:	4b48      	ldr	r3, [pc, #288]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002b54:	69db      	ldr	r3, [r3, #28]
 8002b56:	4a47      	ldr	r2, [pc, #284]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002b58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b5c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	69db      	ldr	r3, [r3, #28]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	f000 8081 	beq.w	8002c6a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b68:	4b42      	ldr	r3, [pc, #264]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f003 030c 	and.w	r3, r3, #12
 8002b70:	2b08      	cmp	r3, #8
 8002b72:	d061      	beq.n	8002c38 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	69db      	ldr	r3, [r3, #28]
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d146      	bne.n	8002c0a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b7c:	4b3f      	ldr	r3, [pc, #252]	; (8002c7c <HAL_RCC_OscConfig+0x4fc>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b82:	f7fe fb9b 	bl	80012bc <HAL_GetTick>
 8002b86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b88:	e008      	b.n	8002b9c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b8a:	f7fe fb97 	bl	80012bc <HAL_GetTick>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	2b02      	cmp	r3, #2
 8002b96:	d901      	bls.n	8002b9c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	e067      	b.n	8002c6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b9c:	4b35      	ldr	r3, [pc, #212]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d1f0      	bne.n	8002b8a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a1b      	ldr	r3, [r3, #32]
 8002bac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bb0:	d108      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002bb2:	4b30      	ldr	r3, [pc, #192]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	492d      	ldr	r1, [pc, #180]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bc4:	4b2b      	ldr	r3, [pc, #172]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6a19      	ldr	r1, [r3, #32]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd4:	430b      	orrs	r3, r1
 8002bd6:	4927      	ldr	r1, [pc, #156]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bdc:	4b27      	ldr	r3, [pc, #156]	; (8002c7c <HAL_RCC_OscConfig+0x4fc>)
 8002bde:	2201      	movs	r2, #1
 8002be0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be2:	f7fe fb6b 	bl	80012bc <HAL_GetTick>
 8002be6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002be8:	e008      	b.n	8002bfc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bea:	f7fe fb67 	bl	80012bc <HAL_GetTick>
 8002bee:	4602      	mov	r2, r0
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	1ad3      	subs	r3, r2, r3
 8002bf4:	2b02      	cmp	r3, #2
 8002bf6:	d901      	bls.n	8002bfc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002bf8:	2303      	movs	r3, #3
 8002bfa:	e037      	b.n	8002c6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bfc:	4b1d      	ldr	r3, [pc, #116]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d0f0      	beq.n	8002bea <HAL_RCC_OscConfig+0x46a>
 8002c08:	e02f      	b.n	8002c6a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c0a:	4b1c      	ldr	r3, [pc, #112]	; (8002c7c <HAL_RCC_OscConfig+0x4fc>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c10:	f7fe fb54 	bl	80012bc <HAL_GetTick>
 8002c14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c16:	e008      	b.n	8002c2a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c18:	f7fe fb50 	bl	80012bc <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e020      	b.n	8002c6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c2a:	4b12      	ldr	r3, [pc, #72]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d1f0      	bne.n	8002c18 <HAL_RCC_OscConfig+0x498>
 8002c36:	e018      	b.n	8002c6a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	69db      	ldr	r3, [r3, #28]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d101      	bne.n	8002c44 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e013      	b.n	8002c6c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002c44:	4b0b      	ldr	r3, [pc, #44]	; (8002c74 <HAL_RCC_OscConfig+0x4f4>)
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6a1b      	ldr	r3, [r3, #32]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d106      	bne.n	8002c66 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d001      	beq.n	8002c6a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e000      	b.n	8002c6c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002c6a:	2300      	movs	r3, #0
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3718      	adds	r7, #24
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	40021000 	.word	0x40021000
 8002c78:	40007000 	.word	0x40007000
 8002c7c:	42420060 	.word	0x42420060

08002c80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d101      	bne.n	8002c94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e0d0      	b.n	8002e36 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c94:	4b6a      	ldr	r3, [pc, #424]	; (8002e40 <HAL_RCC_ClockConfig+0x1c0>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0307 	and.w	r3, r3, #7
 8002c9c:	683a      	ldr	r2, [r7, #0]
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d910      	bls.n	8002cc4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ca2:	4b67      	ldr	r3, [pc, #412]	; (8002e40 <HAL_RCC_ClockConfig+0x1c0>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f023 0207 	bic.w	r2, r3, #7
 8002caa:	4965      	ldr	r1, [pc, #404]	; (8002e40 <HAL_RCC_ClockConfig+0x1c0>)
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cb2:	4b63      	ldr	r3, [pc, #396]	; (8002e40 <HAL_RCC_ClockConfig+0x1c0>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0307 	and.w	r3, r3, #7
 8002cba:	683a      	ldr	r2, [r7, #0]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d001      	beq.n	8002cc4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e0b8      	b.n	8002e36 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 0302 	and.w	r3, r3, #2
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d020      	beq.n	8002d12 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f003 0304 	and.w	r3, r3, #4
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d005      	beq.n	8002ce8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cdc:	4b59      	ldr	r3, [pc, #356]	; (8002e44 <HAL_RCC_ClockConfig+0x1c4>)
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	4a58      	ldr	r2, [pc, #352]	; (8002e44 <HAL_RCC_ClockConfig+0x1c4>)
 8002ce2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002ce6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0308 	and.w	r3, r3, #8
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d005      	beq.n	8002d00 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cf4:	4b53      	ldr	r3, [pc, #332]	; (8002e44 <HAL_RCC_ClockConfig+0x1c4>)
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	4a52      	ldr	r2, [pc, #328]	; (8002e44 <HAL_RCC_ClockConfig+0x1c4>)
 8002cfa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002cfe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d00:	4b50      	ldr	r3, [pc, #320]	; (8002e44 <HAL_RCC_ClockConfig+0x1c4>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	494d      	ldr	r1, [pc, #308]	; (8002e44 <HAL_RCC_ClockConfig+0x1c4>)
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d040      	beq.n	8002da0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d107      	bne.n	8002d36 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d26:	4b47      	ldr	r3, [pc, #284]	; (8002e44 <HAL_RCC_ClockConfig+0x1c4>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d115      	bne.n	8002d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e07f      	b.n	8002e36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d107      	bne.n	8002d4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d3e:	4b41      	ldr	r3, [pc, #260]	; (8002e44 <HAL_RCC_ClockConfig+0x1c4>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d109      	bne.n	8002d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e073      	b.n	8002e36 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d4e:	4b3d      	ldr	r3, [pc, #244]	; (8002e44 <HAL_RCC_ClockConfig+0x1c4>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0302 	and.w	r3, r3, #2
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d101      	bne.n	8002d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e06b      	b.n	8002e36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d5e:	4b39      	ldr	r3, [pc, #228]	; (8002e44 <HAL_RCC_ClockConfig+0x1c4>)
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f023 0203 	bic.w	r2, r3, #3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	4936      	ldr	r1, [pc, #216]	; (8002e44 <HAL_RCC_ClockConfig+0x1c4>)
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d70:	f7fe faa4 	bl	80012bc <HAL_GetTick>
 8002d74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d76:	e00a      	b.n	8002d8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d78:	f7fe faa0 	bl	80012bc <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d901      	bls.n	8002d8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	e053      	b.n	8002e36 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d8e:	4b2d      	ldr	r3, [pc, #180]	; (8002e44 <HAL_RCC_ClockConfig+0x1c4>)
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	f003 020c 	and.w	r2, r3, #12
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d1eb      	bne.n	8002d78 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002da0:	4b27      	ldr	r3, [pc, #156]	; (8002e40 <HAL_RCC_ClockConfig+0x1c0>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 0307 	and.w	r3, r3, #7
 8002da8:	683a      	ldr	r2, [r7, #0]
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d210      	bcs.n	8002dd0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dae:	4b24      	ldr	r3, [pc, #144]	; (8002e40 <HAL_RCC_ClockConfig+0x1c0>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f023 0207 	bic.w	r2, r3, #7
 8002db6:	4922      	ldr	r1, [pc, #136]	; (8002e40 <HAL_RCC_ClockConfig+0x1c0>)
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dbe:	4b20      	ldr	r3, [pc, #128]	; (8002e40 <HAL_RCC_ClockConfig+0x1c0>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0307 	and.w	r3, r3, #7
 8002dc6:	683a      	ldr	r2, [r7, #0]
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d001      	beq.n	8002dd0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e032      	b.n	8002e36 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 0304 	and.w	r3, r3, #4
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d008      	beq.n	8002dee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ddc:	4b19      	ldr	r3, [pc, #100]	; (8002e44 <HAL_RCC_ClockConfig+0x1c4>)
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	4916      	ldr	r1, [pc, #88]	; (8002e44 <HAL_RCC_ClockConfig+0x1c4>)
 8002dea:	4313      	orrs	r3, r2
 8002dec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0308 	and.w	r3, r3, #8
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d009      	beq.n	8002e0e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002dfa:	4b12      	ldr	r3, [pc, #72]	; (8002e44 <HAL_RCC_ClockConfig+0x1c4>)
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	691b      	ldr	r3, [r3, #16]
 8002e06:	00db      	lsls	r3, r3, #3
 8002e08:	490e      	ldr	r1, [pc, #56]	; (8002e44 <HAL_RCC_ClockConfig+0x1c4>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e0e:	f000 f821 	bl	8002e54 <HAL_RCC_GetSysClockFreq>
 8002e12:	4601      	mov	r1, r0
 8002e14:	4b0b      	ldr	r3, [pc, #44]	; (8002e44 <HAL_RCC_ClockConfig+0x1c4>)
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	091b      	lsrs	r3, r3, #4
 8002e1a:	f003 030f 	and.w	r3, r3, #15
 8002e1e:	4a0a      	ldr	r2, [pc, #40]	; (8002e48 <HAL_RCC_ClockConfig+0x1c8>)
 8002e20:	5cd3      	ldrb	r3, [r2, r3]
 8002e22:	fa21 f303 	lsr.w	r3, r1, r3
 8002e26:	4a09      	ldr	r2, [pc, #36]	; (8002e4c <HAL_RCC_ClockConfig+0x1cc>)
 8002e28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e2a:	4b09      	ldr	r3, [pc, #36]	; (8002e50 <HAL_RCC_ClockConfig+0x1d0>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7fd ff8e 	bl	8000d50 <HAL_InitTick>

  return HAL_OK;
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3710      	adds	r7, #16
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	40022000 	.word	0x40022000
 8002e44:	40021000 	.word	0x40021000
 8002e48:	08009fc0 	.word	0x08009fc0
 8002e4c:	20000000 	.word	0x20000000
 8002e50:	20000004 	.word	0x20000004

08002e54 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e54:	b490      	push	{r4, r7}
 8002e56:	b08a      	sub	sp, #40	; 0x28
 8002e58:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002e5a:	4b2a      	ldr	r3, [pc, #168]	; (8002f04 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002e5c:	1d3c      	adds	r4, r7, #4
 8002e5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e60:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002e64:	4b28      	ldr	r3, [pc, #160]	; (8002f08 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002e66:	881b      	ldrh	r3, [r3, #0]
 8002e68:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	61fb      	str	r3, [r7, #28]
 8002e6e:	2300      	movs	r3, #0
 8002e70:	61bb      	str	r3, [r7, #24]
 8002e72:	2300      	movs	r3, #0
 8002e74:	627b      	str	r3, [r7, #36]	; 0x24
 8002e76:	2300      	movs	r3, #0
 8002e78:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002e7e:	4b23      	ldr	r3, [pc, #140]	; (8002f0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	f003 030c 	and.w	r3, r3, #12
 8002e8a:	2b04      	cmp	r3, #4
 8002e8c:	d002      	beq.n	8002e94 <HAL_RCC_GetSysClockFreq+0x40>
 8002e8e:	2b08      	cmp	r3, #8
 8002e90:	d003      	beq.n	8002e9a <HAL_RCC_GetSysClockFreq+0x46>
 8002e92:	e02d      	b.n	8002ef0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e94:	4b1e      	ldr	r3, [pc, #120]	; (8002f10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002e96:	623b      	str	r3, [r7, #32]
      break;
 8002e98:	e02d      	b.n	8002ef6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	0c9b      	lsrs	r3, r3, #18
 8002e9e:	f003 030f 	and.w	r3, r3, #15
 8002ea2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002ea6:	4413      	add	r3, r2
 8002ea8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002eac:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d013      	beq.n	8002ee0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002eb8:	4b14      	ldr	r3, [pc, #80]	; (8002f0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	0c5b      	lsrs	r3, r3, #17
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002ec6:	4413      	add	r3, r2
 8002ec8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002ecc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	4a0f      	ldr	r2, [pc, #60]	; (8002f10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002ed2:	fb02 f203 	mul.w	r2, r2, r3
 8002ed6:	69bb      	ldr	r3, [r7, #24]
 8002ed8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002edc:	627b      	str	r3, [r7, #36]	; 0x24
 8002ede:	e004      	b.n	8002eea <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	4a0c      	ldr	r2, [pc, #48]	; (8002f14 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002ee4:	fb02 f303 	mul.w	r3, r2, r3
 8002ee8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eec:	623b      	str	r3, [r7, #32]
      break;
 8002eee:	e002      	b.n	8002ef6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ef0:	4b07      	ldr	r3, [pc, #28]	; (8002f10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002ef2:	623b      	str	r3, [r7, #32]
      break;
 8002ef4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ef6:	6a3b      	ldr	r3, [r7, #32]
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3728      	adds	r7, #40	; 0x28
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bc90      	pop	{r4, r7}
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	08009f00 	.word	0x08009f00
 8002f08:	08009f10 	.word	0x08009f10
 8002f0c:	40021000 	.word	0x40021000
 8002f10:	007a1200 	.word	0x007a1200
 8002f14:	003d0900 	.word	0x003d0900

08002f18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f1c:	4b02      	ldr	r3, [pc, #8]	; (8002f28 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bc80      	pop	{r7}
 8002f26:	4770      	bx	lr
 8002f28:	20000000 	.word	0x20000000

08002f2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f30:	f7ff fff2 	bl	8002f18 <HAL_RCC_GetHCLKFreq>
 8002f34:	4601      	mov	r1, r0
 8002f36:	4b05      	ldr	r3, [pc, #20]	; (8002f4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	0a1b      	lsrs	r3, r3, #8
 8002f3c:	f003 0307 	and.w	r3, r3, #7
 8002f40:	4a03      	ldr	r2, [pc, #12]	; (8002f50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f42:	5cd3      	ldrb	r3, [r2, r3]
 8002f44:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	40021000 	.word	0x40021000
 8002f50:	08009fd0 	.word	0x08009fd0

08002f54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f58:	f7ff ffde 	bl	8002f18 <HAL_RCC_GetHCLKFreq>
 8002f5c:	4601      	mov	r1, r0
 8002f5e:	4b05      	ldr	r3, [pc, #20]	; (8002f74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	0adb      	lsrs	r3, r3, #11
 8002f64:	f003 0307 	and.w	r3, r3, #7
 8002f68:	4a03      	ldr	r2, [pc, #12]	; (8002f78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f6a:	5cd3      	ldrb	r3, [r2, r3]
 8002f6c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	40021000 	.word	0x40021000
 8002f78:	08009fd0 	.word	0x08009fd0

08002f7c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
 8002f84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	220f      	movs	r2, #15
 8002f8a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002f8c:	4b11      	ldr	r3, [pc, #68]	; (8002fd4 <HAL_RCC_GetClockConfig+0x58>)
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f003 0203 	and.w	r2, r3, #3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002f98:	4b0e      	ldr	r3, [pc, #56]	; (8002fd4 <HAL_RCC_GetClockConfig+0x58>)
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002fa4:	4b0b      	ldr	r3, [pc, #44]	; (8002fd4 <HAL_RCC_GetClockConfig+0x58>)
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002fb0:	4b08      	ldr	r3, [pc, #32]	; (8002fd4 <HAL_RCC_GetClockConfig+0x58>)
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	08db      	lsrs	r3, r3, #3
 8002fb6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002fbe:	4b06      	ldr	r3, [pc, #24]	; (8002fd8 <HAL_RCC_GetClockConfig+0x5c>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 0207 	and.w	r2, r3, #7
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002fca:	bf00      	nop
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bc80      	pop	{r7}
 8002fd2:	4770      	bx	lr
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	40022000 	.word	0x40022000

08002fdc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b085      	sub	sp, #20
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002fe4:	4b0a      	ldr	r3, [pc, #40]	; (8003010 <RCC_Delay+0x34>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a0a      	ldr	r2, [pc, #40]	; (8003014 <RCC_Delay+0x38>)
 8002fea:	fba2 2303 	umull	r2, r3, r2, r3
 8002fee:	0a5b      	lsrs	r3, r3, #9
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	fb02 f303 	mul.w	r3, r2, r3
 8002ff6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002ff8:	bf00      	nop
  }
  while (Delay --);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	1e5a      	subs	r2, r3, #1
 8002ffe:	60fa      	str	r2, [r7, #12]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d1f9      	bne.n	8002ff8 <RCC_Delay+0x1c>
}
 8003004:	bf00      	nop
 8003006:	3714      	adds	r7, #20
 8003008:	46bd      	mov	sp, r7
 800300a:	bc80      	pop	{r7}
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	20000000 	.word	0x20000000
 8003014:	10624dd3 	.word	0x10624dd3

08003018 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b086      	sub	sp, #24
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003020:	2300      	movs	r3, #0
 8003022:	613b      	str	r3, [r7, #16]
 8003024:	2300      	movs	r3, #0
 8003026:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0301 	and.w	r3, r3, #1
 8003030:	2b00      	cmp	r3, #0
 8003032:	d07d      	beq.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003034:	2300      	movs	r3, #0
 8003036:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003038:	4b4f      	ldr	r3, [pc, #316]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800303a:	69db      	ldr	r3, [r3, #28]
 800303c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003040:	2b00      	cmp	r3, #0
 8003042:	d10d      	bne.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003044:	4b4c      	ldr	r3, [pc, #304]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003046:	69db      	ldr	r3, [r3, #28]
 8003048:	4a4b      	ldr	r2, [pc, #300]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800304a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800304e:	61d3      	str	r3, [r2, #28]
 8003050:	4b49      	ldr	r3, [pc, #292]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003052:	69db      	ldr	r3, [r3, #28]
 8003054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003058:	60bb      	str	r3, [r7, #8]
 800305a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800305c:	2301      	movs	r3, #1
 800305e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003060:	4b46      	ldr	r3, [pc, #280]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003068:	2b00      	cmp	r3, #0
 800306a:	d118      	bne.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800306c:	4b43      	ldr	r3, [pc, #268]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a42      	ldr	r2, [pc, #264]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003072:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003076:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003078:	f7fe f920 	bl	80012bc <HAL_GetTick>
 800307c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800307e:	e008      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003080:	f7fe f91c 	bl	80012bc <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	2b64      	cmp	r3, #100	; 0x64
 800308c:	d901      	bls.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	e06d      	b.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003092:	4b3a      	ldr	r3, [pc, #232]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800309a:	2b00      	cmp	r3, #0
 800309c:	d0f0      	beq.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800309e:	4b36      	ldr	r3, [pc, #216]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030a0:	6a1b      	ldr	r3, [r3, #32]
 80030a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030a6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d02e      	beq.n	800310c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030b6:	68fa      	ldr	r2, [r7, #12]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d027      	beq.n	800310c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80030bc:	4b2e      	ldr	r3, [pc, #184]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030be:	6a1b      	ldr	r3, [r3, #32]
 80030c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030c4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80030c6:	4b2e      	ldr	r3, [pc, #184]	; (8003180 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80030c8:	2201      	movs	r2, #1
 80030ca:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80030cc:	4b2c      	ldr	r3, [pc, #176]	; (8003180 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80030d2:	4a29      	ldr	r2, [pc, #164]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f003 0301 	and.w	r3, r3, #1
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d014      	beq.n	800310c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030e2:	f7fe f8eb 	bl	80012bc <HAL_GetTick>
 80030e6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030e8:	e00a      	b.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030ea:	f7fe f8e7 	bl	80012bc <HAL_GetTick>
 80030ee:	4602      	mov	r2, r0
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d901      	bls.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80030fc:	2303      	movs	r3, #3
 80030fe:	e036      	b.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003100:	4b1d      	ldr	r3, [pc, #116]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003102:	6a1b      	ldr	r3, [r3, #32]
 8003104:	f003 0302 	and.w	r3, r3, #2
 8003108:	2b00      	cmp	r3, #0
 800310a:	d0ee      	beq.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800310c:	4b1a      	ldr	r3, [pc, #104]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800310e:	6a1b      	ldr	r3, [r3, #32]
 8003110:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	4917      	ldr	r1, [pc, #92]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800311a:	4313      	orrs	r3, r2
 800311c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800311e:	7dfb      	ldrb	r3, [r7, #23]
 8003120:	2b01      	cmp	r3, #1
 8003122:	d105      	bne.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003124:	4b14      	ldr	r3, [pc, #80]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003126:	69db      	ldr	r3, [r3, #28]
 8003128:	4a13      	ldr	r2, [pc, #76]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800312a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800312e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 0302 	and.w	r3, r3, #2
 8003138:	2b00      	cmp	r3, #0
 800313a:	d008      	beq.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800313c:	4b0e      	ldr	r3, [pc, #56]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	490b      	ldr	r1, [pc, #44]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800314a:	4313      	orrs	r3, r2
 800314c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0310 	and.w	r3, r3, #16
 8003156:	2b00      	cmp	r3, #0
 8003158:	d008      	beq.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800315a:	4b07      	ldr	r3, [pc, #28]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	695b      	ldr	r3, [r3, #20]
 8003166:	4904      	ldr	r1, [pc, #16]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003168:	4313      	orrs	r3, r2
 800316a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800316c:	2300      	movs	r3, #0
}
 800316e:	4618      	mov	r0, r3
 8003170:	3718      	adds	r7, #24
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	40021000 	.word	0x40021000
 800317c:	40007000 	.word	0x40007000
 8003180:	42420440 	.word	0x42420440

08003184 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d101      	bne.n	8003196 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e053      	b.n	800323e <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d106      	bne.n	80031b6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80031b0:	6878      	ldr	r0, [r7, #4]
 80031b2:	f7fd fcbd 	bl	8000b30 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2202      	movs	r2, #2
 80031ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031cc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	685a      	ldr	r2, [r3, #4]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	431a      	orrs	r2, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	431a      	orrs	r2, r3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	691b      	ldr	r3, [r3, #16]
 80031e2:	431a      	orrs	r2, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	695b      	ldr	r3, [r3, #20]
 80031e8:	431a      	orrs	r2, r3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	699b      	ldr	r3, [r3, #24]
 80031ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031f2:	431a      	orrs	r2, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	69db      	ldr	r3, [r3, #28]
 80031f8:	431a      	orrs	r2, r3
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6a1b      	ldr	r3, [r3, #32]
 80031fe:	ea42 0103 	orr.w	r1, r2, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	430a      	orrs	r2, r1
 800320c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	699b      	ldr	r3, [r3, #24]
 8003212:	0c1a      	lsrs	r2, r3, #16
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f002 0204 	and.w	r2, r2, #4
 800321c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	69da      	ldr	r2, [r3, #28]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800322c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2201      	movs	r2, #1
 8003238:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800323c:	2300      	movs	r3, #0
}
 800323e:	4618      	mov	r0, r3
 8003240:	3708      	adds	r7, #8
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}

08003246 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003246:	b580      	push	{r7, lr}
 8003248:	b08c      	sub	sp, #48	; 0x30
 800324a:	af00      	add	r7, sp, #0
 800324c:	60f8      	str	r0, [r7, #12]
 800324e:	60b9      	str	r1, [r7, #8]
 8003250:	607a      	str	r2, [r7, #4]
 8003252:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003254:	2301      	movs	r3, #1
 8003256:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003258:	2300      	movs	r3, #0
 800325a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003264:	2b01      	cmp	r3, #1
 8003266:	d101      	bne.n	800326c <HAL_SPI_TransmitReceive+0x26>
 8003268:	2302      	movs	r3, #2
 800326a:	e18a      	b.n	8003582 <HAL_SPI_TransmitReceive+0x33c>
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2201      	movs	r2, #1
 8003270:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003274:	f7fe f822 	bl	80012bc <HAL_GetTick>
 8003278:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003280:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800328a:	887b      	ldrh	r3, [r7, #2]
 800328c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800328e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003292:	2b01      	cmp	r3, #1
 8003294:	d00f      	beq.n	80032b6 <HAL_SPI_TransmitReceive+0x70>
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800329c:	d107      	bne.n	80032ae <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d103      	bne.n	80032ae <HAL_SPI_TransmitReceive+0x68>
 80032a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80032aa:	2b04      	cmp	r3, #4
 80032ac:	d003      	beq.n	80032b6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80032ae:	2302      	movs	r3, #2
 80032b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80032b4:	e15b      	b.n	800356e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d005      	beq.n	80032c8 <HAL_SPI_TransmitReceive+0x82>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d002      	beq.n	80032c8 <HAL_SPI_TransmitReceive+0x82>
 80032c2:	887b      	ldrh	r3, [r7, #2]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d103      	bne.n	80032d0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80032ce:	e14e      	b.n	800356e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80032d6:	b2db      	uxtb	r3, r3
 80032d8:	2b04      	cmp	r3, #4
 80032da:	d003      	beq.n	80032e4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2205      	movs	r2, #5
 80032e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2200      	movs	r2, #0
 80032e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	887a      	ldrh	r2, [r7, #2]
 80032f4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	887a      	ldrh	r2, [r7, #2]
 80032fa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	68ba      	ldr	r2, [r7, #8]
 8003300:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	887a      	ldrh	r2, [r7, #2]
 8003306:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	887a      	ldrh	r2, [r7, #2]
 800330c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2200      	movs	r2, #0
 8003312:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2200      	movs	r2, #0
 8003318:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003324:	2b40      	cmp	r3, #64	; 0x40
 8003326:	d007      	beq.n	8003338 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003336:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003340:	d178      	bne.n	8003434 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d002      	beq.n	8003350 <HAL_SPI_TransmitReceive+0x10a>
 800334a:	8b7b      	ldrh	r3, [r7, #26]
 800334c:	2b01      	cmp	r3, #1
 800334e:	d166      	bne.n	800341e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003354:	881a      	ldrh	r2, [r3, #0]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003360:	1c9a      	adds	r2, r3, #2
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800336a:	b29b      	uxth	r3, r3
 800336c:	3b01      	subs	r3, #1
 800336e:	b29a      	uxth	r2, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003374:	e053      	b.n	800341e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	f003 0302 	and.w	r3, r3, #2
 8003380:	2b02      	cmp	r3, #2
 8003382:	d11b      	bne.n	80033bc <HAL_SPI_TransmitReceive+0x176>
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003388:	b29b      	uxth	r3, r3
 800338a:	2b00      	cmp	r3, #0
 800338c:	d016      	beq.n	80033bc <HAL_SPI_TransmitReceive+0x176>
 800338e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003390:	2b01      	cmp	r3, #1
 8003392:	d113      	bne.n	80033bc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003398:	881a      	ldrh	r2, [r3, #0]
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a4:	1c9a      	adds	r2, r3, #2
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	3b01      	subs	r3, #1
 80033b2:	b29a      	uxth	r2, r3
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80033b8:	2300      	movs	r3, #0
 80033ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d119      	bne.n	80033fe <HAL_SPI_TransmitReceive+0x1b8>
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d014      	beq.n	80033fe <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	68da      	ldr	r2, [r3, #12]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033de:	b292      	uxth	r2, r2
 80033e0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033e6:	1c9a      	adds	r2, r3, #2
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	3b01      	subs	r3, #1
 80033f4:	b29a      	uxth	r2, r3
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80033fa:	2301      	movs	r3, #1
 80033fc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80033fe:	f7fd ff5d 	bl	80012bc <HAL_GetTick>
 8003402:	4602      	mov	r2, r0
 8003404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003406:	1ad3      	subs	r3, r2, r3
 8003408:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800340a:	429a      	cmp	r2, r3
 800340c:	d807      	bhi.n	800341e <HAL_SPI_TransmitReceive+0x1d8>
 800340e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003414:	d003      	beq.n	800341e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800341c:	e0a7      	b.n	800356e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003422:	b29b      	uxth	r3, r3
 8003424:	2b00      	cmp	r3, #0
 8003426:	d1a6      	bne.n	8003376 <HAL_SPI_TransmitReceive+0x130>
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800342c:	b29b      	uxth	r3, r3
 800342e:	2b00      	cmp	r3, #0
 8003430:	d1a1      	bne.n	8003376 <HAL_SPI_TransmitReceive+0x130>
 8003432:	e07c      	b.n	800352e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d002      	beq.n	8003442 <HAL_SPI_TransmitReceive+0x1fc>
 800343c:	8b7b      	ldrh	r3, [r7, #26]
 800343e:	2b01      	cmp	r3, #1
 8003440:	d16b      	bne.n	800351a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	330c      	adds	r3, #12
 800344c:	7812      	ldrb	r2, [r2, #0]
 800344e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003454:	1c5a      	adds	r2, r3, #1
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800345e:	b29b      	uxth	r3, r3
 8003460:	3b01      	subs	r3, #1
 8003462:	b29a      	uxth	r2, r3
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003468:	e057      	b.n	800351a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f003 0302 	and.w	r3, r3, #2
 8003474:	2b02      	cmp	r3, #2
 8003476:	d11c      	bne.n	80034b2 <HAL_SPI_TransmitReceive+0x26c>
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800347c:	b29b      	uxth	r3, r3
 800347e:	2b00      	cmp	r3, #0
 8003480:	d017      	beq.n	80034b2 <HAL_SPI_TransmitReceive+0x26c>
 8003482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003484:	2b01      	cmp	r3, #1
 8003486:	d114      	bne.n	80034b2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	330c      	adds	r3, #12
 8003492:	7812      	ldrb	r2, [r2, #0]
 8003494:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800349a:	1c5a      	adds	r2, r3, #1
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	3b01      	subs	r3, #1
 80034a8:	b29a      	uxth	r2, r3
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80034ae:	2300      	movs	r3, #0
 80034b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	f003 0301 	and.w	r3, r3, #1
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d119      	bne.n	80034f4 <HAL_SPI_TransmitReceive+0x2ae>
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d014      	beq.n	80034f4 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	68da      	ldr	r2, [r3, #12]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034d4:	b2d2      	uxtb	r2, r2
 80034d6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034dc:	1c5a      	adds	r2, r3, #1
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	3b01      	subs	r3, #1
 80034ea:	b29a      	uxth	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80034f0:	2301      	movs	r3, #1
 80034f2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80034f4:	f7fd fee2 	bl	80012bc <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003500:	429a      	cmp	r2, r3
 8003502:	d803      	bhi.n	800350c <HAL_SPI_TransmitReceive+0x2c6>
 8003504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003506:	f1b3 3fff 	cmp.w	r3, #4294967295
 800350a:	d102      	bne.n	8003512 <HAL_SPI_TransmitReceive+0x2cc>
 800350c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800350e:	2b00      	cmp	r3, #0
 8003510:	d103      	bne.n	800351a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003518:	e029      	b.n	800356e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800351e:	b29b      	uxth	r3, r3
 8003520:	2b00      	cmp	r3, #0
 8003522:	d1a2      	bne.n	800346a <HAL_SPI_TransmitReceive+0x224>
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003528:	b29b      	uxth	r3, r3
 800352a:	2b00      	cmp	r3, #0
 800352c:	d19d      	bne.n	800346a <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800352e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003530:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003532:	68f8      	ldr	r0, [r7, #12]
 8003534:	f000 f893 	bl	800365e <SPI_EndRxTxTransaction>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	d006      	beq.n	800354c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2220      	movs	r2, #32
 8003548:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800354a:	e010      	b.n	800356e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d10b      	bne.n	800356c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003554:	2300      	movs	r3, #0
 8003556:	617b      	str	r3, [r7, #20]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	617b      	str	r3, [r7, #20]
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	617b      	str	r3, [r7, #20]
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	e000      	b.n	800356e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800356c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2201      	movs	r2, #1
 8003572:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2200      	movs	r2, #0
 800357a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800357e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003582:	4618      	mov	r0, r3
 8003584:	3730      	adds	r7, #48	; 0x30
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b084      	sub	sp, #16
 800358e:	af00      	add	r7, sp, #0
 8003590:	60f8      	str	r0, [r7, #12]
 8003592:	60b9      	str	r1, [r7, #8]
 8003594:	603b      	str	r3, [r7, #0]
 8003596:	4613      	mov	r3, r2
 8003598:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800359a:	e04c      	b.n	8003636 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035a2:	d048      	beq.n	8003636 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80035a4:	f7fd fe8a 	bl	80012bc <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	69bb      	ldr	r3, [r7, #24]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	683a      	ldr	r2, [r7, #0]
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d902      	bls.n	80035ba <SPI_WaitFlagStateUntilTimeout+0x30>
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d13d      	bne.n	8003636 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	685a      	ldr	r2, [r3, #4]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80035c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80035d2:	d111      	bne.n	80035f8 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035dc:	d004      	beq.n	80035e8 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035e6:	d107      	bne.n	80035f8 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003600:	d10f      	bne.n	8003622 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003610:	601a      	str	r2, [r3, #0]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003620:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2201      	movs	r2, #1
 8003626:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2200      	movs	r2, #0
 800362e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e00f      	b.n	8003656 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	689a      	ldr	r2, [r3, #8]
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	4013      	ands	r3, r2
 8003640:	68ba      	ldr	r2, [r7, #8]
 8003642:	429a      	cmp	r2, r3
 8003644:	bf0c      	ite	eq
 8003646:	2301      	moveq	r3, #1
 8003648:	2300      	movne	r3, #0
 800364a:	b2db      	uxtb	r3, r3
 800364c:	461a      	mov	r2, r3
 800364e:	79fb      	ldrb	r3, [r7, #7]
 8003650:	429a      	cmp	r2, r3
 8003652:	d1a3      	bne.n	800359c <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3710      	adds	r7, #16
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}

0800365e <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800365e:	b580      	push	{r7, lr}
 8003660:	b086      	sub	sp, #24
 8003662:	af02      	add	r7, sp, #8
 8003664:	60f8      	str	r0, [r7, #12]
 8003666:	60b9      	str	r1, [r7, #8]
 8003668:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	9300      	str	r3, [sp, #0]
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	2200      	movs	r2, #0
 8003672:	2180      	movs	r1, #128	; 0x80
 8003674:	68f8      	ldr	r0, [r7, #12]
 8003676:	f7ff ff88 	bl	800358a <SPI_WaitFlagStateUntilTimeout>
 800367a:	4603      	mov	r3, r0
 800367c:	2b00      	cmp	r3, #0
 800367e:	d007      	beq.n	8003690 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003684:	f043 0220 	orr.w	r2, r3, #32
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800368c:	2303      	movs	r3, #3
 800368e:	e000      	b.n	8003692 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	3710      	adds	r7, #16
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}

0800369a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800369a:	b580      	push	{r7, lr}
 800369c:	b082      	sub	sp, #8
 800369e:	af00      	add	r7, sp, #0
 80036a0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d101      	bne.n	80036ac <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e01d      	b.n	80036e8 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d106      	bne.n	80036c6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	f7fd fcf9 	bl	80010b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2202      	movs	r2, #2
 80036ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	3304      	adds	r3, #4
 80036d6:	4619      	mov	r1, r3
 80036d8:	4610      	mov	r0, r2
 80036da:	f000 fa0f 	bl	8003afc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2201      	movs	r2, #1
 80036e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80036e6:	2300      	movs	r3, #0
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3708      	adds	r7, #8
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b085      	sub	sp, #20
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	68da      	ldr	r2, [r3, #12]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f042 0201 	orr.w	r2, r2, #1
 8003706:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	f003 0307 	and.w	r3, r3, #7
 8003712:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2b06      	cmp	r3, #6
 8003718:	d007      	beq.n	800372a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f042 0201 	orr.w	r2, r2, #1
 8003728:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800372a:	2300      	movs	r3, #0
}
 800372c:	4618      	mov	r0, r3
 800372e:	3714      	adds	r7, #20
 8003730:	46bd      	mov	sp, r7
 8003732:	bc80      	pop	{r7}
 8003734:	4770      	bx	lr

08003736 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003736:	b580      	push	{r7, lr}
 8003738:	b082      	sub	sp, #8
 800373a:	af00      	add	r7, sp, #0
 800373c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	691b      	ldr	r3, [r3, #16]
 8003744:	f003 0302 	and.w	r3, r3, #2
 8003748:	2b02      	cmp	r3, #2
 800374a:	d122      	bne.n	8003792 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	f003 0302 	and.w	r3, r3, #2
 8003756:	2b02      	cmp	r3, #2
 8003758:	d11b      	bne.n	8003792 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f06f 0202 	mvn.w	r2, #2
 8003762:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2201      	movs	r2, #1
 8003768:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	699b      	ldr	r3, [r3, #24]
 8003770:	f003 0303 	and.w	r3, r3, #3
 8003774:	2b00      	cmp	r3, #0
 8003776:	d003      	beq.n	8003780 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f000 f9a4 	bl	8003ac6 <HAL_TIM_IC_CaptureCallback>
 800377e:	e005      	b.n	800378c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	f000 f997 	bl	8003ab4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f000 f9a6 	bl	8003ad8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	691b      	ldr	r3, [r3, #16]
 8003798:	f003 0304 	and.w	r3, r3, #4
 800379c:	2b04      	cmp	r3, #4
 800379e:	d122      	bne.n	80037e6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	f003 0304 	and.w	r3, r3, #4
 80037aa:	2b04      	cmp	r3, #4
 80037ac:	d11b      	bne.n	80037e6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f06f 0204 	mvn.w	r2, #4
 80037b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2202      	movs	r2, #2
 80037bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	699b      	ldr	r3, [r3, #24]
 80037c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d003      	beq.n	80037d4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037cc:	6878      	ldr	r0, [r7, #4]
 80037ce:	f000 f97a 	bl	8003ac6 <HAL_TIM_IC_CaptureCallback>
 80037d2:	e005      	b.n	80037e0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037d4:	6878      	ldr	r0, [r7, #4]
 80037d6:	f000 f96d 	bl	8003ab4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f000 f97c 	bl	8003ad8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	691b      	ldr	r3, [r3, #16]
 80037ec:	f003 0308 	and.w	r3, r3, #8
 80037f0:	2b08      	cmp	r3, #8
 80037f2:	d122      	bne.n	800383a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	f003 0308 	and.w	r3, r3, #8
 80037fe:	2b08      	cmp	r3, #8
 8003800:	d11b      	bne.n	800383a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f06f 0208 	mvn.w	r2, #8
 800380a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2204      	movs	r2, #4
 8003810:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	69db      	ldr	r3, [r3, #28]
 8003818:	f003 0303 	and.w	r3, r3, #3
 800381c:	2b00      	cmp	r3, #0
 800381e:	d003      	beq.n	8003828 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f000 f950 	bl	8003ac6 <HAL_TIM_IC_CaptureCallback>
 8003826:	e005      	b.n	8003834 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f000 f943 	bl	8003ab4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f000 f952 	bl	8003ad8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2200      	movs	r2, #0
 8003838:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	691b      	ldr	r3, [r3, #16]
 8003840:	f003 0310 	and.w	r3, r3, #16
 8003844:	2b10      	cmp	r3, #16
 8003846:	d122      	bne.n	800388e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	f003 0310 	and.w	r3, r3, #16
 8003852:	2b10      	cmp	r3, #16
 8003854:	d11b      	bne.n	800388e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f06f 0210 	mvn.w	r2, #16
 800385e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2208      	movs	r2, #8
 8003864:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	69db      	ldr	r3, [r3, #28]
 800386c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003870:	2b00      	cmp	r3, #0
 8003872:	d003      	beq.n	800387c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f000 f926 	bl	8003ac6 <HAL_TIM_IC_CaptureCallback>
 800387a:	e005      	b.n	8003888 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800387c:	6878      	ldr	r0, [r7, #4]
 800387e:	f000 f919 	bl	8003ab4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	f000 f928 	bl	8003ad8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2200      	movs	r2, #0
 800388c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	691b      	ldr	r3, [r3, #16]
 8003894:	f003 0301 	and.w	r3, r3, #1
 8003898:	2b01      	cmp	r3, #1
 800389a:	d10e      	bne.n	80038ba <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	68db      	ldr	r3, [r3, #12]
 80038a2:	f003 0301 	and.w	r3, r3, #1
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d107      	bne.n	80038ba <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f06f 0201 	mvn.w	r2, #1
 80038b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f7fd f881 	bl	80009bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	691b      	ldr	r3, [r3, #16]
 80038c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038c4:	2b80      	cmp	r3, #128	; 0x80
 80038c6:	d10e      	bne.n	80038e6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038d2:	2b80      	cmp	r3, #128	; 0x80
 80038d4:	d107      	bne.n	80038e6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80038de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	f000 fa68 	bl	8003db6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	691b      	ldr	r3, [r3, #16]
 80038ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038f0:	2b40      	cmp	r3, #64	; 0x40
 80038f2:	d10e      	bne.n	8003912 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	68db      	ldr	r3, [r3, #12]
 80038fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038fe:	2b40      	cmp	r3, #64	; 0x40
 8003900:	d107      	bne.n	8003912 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800390a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f000 f8ec 	bl	8003aea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	691b      	ldr	r3, [r3, #16]
 8003918:	f003 0320 	and.w	r3, r3, #32
 800391c:	2b20      	cmp	r3, #32
 800391e:	d10e      	bne.n	800393e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	68db      	ldr	r3, [r3, #12]
 8003926:	f003 0320 	and.w	r3, r3, #32
 800392a:	2b20      	cmp	r3, #32
 800392c:	d107      	bne.n	800393e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f06f 0220 	mvn.w	r2, #32
 8003936:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	f000 fa33 	bl	8003da4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800393e:	bf00      	nop
 8003940:	3708      	adds	r7, #8
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}

08003946 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003946:	b580      	push	{r7, lr}
 8003948:	b084      	sub	sp, #16
 800394a:	af00      	add	r7, sp, #0
 800394c:	6078      	str	r0, [r7, #4]
 800394e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003956:	2b01      	cmp	r3, #1
 8003958:	d101      	bne.n	800395e <HAL_TIM_ConfigClockSource+0x18>
 800395a:	2302      	movs	r3, #2
 800395c:	e0a6      	b.n	8003aac <HAL_TIM_ConfigClockSource+0x166>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2201      	movs	r2, #1
 8003962:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2202      	movs	r2, #2
 800396a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800397c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003984:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2b40      	cmp	r3, #64	; 0x40
 8003994:	d067      	beq.n	8003a66 <HAL_TIM_ConfigClockSource+0x120>
 8003996:	2b40      	cmp	r3, #64	; 0x40
 8003998:	d80b      	bhi.n	80039b2 <HAL_TIM_ConfigClockSource+0x6c>
 800399a:	2b10      	cmp	r3, #16
 800399c:	d073      	beq.n	8003a86 <HAL_TIM_ConfigClockSource+0x140>
 800399e:	2b10      	cmp	r3, #16
 80039a0:	d802      	bhi.n	80039a8 <HAL_TIM_ConfigClockSource+0x62>
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d06f      	beq.n	8003a86 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80039a6:	e078      	b.n	8003a9a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80039a8:	2b20      	cmp	r3, #32
 80039aa:	d06c      	beq.n	8003a86 <HAL_TIM_ConfigClockSource+0x140>
 80039ac:	2b30      	cmp	r3, #48	; 0x30
 80039ae:	d06a      	beq.n	8003a86 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80039b0:	e073      	b.n	8003a9a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80039b2:	2b70      	cmp	r3, #112	; 0x70
 80039b4:	d00d      	beq.n	80039d2 <HAL_TIM_ConfigClockSource+0x8c>
 80039b6:	2b70      	cmp	r3, #112	; 0x70
 80039b8:	d804      	bhi.n	80039c4 <HAL_TIM_ConfigClockSource+0x7e>
 80039ba:	2b50      	cmp	r3, #80	; 0x50
 80039bc:	d033      	beq.n	8003a26 <HAL_TIM_ConfigClockSource+0xe0>
 80039be:	2b60      	cmp	r3, #96	; 0x60
 80039c0:	d041      	beq.n	8003a46 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80039c2:	e06a      	b.n	8003a9a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80039c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039c8:	d066      	beq.n	8003a98 <HAL_TIM_ConfigClockSource+0x152>
 80039ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039ce:	d017      	beq.n	8003a00 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80039d0:	e063      	b.n	8003a9a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6818      	ldr	r0, [r3, #0]
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	6899      	ldr	r1, [r3, #8]
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	685a      	ldr	r2, [r3, #4]
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	f000 f97c 	bl	8003cde <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80039f4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	68fa      	ldr	r2, [r7, #12]
 80039fc:	609a      	str	r2, [r3, #8]
      break;
 80039fe:	e04c      	b.n	8003a9a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6818      	ldr	r0, [r3, #0]
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	6899      	ldr	r1, [r3, #8]
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	685a      	ldr	r2, [r3, #4]
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	f000 f965 	bl	8003cde <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	689a      	ldr	r2, [r3, #8]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003a22:	609a      	str	r2, [r3, #8]
      break;
 8003a24:	e039      	b.n	8003a9a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6818      	ldr	r0, [r3, #0]
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	6859      	ldr	r1, [r3, #4]
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	461a      	mov	r2, r3
 8003a34:	f000 f8dc 	bl	8003bf0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	2150      	movs	r1, #80	; 0x50
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f000 f933 	bl	8003caa <TIM_ITRx_SetConfig>
      break;
 8003a44:	e029      	b.n	8003a9a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6818      	ldr	r0, [r3, #0]
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	6859      	ldr	r1, [r3, #4]
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	461a      	mov	r2, r3
 8003a54:	f000 f8fa 	bl	8003c4c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	2160      	movs	r1, #96	; 0x60
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f000 f923 	bl	8003caa <TIM_ITRx_SetConfig>
      break;
 8003a64:	e019      	b.n	8003a9a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6818      	ldr	r0, [r3, #0]
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	6859      	ldr	r1, [r3, #4]
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	68db      	ldr	r3, [r3, #12]
 8003a72:	461a      	mov	r2, r3
 8003a74:	f000 f8bc 	bl	8003bf0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	2140      	movs	r1, #64	; 0x40
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f000 f913 	bl	8003caa <TIM_ITRx_SetConfig>
      break;
 8003a84:	e009      	b.n	8003a9a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4619      	mov	r1, r3
 8003a90:	4610      	mov	r0, r2
 8003a92:	f000 f90a 	bl	8003caa <TIM_ITRx_SetConfig>
      break;
 8003a96:	e000      	b.n	8003a9a <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003a98:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2201      	movs	r2, #1
 8003a9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003aaa:	2300      	movs	r3, #0
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3710      	adds	r7, #16
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b083      	sub	sp, #12
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003abc:	bf00      	nop
 8003abe:	370c      	adds	r7, #12
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bc80      	pop	{r7}
 8003ac4:	4770      	bx	lr

08003ac6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ac6:	b480      	push	{r7}
 8003ac8:	b083      	sub	sp, #12
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ace:	bf00      	nop
 8003ad0:	370c      	adds	r7, #12
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bc80      	pop	{r7}
 8003ad6:	4770      	bx	lr

08003ad8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ae0:	bf00      	nop
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bc80      	pop	{r7}
 8003ae8:	4770      	bx	lr

08003aea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003aea:	b480      	push	{r7}
 8003aec:	b083      	sub	sp, #12
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003af2:	bf00      	nop
 8003af4:	370c      	adds	r7, #12
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bc80      	pop	{r7}
 8003afa:	4770      	bx	lr

08003afc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b085      	sub	sp, #20
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
 8003b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	4a33      	ldr	r2, [pc, #204]	; (8003bdc <TIM_Base_SetConfig+0xe0>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d013      	beq.n	8003b3c <TIM_Base_SetConfig+0x40>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	4a32      	ldr	r2, [pc, #200]	; (8003be0 <TIM_Base_SetConfig+0xe4>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d00f      	beq.n	8003b3c <TIM_Base_SetConfig+0x40>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b22:	d00b      	beq.n	8003b3c <TIM_Base_SetConfig+0x40>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	4a2f      	ldr	r2, [pc, #188]	; (8003be4 <TIM_Base_SetConfig+0xe8>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d007      	beq.n	8003b3c <TIM_Base_SetConfig+0x40>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	4a2e      	ldr	r2, [pc, #184]	; (8003be8 <TIM_Base_SetConfig+0xec>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d003      	beq.n	8003b3c <TIM_Base_SetConfig+0x40>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	4a2d      	ldr	r2, [pc, #180]	; (8003bec <TIM_Base_SetConfig+0xf0>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d108      	bne.n	8003b4e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	68fa      	ldr	r2, [r7, #12]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a22      	ldr	r2, [pc, #136]	; (8003bdc <TIM_Base_SetConfig+0xe0>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d013      	beq.n	8003b7e <TIM_Base_SetConfig+0x82>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4a21      	ldr	r2, [pc, #132]	; (8003be0 <TIM_Base_SetConfig+0xe4>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d00f      	beq.n	8003b7e <TIM_Base_SetConfig+0x82>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b64:	d00b      	beq.n	8003b7e <TIM_Base_SetConfig+0x82>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4a1e      	ldr	r2, [pc, #120]	; (8003be4 <TIM_Base_SetConfig+0xe8>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d007      	beq.n	8003b7e <TIM_Base_SetConfig+0x82>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a1d      	ldr	r2, [pc, #116]	; (8003be8 <TIM_Base_SetConfig+0xec>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d003      	beq.n	8003b7e <TIM_Base_SetConfig+0x82>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4a1c      	ldr	r2, [pc, #112]	; (8003bec <TIM_Base_SetConfig+0xf0>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d108      	bne.n	8003b90 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	68db      	ldr	r3, [r3, #12]
 8003b8a:	68fa      	ldr	r2, [r7, #12]
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	695b      	ldr	r3, [r3, #20]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	68fa      	ldr	r2, [r7, #12]
 8003ba2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	689a      	ldr	r2, [r3, #8]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	4a09      	ldr	r2, [pc, #36]	; (8003bdc <TIM_Base_SetConfig+0xe0>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d003      	beq.n	8003bc4 <TIM_Base_SetConfig+0xc8>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4a08      	ldr	r2, [pc, #32]	; (8003be0 <TIM_Base_SetConfig+0xe4>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d103      	bne.n	8003bcc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	691a      	ldr	r2, [r3, #16]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	615a      	str	r2, [r3, #20]
}
 8003bd2:	bf00      	nop
 8003bd4:	3714      	adds	r7, #20
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bc80      	pop	{r7}
 8003bda:	4770      	bx	lr
 8003bdc:	40012c00 	.word	0x40012c00
 8003be0:	40013400 	.word	0x40013400
 8003be4:	40000400 	.word	0x40000400
 8003be8:	40000800 	.word	0x40000800
 8003bec:	40000c00 	.word	0x40000c00

08003bf0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b087      	sub	sp, #28
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	60b9      	str	r1, [r7, #8]
 8003bfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6a1b      	ldr	r3, [r3, #32]
 8003c00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	6a1b      	ldr	r3, [r3, #32]
 8003c06:	f023 0201 	bic.w	r2, r3, #1
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	699b      	ldr	r3, [r3, #24]
 8003c12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	011b      	lsls	r3, r3, #4
 8003c20:	693a      	ldr	r2, [r7, #16]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	f023 030a 	bic.w	r3, r3, #10
 8003c2c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c2e:	697a      	ldr	r2, [r7, #20]
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	693a      	ldr	r2, [r7, #16]
 8003c3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	697a      	ldr	r2, [r7, #20]
 8003c40:	621a      	str	r2, [r3, #32]
}
 8003c42:	bf00      	nop
 8003c44:	371c      	adds	r7, #28
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bc80      	pop	{r7}
 8003c4a:	4770      	bx	lr

08003c4c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b087      	sub	sp, #28
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	60f8      	str	r0, [r7, #12]
 8003c54:	60b9      	str	r1, [r7, #8]
 8003c56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	6a1b      	ldr	r3, [r3, #32]
 8003c5c:	f023 0210 	bic.w	r2, r3, #16
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	699b      	ldr	r3, [r3, #24]
 8003c68:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6a1b      	ldr	r3, [r3, #32]
 8003c6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003c76:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	031b      	lsls	r3, r3, #12
 8003c7c:	697a      	ldr	r2, [r7, #20]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003c88:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	011b      	lsls	r3, r3, #4
 8003c8e:	693a      	ldr	r2, [r7, #16]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	697a      	ldr	r2, [r7, #20]
 8003c98:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	693a      	ldr	r2, [r7, #16]
 8003c9e:	621a      	str	r2, [r3, #32]
}
 8003ca0:	bf00      	nop
 8003ca2:	371c      	adds	r7, #28
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bc80      	pop	{r7}
 8003ca8:	4770      	bx	lr

08003caa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003caa:	b480      	push	{r7}
 8003cac:	b085      	sub	sp, #20
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
 8003cb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cc0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003cc2:	683a      	ldr	r2, [r7, #0]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	f043 0307 	orr.w	r3, r3, #7
 8003ccc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	68fa      	ldr	r2, [r7, #12]
 8003cd2:	609a      	str	r2, [r3, #8]
}
 8003cd4:	bf00      	nop
 8003cd6:	3714      	adds	r7, #20
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bc80      	pop	{r7}
 8003cdc:	4770      	bx	lr

08003cde <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003cde:	b480      	push	{r7}
 8003ce0:	b087      	sub	sp, #28
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	60f8      	str	r0, [r7, #12]
 8003ce6:	60b9      	str	r1, [r7, #8]
 8003ce8:	607a      	str	r2, [r7, #4]
 8003cea:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003cf8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	021a      	lsls	r2, r3, #8
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	431a      	orrs	r2, r3
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	697a      	ldr	r2, [r7, #20]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	697a      	ldr	r2, [r7, #20]
 8003d10:	609a      	str	r2, [r3, #8]
}
 8003d12:	bf00      	nop
 8003d14:	371c      	adds	r7, #28
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bc80      	pop	{r7}
 8003d1a:	4770      	bx	lr

08003d1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b085      	sub	sp, #20
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d101      	bne.n	8003d34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d30:	2302      	movs	r3, #2
 8003d32:	e032      	b.n	8003d9a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2201      	movs	r2, #1
 8003d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2202      	movs	r2, #2
 8003d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	68fa      	ldr	r2, [r7, #12]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d6c:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	68ba      	ldr	r2, [r7, #8]
 8003d74:	4313      	orrs	r3, r2
 8003d76:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	68fa      	ldr	r2, [r7, #12]
 8003d7e:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	68ba      	ldr	r2, [r7, #8]
 8003d86:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d98:	2300      	movs	r3, #0
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3714      	adds	r7, #20
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bc80      	pop	{r7}
 8003da2:	4770      	bx	lr

08003da4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003dac:	bf00      	nop
 8003dae:	370c      	adds	r7, #12
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bc80      	pop	{r7}
 8003db4:	4770      	bx	lr

08003db6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003db6:	b480      	push	{r7}
 8003db8:	b083      	sub	sp, #12
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003dbe:	bf00      	nop
 8003dc0:	370c      	adds	r7, #12
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bc80      	pop	{r7}
 8003dc6:	4770      	bx	lr

08003dc8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b082      	sub	sp, #8
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d101      	bne.n	8003dda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e03f      	b.n	8003e5a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d106      	bne.n	8003df4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f7fd f9b2 	bl	8001158 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2224      	movs	r2, #36	; 0x24
 8003df8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	68da      	ldr	r2, [r3, #12]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f000 f829 	bl	8003e64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	691a      	ldr	r2, [r3, #16]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	695a      	ldr	r2, [r3, #20]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	68da      	ldr	r2, [r3, #12]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2220      	movs	r2, #32
 8003e4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2220      	movs	r2, #32
 8003e54:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003e58:	2300      	movs	r3, #0
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	3708      	adds	r7, #8
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}
	...

08003e64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b084      	sub	sp, #16
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	691b      	ldr	r3, [r3, #16]
 8003e72:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	68da      	ldr	r2, [r3, #12]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	430a      	orrs	r2, r1
 8003e80:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	689a      	ldr	r2, [r3, #8]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	691b      	ldr	r3, [r3, #16]
 8003e8a:	431a      	orrs	r2, r3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	695b      	ldr	r3, [r3, #20]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003e9e:	f023 030c 	bic.w	r3, r3, #12
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	6812      	ldr	r2, [r2, #0]
 8003ea6:	68f9      	ldr	r1, [r7, #12]
 8003ea8:	430b      	orrs	r3, r1
 8003eaa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	695b      	ldr	r3, [r3, #20]
 8003eb2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	699a      	ldr	r2, [r3, #24]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	430a      	orrs	r2, r1
 8003ec0:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a52      	ldr	r2, [pc, #328]	; (8004010 <UART_SetConfig+0x1ac>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d14e      	bne.n	8003f6a <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003ecc:	f7ff f842 	bl	8002f54 <HAL_RCC_GetPCLK2Freq>
 8003ed0:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ed2:	68ba      	ldr	r2, [r7, #8]
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	4413      	add	r3, r2
 8003eda:	009a      	lsls	r2, r3, #2
 8003edc:	441a      	add	r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ee8:	4a4a      	ldr	r2, [pc, #296]	; (8004014 <UART_SetConfig+0x1b0>)
 8003eea:	fba2 2303 	umull	r2, r3, r2, r3
 8003eee:	095b      	lsrs	r3, r3, #5
 8003ef0:	0119      	lsls	r1, r3, #4
 8003ef2:	68ba      	ldr	r2, [r7, #8]
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	4413      	add	r3, r2
 8003efa:	009a      	lsls	r2, r3, #2
 8003efc:	441a      	add	r2, r3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f08:	4b42      	ldr	r3, [pc, #264]	; (8004014 <UART_SetConfig+0x1b0>)
 8003f0a:	fba3 0302 	umull	r0, r3, r3, r2
 8003f0e:	095b      	lsrs	r3, r3, #5
 8003f10:	2064      	movs	r0, #100	; 0x64
 8003f12:	fb00 f303 	mul.w	r3, r0, r3
 8003f16:	1ad3      	subs	r3, r2, r3
 8003f18:	011b      	lsls	r3, r3, #4
 8003f1a:	3332      	adds	r3, #50	; 0x32
 8003f1c:	4a3d      	ldr	r2, [pc, #244]	; (8004014 <UART_SetConfig+0x1b0>)
 8003f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f22:	095b      	lsrs	r3, r3, #5
 8003f24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f28:	4419      	add	r1, r3
 8003f2a:	68ba      	ldr	r2, [r7, #8]
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	4413      	add	r3, r2
 8003f32:	009a      	lsls	r2, r3, #2
 8003f34:	441a      	add	r2, r3
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f40:	4b34      	ldr	r3, [pc, #208]	; (8004014 <UART_SetConfig+0x1b0>)
 8003f42:	fba3 0302 	umull	r0, r3, r3, r2
 8003f46:	095b      	lsrs	r3, r3, #5
 8003f48:	2064      	movs	r0, #100	; 0x64
 8003f4a:	fb00 f303 	mul.w	r3, r0, r3
 8003f4e:	1ad3      	subs	r3, r2, r3
 8003f50:	011b      	lsls	r3, r3, #4
 8003f52:	3332      	adds	r3, #50	; 0x32
 8003f54:	4a2f      	ldr	r2, [pc, #188]	; (8004014 <UART_SetConfig+0x1b0>)
 8003f56:	fba2 2303 	umull	r2, r3, r2, r3
 8003f5a:	095b      	lsrs	r3, r3, #5
 8003f5c:	f003 020f 	and.w	r2, r3, #15
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	440a      	add	r2, r1
 8003f66:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8003f68:	e04d      	b.n	8004006 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8003f6a:	f7fe ffdf 	bl	8002f2c <HAL_RCC_GetPCLK1Freq>
 8003f6e:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f70:	68ba      	ldr	r2, [r7, #8]
 8003f72:	4613      	mov	r3, r2
 8003f74:	009b      	lsls	r3, r3, #2
 8003f76:	4413      	add	r3, r2
 8003f78:	009a      	lsls	r2, r3, #2
 8003f7a:	441a      	add	r2, r3
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f86:	4a23      	ldr	r2, [pc, #140]	; (8004014 <UART_SetConfig+0x1b0>)
 8003f88:	fba2 2303 	umull	r2, r3, r2, r3
 8003f8c:	095b      	lsrs	r3, r3, #5
 8003f8e:	0119      	lsls	r1, r3, #4
 8003f90:	68ba      	ldr	r2, [r7, #8]
 8003f92:	4613      	mov	r3, r2
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	4413      	add	r3, r2
 8003f98:	009a      	lsls	r2, r3, #2
 8003f9a:	441a      	add	r2, r3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	fbb2 f2f3 	udiv	r2, r2, r3
 8003fa6:	4b1b      	ldr	r3, [pc, #108]	; (8004014 <UART_SetConfig+0x1b0>)
 8003fa8:	fba3 0302 	umull	r0, r3, r3, r2
 8003fac:	095b      	lsrs	r3, r3, #5
 8003fae:	2064      	movs	r0, #100	; 0x64
 8003fb0:	fb00 f303 	mul.w	r3, r0, r3
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	011b      	lsls	r3, r3, #4
 8003fb8:	3332      	adds	r3, #50	; 0x32
 8003fba:	4a16      	ldr	r2, [pc, #88]	; (8004014 <UART_SetConfig+0x1b0>)
 8003fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc0:	095b      	lsrs	r3, r3, #5
 8003fc2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003fc6:	4419      	add	r1, r3
 8003fc8:	68ba      	ldr	r2, [r7, #8]
 8003fca:	4613      	mov	r3, r2
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	4413      	add	r3, r2
 8003fd0:	009a      	lsls	r2, r3, #2
 8003fd2:	441a      	add	r2, r3
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	fbb2 f2f3 	udiv	r2, r2, r3
 8003fde:	4b0d      	ldr	r3, [pc, #52]	; (8004014 <UART_SetConfig+0x1b0>)
 8003fe0:	fba3 0302 	umull	r0, r3, r3, r2
 8003fe4:	095b      	lsrs	r3, r3, #5
 8003fe6:	2064      	movs	r0, #100	; 0x64
 8003fe8:	fb00 f303 	mul.w	r3, r0, r3
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	011b      	lsls	r3, r3, #4
 8003ff0:	3332      	adds	r3, #50	; 0x32
 8003ff2:	4a08      	ldr	r2, [pc, #32]	; (8004014 <UART_SetConfig+0x1b0>)
 8003ff4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ff8:	095b      	lsrs	r3, r3, #5
 8003ffa:	f003 020f 	and.w	r2, r3, #15
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	440a      	add	r2, r1
 8004004:	609a      	str	r2, [r3, #8]
}
 8004006:	bf00      	nop
 8004008:	3710      	adds	r7, #16
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
 800400e:	bf00      	nop
 8004010:	40013800 	.word	0x40013800
 8004014:	51eb851f 	.word	0x51eb851f

08004018 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004018:	b084      	sub	sp, #16
 800401a:	b480      	push	{r7}
 800401c:	b083      	sub	sp, #12
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
 8004022:	f107 0014 	add.w	r0, r7, #20
 8004026:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800402a:	2300      	movs	r3, #0
}
 800402c:	4618      	mov	r0, r3
 800402e:	370c      	adds	r7, #12
 8004030:	46bd      	mov	sp, r7
 8004032:	bc80      	pop	{r7}
 8004034:	b004      	add	sp, #16
 8004036:	4770      	bx	lr

08004038 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004038:	b480      	push	{r7}
 800403a:	b085      	sub	sp, #20
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004040:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004044:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800404c:	b29a      	uxth	r2, r3
 800404e:	89fb      	ldrh	r3, [r7, #14]
 8004050:	4313      	orrs	r3, r2
 8004052:	b29a      	uxth	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800405a:	2300      	movs	r3, #0
}
 800405c:	4618      	mov	r0, r3
 800405e:	3714      	adds	r7, #20
 8004060:	46bd      	mov	sp, r7
 8004062:	bc80      	pop	{r7}
 8004064:	4770      	bx	lr

08004066 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004066:	b480      	push	{r7}
 8004068:	b085      	sub	sp, #20
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800406e:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004072:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800407a:	b29b      	uxth	r3, r3
 800407c:	b21a      	sxth	r2, r3
 800407e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004082:	43db      	mvns	r3, r3
 8004084:	b21b      	sxth	r3, r3
 8004086:	4013      	ands	r3, r2
 8004088:	b21b      	sxth	r3, r3
 800408a:	b29a      	uxth	r2, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004092:	2300      	movs	r3, #0
}
 8004094:	4618      	mov	r0, r3
 8004096:	3714      	adds	r7, #20
 8004098:	46bd      	mov	sp, r7
 800409a:	bc80      	pop	{r7}
 800409c:	4770      	bx	lr

0800409e <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800409e:	b480      	push	{r7}
 80040a0:	b083      	sub	sp, #12
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	6078      	str	r0, [r7, #4]
 80040a6:	460b      	mov	r3, r1
 80040a8:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80040aa:	2300      	movs	r3, #0
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bc80      	pop	{r7}
 80040b4:	4770      	bx	lr

080040b6 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80040b6:	b084      	sub	sp, #16
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b082      	sub	sp, #8
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
 80040c0:	f107 0014 	add.w	r0, r7, #20
 80040c4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f7ff ffa5 	bl	8004038 <USB_EnableGlobalInt>

  return HAL_OK;
 80040ee:	2300      	movs	r3, #0
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3708      	adds	r7, #8
 80040f4:	46bd      	mov	sp, r7
 80040f6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80040fa:	b004      	add	sp, #16
 80040fc:	4770      	bx	lr
	...

08004100 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004100:	b490      	push	{r4, r7}
 8004102:	b084      	sub	sp, #16
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800410a:	2300      	movs	r3, #0
 800410c:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	781b      	ldrb	r3, [r3, #0]
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	4413      	add	r3, r2
 8004118:	881b      	ldrh	r3, [r3, #0]
 800411a:	b29b      	uxth	r3, r3
 800411c:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8004120:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004124:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	78db      	ldrb	r3, [r3, #3]
 800412a:	2b03      	cmp	r3, #3
 800412c:	d819      	bhi.n	8004162 <USB_ActivateEndpoint+0x62>
 800412e:	a201      	add	r2, pc, #4	; (adr r2, 8004134 <USB_ActivateEndpoint+0x34>)
 8004130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004134:	08004145 	.word	0x08004145
 8004138:	08004159 	.word	0x08004159
 800413c:	08004169 	.word	0x08004169
 8004140:	0800414f 	.word	0x0800414f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004144:	89bb      	ldrh	r3, [r7, #12]
 8004146:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800414a:	81bb      	strh	r3, [r7, #12]
      break;
 800414c:	e00d      	b.n	800416a <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800414e:	89bb      	ldrh	r3, [r7, #12]
 8004150:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8004154:	81bb      	strh	r3, [r7, #12]
      break;
 8004156:	e008      	b.n	800416a <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004158:	89bb      	ldrh	r3, [r7, #12]
 800415a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800415e:	81bb      	strh	r3, [r7, #12]
      break;
 8004160:	e003      	b.n	800416a <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	73fb      	strb	r3, [r7, #15]
      break;
 8004166:	e000      	b.n	800416a <USB_ActivateEndpoint+0x6a>
      break;
 8004168:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	781b      	ldrb	r3, [r3, #0]
 8004170:	009b      	lsls	r3, r3, #2
 8004172:	441a      	add	r2, r3
 8004174:	89bb      	ldrh	r3, [r7, #12]
 8004176:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800417a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800417e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004182:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004186:	b29b      	uxth	r3, r3
 8004188:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	781b      	ldrb	r3, [r3, #0]
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	4413      	add	r3, r2
 8004194:	881b      	ldrh	r3, [r3, #0]
 8004196:	b29b      	uxth	r3, r3
 8004198:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800419c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041a0:	b29a      	uxth	r2, r3
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	4313      	orrs	r3, r2
 80041aa:	b29c      	uxth	r4, r3
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	441a      	add	r2, r3
 80041b6:	4b8a      	ldr	r3, [pc, #552]	; (80043e0 <USB_ActivateEndpoint+0x2e0>)
 80041b8:	4323      	orrs	r3, r4
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	7b1b      	ldrb	r3, [r3, #12]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	f040 8112 	bne.w	80043ec <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	785b      	ldrb	r3, [r3, #1]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d067      	beq.n	80042a0 <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80041d0:	687c      	ldr	r4, [r7, #4]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041d8:	b29b      	uxth	r3, r3
 80041da:	441c      	add	r4, r3
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	011b      	lsls	r3, r3, #4
 80041e2:	4423      	add	r3, r4
 80041e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80041e8:	461c      	mov	r4, r3
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	88db      	ldrh	r3, [r3, #6]
 80041ee:	085b      	lsrs	r3, r3, #1
 80041f0:	b29b      	uxth	r3, r3
 80041f2:	005b      	lsls	r3, r3, #1
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80041f8:	687a      	ldr	r2, [r7, #4]
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	4413      	add	r3, r2
 8004202:	881b      	ldrh	r3, [r3, #0]
 8004204:	b29c      	uxth	r4, r3
 8004206:	4623      	mov	r3, r4
 8004208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800420c:	2b00      	cmp	r3, #0
 800420e:	d014      	beq.n	800423a <USB_ActivateEndpoint+0x13a>
 8004210:	687a      	ldr	r2, [r7, #4]
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	781b      	ldrb	r3, [r3, #0]
 8004216:	009b      	lsls	r3, r3, #2
 8004218:	4413      	add	r3, r2
 800421a:	881b      	ldrh	r3, [r3, #0]
 800421c:	b29b      	uxth	r3, r3
 800421e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004222:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004226:	b29c      	uxth	r4, r3
 8004228:	687a      	ldr	r2, [r7, #4]
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	781b      	ldrb	r3, [r3, #0]
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	441a      	add	r2, r3
 8004232:	4b6c      	ldr	r3, [pc, #432]	; (80043e4 <USB_ActivateEndpoint+0x2e4>)
 8004234:	4323      	orrs	r3, r4
 8004236:	b29b      	uxth	r3, r3
 8004238:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	78db      	ldrb	r3, [r3, #3]
 800423e:	2b01      	cmp	r3, #1
 8004240:	d018      	beq.n	8004274 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	4413      	add	r3, r2
 800424c:	881b      	ldrh	r3, [r3, #0]
 800424e:	b29b      	uxth	r3, r3
 8004250:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004254:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004258:	b29c      	uxth	r4, r3
 800425a:	f084 0320 	eor.w	r3, r4, #32
 800425e:	b29c      	uxth	r4, r3
 8004260:	687a      	ldr	r2, [r7, #4]
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	781b      	ldrb	r3, [r3, #0]
 8004266:	009b      	lsls	r3, r3, #2
 8004268:	441a      	add	r2, r3
 800426a:	4b5d      	ldr	r3, [pc, #372]	; (80043e0 <USB_ActivateEndpoint+0x2e0>)
 800426c:	4323      	orrs	r3, r4
 800426e:	b29b      	uxth	r3, r3
 8004270:	8013      	strh	r3, [r2, #0]
 8004272:	e22b      	b.n	80046cc <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	781b      	ldrb	r3, [r3, #0]
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	4413      	add	r3, r2
 800427e:	881b      	ldrh	r3, [r3, #0]
 8004280:	b29b      	uxth	r3, r3
 8004282:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004286:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800428a:	b29c      	uxth	r4, r3
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	781b      	ldrb	r3, [r3, #0]
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	441a      	add	r2, r3
 8004296:	4b52      	ldr	r3, [pc, #328]	; (80043e0 <USB_ActivateEndpoint+0x2e0>)
 8004298:	4323      	orrs	r3, r4
 800429a:	b29b      	uxth	r3, r3
 800429c:	8013      	strh	r3, [r2, #0]
 800429e:	e215      	b.n	80046cc <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80042a0:	687c      	ldr	r4, [r7, #4]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	441c      	add	r4, r3
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	781b      	ldrb	r3, [r3, #0]
 80042b0:	011b      	lsls	r3, r3, #4
 80042b2:	4423      	add	r3, r4
 80042b4:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80042b8:	461c      	mov	r4, r3
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	88db      	ldrh	r3, [r3, #6]
 80042be:	085b      	lsrs	r3, r3, #1
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	005b      	lsls	r3, r3, #1
 80042c4:	b29b      	uxth	r3, r3
 80042c6:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80042c8:	687c      	ldr	r4, [r7, #4]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	441c      	add	r4, r3
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	781b      	ldrb	r3, [r3, #0]
 80042d8:	011b      	lsls	r3, r3, #4
 80042da:	4423      	add	r3, r4
 80042dc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80042e0:	461c      	mov	r4, r3
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	691b      	ldr	r3, [r3, #16]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d10e      	bne.n	8004308 <USB_ActivateEndpoint+0x208>
 80042ea:	8823      	ldrh	r3, [r4, #0]
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80042f2:	b29b      	uxth	r3, r3
 80042f4:	8023      	strh	r3, [r4, #0]
 80042f6:	8823      	ldrh	r3, [r4, #0]
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80042fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004302:	b29b      	uxth	r3, r3
 8004304:	8023      	strh	r3, [r4, #0]
 8004306:	e02d      	b.n	8004364 <USB_ActivateEndpoint+0x264>
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	691b      	ldr	r3, [r3, #16]
 800430c:	2b3e      	cmp	r3, #62	; 0x3e
 800430e:	d812      	bhi.n	8004336 <USB_ActivateEndpoint+0x236>
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	691b      	ldr	r3, [r3, #16]
 8004314:	085b      	lsrs	r3, r3, #1
 8004316:	60bb      	str	r3, [r7, #8]
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	691b      	ldr	r3, [r3, #16]
 800431c:	f003 0301 	and.w	r3, r3, #1
 8004320:	2b00      	cmp	r3, #0
 8004322:	d002      	beq.n	800432a <USB_ActivateEndpoint+0x22a>
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	3301      	adds	r3, #1
 8004328:	60bb      	str	r3, [r7, #8]
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	b29b      	uxth	r3, r3
 800432e:	029b      	lsls	r3, r3, #10
 8004330:	b29b      	uxth	r3, r3
 8004332:	8023      	strh	r3, [r4, #0]
 8004334:	e016      	b.n	8004364 <USB_ActivateEndpoint+0x264>
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	691b      	ldr	r3, [r3, #16]
 800433a:	095b      	lsrs	r3, r3, #5
 800433c:	60bb      	str	r3, [r7, #8]
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	f003 031f 	and.w	r3, r3, #31
 8004346:	2b00      	cmp	r3, #0
 8004348:	d102      	bne.n	8004350 <USB_ActivateEndpoint+0x250>
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	3b01      	subs	r3, #1
 800434e:	60bb      	str	r3, [r7, #8]
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	b29b      	uxth	r3, r3
 8004354:	029b      	lsls	r3, r3, #10
 8004356:	b29b      	uxth	r3, r3
 8004358:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800435c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004360:	b29b      	uxth	r3, r3
 8004362:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004364:	687a      	ldr	r2, [r7, #4]
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	781b      	ldrb	r3, [r3, #0]
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	4413      	add	r3, r2
 800436e:	881b      	ldrh	r3, [r3, #0]
 8004370:	b29c      	uxth	r4, r3
 8004372:	4623      	mov	r3, r4
 8004374:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004378:	2b00      	cmp	r3, #0
 800437a:	d014      	beq.n	80043a6 <USB_ActivateEndpoint+0x2a6>
 800437c:	687a      	ldr	r2, [r7, #4]
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	781b      	ldrb	r3, [r3, #0]
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	4413      	add	r3, r2
 8004386:	881b      	ldrh	r3, [r3, #0]
 8004388:	b29b      	uxth	r3, r3
 800438a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800438e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004392:	b29c      	uxth	r4, r3
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	781b      	ldrb	r3, [r3, #0]
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	441a      	add	r2, r3
 800439e:	4b12      	ldr	r3, [pc, #72]	; (80043e8 <USB_ActivateEndpoint+0x2e8>)
 80043a0:	4323      	orrs	r3, r4
 80043a2:	b29b      	uxth	r3, r3
 80043a4:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	4413      	add	r3, r2
 80043b0:	881b      	ldrh	r3, [r3, #0]
 80043b2:	b29b      	uxth	r3, r3
 80043b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80043b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043bc:	b29c      	uxth	r4, r3
 80043be:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80043c2:	b29c      	uxth	r4, r3
 80043c4:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80043c8:	b29c      	uxth	r4, r3
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	781b      	ldrb	r3, [r3, #0]
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	441a      	add	r2, r3
 80043d4:	4b02      	ldr	r3, [pc, #8]	; (80043e0 <USB_ActivateEndpoint+0x2e0>)
 80043d6:	4323      	orrs	r3, r4
 80043d8:	b29b      	uxth	r3, r3
 80043da:	8013      	strh	r3, [r2, #0]
 80043dc:	e176      	b.n	80046cc <USB_ActivateEndpoint+0x5cc>
 80043de:	bf00      	nop
 80043e0:	ffff8080 	.word	0xffff8080
 80043e4:	ffff80c0 	.word	0xffff80c0
 80043e8:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	009b      	lsls	r3, r3, #2
 80043f4:	4413      	add	r3, r2
 80043f6:	881b      	ldrh	r3, [r3, #0]
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004402:	b29c      	uxth	r4, r3
 8004404:	687a      	ldr	r2, [r7, #4]
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	781b      	ldrb	r3, [r3, #0]
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	441a      	add	r2, r3
 800440e:	4b96      	ldr	r3, [pc, #600]	; (8004668 <USB_ActivateEndpoint+0x568>)
 8004410:	4323      	orrs	r3, r4
 8004412:	b29b      	uxth	r3, r3
 8004414:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8004416:	687c      	ldr	r4, [r7, #4]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800441e:	b29b      	uxth	r3, r3
 8004420:	441c      	add	r4, r3
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	011b      	lsls	r3, r3, #4
 8004428:	4423      	add	r3, r4
 800442a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800442e:	461c      	mov	r4, r3
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	891b      	ldrh	r3, [r3, #8]
 8004434:	085b      	lsrs	r3, r3, #1
 8004436:	b29b      	uxth	r3, r3
 8004438:	005b      	lsls	r3, r3, #1
 800443a:	b29b      	uxth	r3, r3
 800443c:	8023      	strh	r3, [r4, #0]
 800443e:	687c      	ldr	r4, [r7, #4]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004446:	b29b      	uxth	r3, r3
 8004448:	441c      	add	r4, r3
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	781b      	ldrb	r3, [r3, #0]
 800444e:	011b      	lsls	r3, r3, #4
 8004450:	4423      	add	r3, r4
 8004452:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004456:	461c      	mov	r4, r3
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	895b      	ldrh	r3, [r3, #10]
 800445c:	085b      	lsrs	r3, r3, #1
 800445e:	b29b      	uxth	r3, r3
 8004460:	005b      	lsls	r3, r3, #1
 8004462:	b29b      	uxth	r3, r3
 8004464:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	785b      	ldrb	r3, [r3, #1]
 800446a:	2b00      	cmp	r3, #0
 800446c:	f040 8088 	bne.w	8004580 <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	781b      	ldrb	r3, [r3, #0]
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	4413      	add	r3, r2
 800447a:	881b      	ldrh	r3, [r3, #0]
 800447c:	b29c      	uxth	r4, r3
 800447e:	4623      	mov	r3, r4
 8004480:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d014      	beq.n	80044b2 <USB_ActivateEndpoint+0x3b2>
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	009b      	lsls	r3, r3, #2
 8004490:	4413      	add	r3, r2
 8004492:	881b      	ldrh	r3, [r3, #0]
 8004494:	b29b      	uxth	r3, r3
 8004496:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800449a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800449e:	b29c      	uxth	r4, r3
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	441a      	add	r2, r3
 80044aa:	4b70      	ldr	r3, [pc, #448]	; (800466c <USB_ActivateEndpoint+0x56c>)
 80044ac:	4323      	orrs	r3, r4
 80044ae:	b29b      	uxth	r3, r3
 80044b0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80044b2:	687a      	ldr	r2, [r7, #4]
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	781b      	ldrb	r3, [r3, #0]
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	4413      	add	r3, r2
 80044bc:	881b      	ldrh	r3, [r3, #0]
 80044be:	b29c      	uxth	r4, r3
 80044c0:	4623      	mov	r3, r4
 80044c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d014      	beq.n	80044f4 <USB_ActivateEndpoint+0x3f4>
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	781b      	ldrb	r3, [r3, #0]
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	4413      	add	r3, r2
 80044d4:	881b      	ldrh	r3, [r3, #0]
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044e0:	b29c      	uxth	r4, r3
 80044e2:	687a      	ldr	r2, [r7, #4]
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	009b      	lsls	r3, r3, #2
 80044ea:	441a      	add	r2, r3
 80044ec:	4b60      	ldr	r3, [pc, #384]	; (8004670 <USB_ActivateEndpoint+0x570>)
 80044ee:	4323      	orrs	r3, r4
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 80044f4:	687a      	ldr	r2, [r7, #4]
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	009b      	lsls	r3, r3, #2
 80044fc:	4413      	add	r3, r2
 80044fe:	881b      	ldrh	r3, [r3, #0]
 8004500:	b29b      	uxth	r3, r3
 8004502:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004506:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800450a:	b29c      	uxth	r4, r3
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	781b      	ldrb	r3, [r3, #0]
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	441a      	add	r2, r3
 8004516:	4b56      	ldr	r3, [pc, #344]	; (8004670 <USB_ActivateEndpoint+0x570>)
 8004518:	4323      	orrs	r3, r4
 800451a:	b29b      	uxth	r3, r3
 800451c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	781b      	ldrb	r3, [r3, #0]
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	4413      	add	r3, r2
 8004528:	881b      	ldrh	r3, [r3, #0]
 800452a:	b29b      	uxth	r3, r3
 800452c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004530:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004534:	b29c      	uxth	r4, r3
 8004536:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800453a:	b29c      	uxth	r4, r3
 800453c:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004540:	b29c      	uxth	r4, r3
 8004542:	687a      	ldr	r2, [r7, #4]
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	441a      	add	r2, r3
 800454c:	4b49      	ldr	r3, [pc, #292]	; (8004674 <USB_ActivateEndpoint+0x574>)
 800454e:	4323      	orrs	r3, r4
 8004550:	b29b      	uxth	r3, r3
 8004552:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	4413      	add	r3, r2
 800455e:	881b      	ldrh	r3, [r3, #0]
 8004560:	b29b      	uxth	r3, r3
 8004562:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004566:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800456a:	b29c      	uxth	r4, r3
 800456c:	687a      	ldr	r2, [r7, #4]
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	781b      	ldrb	r3, [r3, #0]
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	441a      	add	r2, r3
 8004576:	4b3f      	ldr	r3, [pc, #252]	; (8004674 <USB_ActivateEndpoint+0x574>)
 8004578:	4323      	orrs	r3, r4
 800457a:	b29b      	uxth	r3, r3
 800457c:	8013      	strh	r3, [r2, #0]
 800457e:	e0a5      	b.n	80046cc <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	781b      	ldrb	r3, [r3, #0]
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	4413      	add	r3, r2
 800458a:	881b      	ldrh	r3, [r3, #0]
 800458c:	b29c      	uxth	r4, r3
 800458e:	4623      	mov	r3, r4
 8004590:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004594:	2b00      	cmp	r3, #0
 8004596:	d014      	beq.n	80045c2 <USB_ActivateEndpoint+0x4c2>
 8004598:	687a      	ldr	r2, [r7, #4]
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	4413      	add	r3, r2
 80045a2:	881b      	ldrh	r3, [r3, #0]
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045ae:	b29c      	uxth	r4, r3
 80045b0:	687a      	ldr	r2, [r7, #4]
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	781b      	ldrb	r3, [r3, #0]
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	441a      	add	r2, r3
 80045ba:	4b2c      	ldr	r3, [pc, #176]	; (800466c <USB_ActivateEndpoint+0x56c>)
 80045bc:	4323      	orrs	r3, r4
 80045be:	b29b      	uxth	r3, r3
 80045c0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80045c2:	687a      	ldr	r2, [r7, #4]
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	781b      	ldrb	r3, [r3, #0]
 80045c8:	009b      	lsls	r3, r3, #2
 80045ca:	4413      	add	r3, r2
 80045cc:	881b      	ldrh	r3, [r3, #0]
 80045ce:	b29c      	uxth	r4, r3
 80045d0:	4623      	mov	r3, r4
 80045d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d014      	beq.n	8004604 <USB_ActivateEndpoint+0x504>
 80045da:	687a      	ldr	r2, [r7, #4]
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	009b      	lsls	r3, r3, #2
 80045e2:	4413      	add	r3, r2
 80045e4:	881b      	ldrh	r3, [r3, #0]
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045f0:	b29c      	uxth	r4, r3
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	781b      	ldrb	r3, [r3, #0]
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	441a      	add	r2, r3
 80045fc:	4b1c      	ldr	r3, [pc, #112]	; (8004670 <USB_ActivateEndpoint+0x570>)
 80045fe:	4323      	orrs	r3, r4
 8004600:	b29b      	uxth	r3, r3
 8004602:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	781b      	ldrb	r3, [r3, #0]
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	4413      	add	r3, r2
 800460e:	881b      	ldrh	r3, [r3, #0]
 8004610:	b29b      	uxth	r3, r3
 8004612:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004616:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800461a:	b29c      	uxth	r4, r3
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	781b      	ldrb	r3, [r3, #0]
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	441a      	add	r2, r3
 8004626:	4b11      	ldr	r3, [pc, #68]	; (800466c <USB_ActivateEndpoint+0x56c>)
 8004628:	4323      	orrs	r3, r4
 800462a:	b29b      	uxth	r3, r3
 800462c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	78db      	ldrb	r3, [r3, #3]
 8004632:	2b01      	cmp	r3, #1
 8004634:	d020      	beq.n	8004678 <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	781b      	ldrb	r3, [r3, #0]
 800463c:	009b      	lsls	r3, r3, #2
 800463e:	4413      	add	r3, r2
 8004640:	881b      	ldrh	r3, [r3, #0]
 8004642:	b29b      	uxth	r3, r3
 8004644:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004648:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800464c:	b29c      	uxth	r4, r3
 800464e:	f084 0320 	eor.w	r3, r4, #32
 8004652:	b29c      	uxth	r4, r3
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	781b      	ldrb	r3, [r3, #0]
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	441a      	add	r2, r3
 800465e:	4b05      	ldr	r3, [pc, #20]	; (8004674 <USB_ActivateEndpoint+0x574>)
 8004660:	4323      	orrs	r3, r4
 8004662:	b29b      	uxth	r3, r3
 8004664:	8013      	strh	r3, [r2, #0]
 8004666:	e01c      	b.n	80046a2 <USB_ActivateEndpoint+0x5a2>
 8004668:	ffff8180 	.word	0xffff8180
 800466c:	ffffc080 	.word	0xffffc080
 8004670:	ffff80c0 	.word	0xffff80c0
 8004674:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004678:	687a      	ldr	r2, [r7, #4]
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	781b      	ldrb	r3, [r3, #0]
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	4413      	add	r3, r2
 8004682:	881b      	ldrh	r3, [r3, #0]
 8004684:	b29b      	uxth	r3, r3
 8004686:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800468a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800468e:	b29c      	uxth	r4, r3
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	781b      	ldrb	r3, [r3, #0]
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	441a      	add	r2, r3
 800469a:	4b0f      	ldr	r3, [pc, #60]	; (80046d8 <USB_ActivateEndpoint+0x5d8>)
 800469c:	4323      	orrs	r3, r4
 800469e:	b29b      	uxth	r3, r3
 80046a0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	781b      	ldrb	r3, [r3, #0]
 80046a8:	009b      	lsls	r3, r3, #2
 80046aa:	4413      	add	r3, r2
 80046ac:	881b      	ldrh	r3, [r3, #0]
 80046ae:	b29b      	uxth	r3, r3
 80046b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80046b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046b8:	b29c      	uxth	r4, r3
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	441a      	add	r2, r3
 80046c4:	4b04      	ldr	r3, [pc, #16]	; (80046d8 <USB_ActivateEndpoint+0x5d8>)
 80046c6:	4323      	orrs	r3, r4
 80046c8:	b29b      	uxth	r3, r3
 80046ca:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80046cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3710      	adds	r7, #16
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bc90      	pop	{r4, r7}
 80046d6:	4770      	bx	lr
 80046d8:	ffff8080 	.word	0xffff8080

080046dc <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80046dc:	b490      	push	{r4, r7}
 80046de:	b082      	sub	sp, #8
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	7b1b      	ldrb	r3, [r3, #12]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d171      	bne.n	80047d2 <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	785b      	ldrb	r3, [r3, #1]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d036      	beq.n	8004764 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	009b      	lsls	r3, r3, #2
 80046fe:	4413      	add	r3, r2
 8004700:	881b      	ldrh	r3, [r3, #0]
 8004702:	b29c      	uxth	r4, r3
 8004704:	4623      	mov	r3, r4
 8004706:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800470a:	2b00      	cmp	r3, #0
 800470c:	d014      	beq.n	8004738 <USB_DeactivateEndpoint+0x5c>
 800470e:	687a      	ldr	r2, [r7, #4]
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	781b      	ldrb	r3, [r3, #0]
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	4413      	add	r3, r2
 8004718:	881b      	ldrh	r3, [r3, #0]
 800471a:	b29b      	uxth	r3, r3
 800471c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004720:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004724:	b29c      	uxth	r4, r3
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	781b      	ldrb	r3, [r3, #0]
 800472c:	009b      	lsls	r3, r3, #2
 800472e:	441a      	add	r2, r3
 8004730:	4b6b      	ldr	r3, [pc, #428]	; (80048e0 <USB_DeactivateEndpoint+0x204>)
 8004732:	4323      	orrs	r3, r4
 8004734:	b29b      	uxth	r3, r3
 8004736:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	781b      	ldrb	r3, [r3, #0]
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	4413      	add	r3, r2
 8004742:	881b      	ldrh	r3, [r3, #0]
 8004744:	b29b      	uxth	r3, r3
 8004746:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800474a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800474e:	b29c      	uxth	r4, r3
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	781b      	ldrb	r3, [r3, #0]
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	441a      	add	r2, r3
 800475a:	4b62      	ldr	r3, [pc, #392]	; (80048e4 <USB_DeactivateEndpoint+0x208>)
 800475c:	4323      	orrs	r3, r4
 800475e:	b29b      	uxth	r3, r3
 8004760:	8013      	strh	r3, [r2, #0]
 8004762:	e144      	b.n	80049ee <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004764:	687a      	ldr	r2, [r7, #4]
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	781b      	ldrb	r3, [r3, #0]
 800476a:	009b      	lsls	r3, r3, #2
 800476c:	4413      	add	r3, r2
 800476e:	881b      	ldrh	r3, [r3, #0]
 8004770:	b29c      	uxth	r4, r3
 8004772:	4623      	mov	r3, r4
 8004774:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004778:	2b00      	cmp	r3, #0
 800477a:	d014      	beq.n	80047a6 <USB_DeactivateEndpoint+0xca>
 800477c:	687a      	ldr	r2, [r7, #4]
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	781b      	ldrb	r3, [r3, #0]
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	4413      	add	r3, r2
 8004786:	881b      	ldrh	r3, [r3, #0]
 8004788:	b29b      	uxth	r3, r3
 800478a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800478e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004792:	b29c      	uxth	r4, r3
 8004794:	687a      	ldr	r2, [r7, #4]
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	781b      	ldrb	r3, [r3, #0]
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	441a      	add	r2, r3
 800479e:	4b52      	ldr	r3, [pc, #328]	; (80048e8 <USB_DeactivateEndpoint+0x20c>)
 80047a0:	4323      	orrs	r3, r4
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	781b      	ldrb	r3, [r3, #0]
 80047ac:	009b      	lsls	r3, r3, #2
 80047ae:	4413      	add	r3, r2
 80047b0:	881b      	ldrh	r3, [r3, #0]
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80047b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047bc:	b29c      	uxth	r4, r3
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	781b      	ldrb	r3, [r3, #0]
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	441a      	add	r2, r3
 80047c8:	4b46      	ldr	r3, [pc, #280]	; (80048e4 <USB_DeactivateEndpoint+0x208>)
 80047ca:	4323      	orrs	r3, r4
 80047cc:	b29b      	uxth	r3, r3
 80047ce:	8013      	strh	r3, [r2, #0]
 80047d0:	e10d      	b.n	80049ee <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	785b      	ldrb	r3, [r3, #1]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	f040 8088 	bne.w	80048ec <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80047dc:	687a      	ldr	r2, [r7, #4]
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	781b      	ldrb	r3, [r3, #0]
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	4413      	add	r3, r2
 80047e6:	881b      	ldrh	r3, [r3, #0]
 80047e8:	b29c      	uxth	r4, r3
 80047ea:	4623      	mov	r3, r4
 80047ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d014      	beq.n	800481e <USB_DeactivateEndpoint+0x142>
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	781b      	ldrb	r3, [r3, #0]
 80047fa:	009b      	lsls	r3, r3, #2
 80047fc:	4413      	add	r3, r2
 80047fe:	881b      	ldrh	r3, [r3, #0]
 8004800:	b29b      	uxth	r3, r3
 8004802:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004806:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800480a:	b29c      	uxth	r4, r3
 800480c:	687a      	ldr	r2, [r7, #4]
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	781b      	ldrb	r3, [r3, #0]
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	441a      	add	r2, r3
 8004816:	4b34      	ldr	r3, [pc, #208]	; (80048e8 <USB_DeactivateEndpoint+0x20c>)
 8004818:	4323      	orrs	r3, r4
 800481a:	b29b      	uxth	r3, r3
 800481c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	781b      	ldrb	r3, [r3, #0]
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	4413      	add	r3, r2
 8004828:	881b      	ldrh	r3, [r3, #0]
 800482a:	b29c      	uxth	r4, r3
 800482c:	4623      	mov	r3, r4
 800482e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004832:	2b00      	cmp	r3, #0
 8004834:	d014      	beq.n	8004860 <USB_DeactivateEndpoint+0x184>
 8004836:	687a      	ldr	r2, [r7, #4]
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	781b      	ldrb	r3, [r3, #0]
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	4413      	add	r3, r2
 8004840:	881b      	ldrh	r3, [r3, #0]
 8004842:	b29b      	uxth	r3, r3
 8004844:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004848:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800484c:	b29c      	uxth	r4, r3
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	781b      	ldrb	r3, [r3, #0]
 8004854:	009b      	lsls	r3, r3, #2
 8004856:	441a      	add	r2, r3
 8004858:	4b21      	ldr	r3, [pc, #132]	; (80048e0 <USB_DeactivateEndpoint+0x204>)
 800485a:	4323      	orrs	r3, r4
 800485c:	b29b      	uxth	r3, r3
 800485e:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	781b      	ldrb	r3, [r3, #0]
 8004866:	009b      	lsls	r3, r3, #2
 8004868:	4413      	add	r3, r2
 800486a:	881b      	ldrh	r3, [r3, #0]
 800486c:	b29b      	uxth	r3, r3
 800486e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004872:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004876:	b29c      	uxth	r4, r3
 8004878:	687a      	ldr	r2, [r7, #4]
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	781b      	ldrb	r3, [r3, #0]
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	441a      	add	r2, r3
 8004882:	4b17      	ldr	r3, [pc, #92]	; (80048e0 <USB_DeactivateEndpoint+0x204>)
 8004884:	4323      	orrs	r3, r4
 8004886:	b29b      	uxth	r3, r3
 8004888:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	781b      	ldrb	r3, [r3, #0]
 8004890:	009b      	lsls	r3, r3, #2
 8004892:	4413      	add	r3, r2
 8004894:	881b      	ldrh	r3, [r3, #0]
 8004896:	b29b      	uxth	r3, r3
 8004898:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800489c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048a0:	b29c      	uxth	r4, r3
 80048a2:	687a      	ldr	r2, [r7, #4]
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	781b      	ldrb	r3, [r3, #0]
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	441a      	add	r2, r3
 80048ac:	4b0d      	ldr	r3, [pc, #52]	; (80048e4 <USB_DeactivateEndpoint+0x208>)
 80048ae:	4323      	orrs	r3, r4
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80048b4:	687a      	ldr	r2, [r7, #4]
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	781b      	ldrb	r3, [r3, #0]
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	4413      	add	r3, r2
 80048be:	881b      	ldrh	r3, [r3, #0]
 80048c0:	b29b      	uxth	r3, r3
 80048c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048ca:	b29c      	uxth	r4, r3
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	781b      	ldrb	r3, [r3, #0]
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	441a      	add	r2, r3
 80048d6:	4b03      	ldr	r3, [pc, #12]	; (80048e4 <USB_DeactivateEndpoint+0x208>)
 80048d8:	4323      	orrs	r3, r4
 80048da:	b29b      	uxth	r3, r3
 80048dc:	8013      	strh	r3, [r2, #0]
 80048de:	e086      	b.n	80049ee <USB_DeactivateEndpoint+0x312>
 80048e0:	ffff80c0 	.word	0xffff80c0
 80048e4:	ffff8080 	.word	0xffff8080
 80048e8:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80048ec:	687a      	ldr	r2, [r7, #4]
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	781b      	ldrb	r3, [r3, #0]
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	4413      	add	r3, r2
 80048f6:	881b      	ldrh	r3, [r3, #0]
 80048f8:	b29c      	uxth	r4, r3
 80048fa:	4623      	mov	r3, r4
 80048fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004900:	2b00      	cmp	r3, #0
 8004902:	d014      	beq.n	800492e <USB_DeactivateEndpoint+0x252>
 8004904:	687a      	ldr	r2, [r7, #4]
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	4413      	add	r3, r2
 800490e:	881b      	ldrh	r3, [r3, #0]
 8004910:	b29b      	uxth	r3, r3
 8004912:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004916:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800491a:	b29c      	uxth	r4, r3
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	441a      	add	r2, r3
 8004926:	4b35      	ldr	r3, [pc, #212]	; (80049fc <USB_DeactivateEndpoint+0x320>)
 8004928:	4323      	orrs	r3, r4
 800492a:	b29b      	uxth	r3, r3
 800492c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	4413      	add	r3, r2
 8004938:	881b      	ldrh	r3, [r3, #0]
 800493a:	b29c      	uxth	r4, r3
 800493c:	4623      	mov	r3, r4
 800493e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004942:	2b00      	cmp	r3, #0
 8004944:	d014      	beq.n	8004970 <USB_DeactivateEndpoint+0x294>
 8004946:	687a      	ldr	r2, [r7, #4]
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	781b      	ldrb	r3, [r3, #0]
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	4413      	add	r3, r2
 8004950:	881b      	ldrh	r3, [r3, #0]
 8004952:	b29b      	uxth	r3, r3
 8004954:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004958:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800495c:	b29c      	uxth	r4, r3
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	781b      	ldrb	r3, [r3, #0]
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	441a      	add	r2, r3
 8004968:	4b25      	ldr	r3, [pc, #148]	; (8004a00 <USB_DeactivateEndpoint+0x324>)
 800496a:	4323      	orrs	r3, r4
 800496c:	b29b      	uxth	r3, r3
 800496e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	781b      	ldrb	r3, [r3, #0]
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	4413      	add	r3, r2
 800497a:	881b      	ldrh	r3, [r3, #0]
 800497c:	b29b      	uxth	r3, r3
 800497e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004982:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004986:	b29c      	uxth	r4, r3
 8004988:	687a      	ldr	r2, [r7, #4]
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	781b      	ldrb	r3, [r3, #0]
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	441a      	add	r2, r3
 8004992:	4b1a      	ldr	r3, [pc, #104]	; (80049fc <USB_DeactivateEndpoint+0x320>)
 8004994:	4323      	orrs	r3, r4
 8004996:	b29b      	uxth	r3, r3
 8004998:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800499a:	687a      	ldr	r2, [r7, #4]
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	781b      	ldrb	r3, [r3, #0]
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	4413      	add	r3, r2
 80049a4:	881b      	ldrh	r3, [r3, #0]
 80049a6:	b29b      	uxth	r3, r3
 80049a8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049b0:	b29c      	uxth	r4, r3
 80049b2:	687a      	ldr	r2, [r7, #4]
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	781b      	ldrb	r3, [r3, #0]
 80049b8:	009b      	lsls	r3, r3, #2
 80049ba:	441a      	add	r2, r3
 80049bc:	4b11      	ldr	r3, [pc, #68]	; (8004a04 <USB_DeactivateEndpoint+0x328>)
 80049be:	4323      	orrs	r3, r4
 80049c0:	b29b      	uxth	r3, r3
 80049c2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80049c4:	687a      	ldr	r2, [r7, #4]
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	781b      	ldrb	r3, [r3, #0]
 80049ca:	009b      	lsls	r3, r3, #2
 80049cc:	4413      	add	r3, r2
 80049ce:	881b      	ldrh	r3, [r3, #0]
 80049d0:	b29b      	uxth	r3, r3
 80049d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80049d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049da:	b29c      	uxth	r4, r3
 80049dc:	687a      	ldr	r2, [r7, #4]
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	441a      	add	r2, r3
 80049e6:	4b07      	ldr	r3, [pc, #28]	; (8004a04 <USB_DeactivateEndpoint+0x328>)
 80049e8:	4323      	orrs	r3, r4
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3708      	adds	r7, #8
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bc90      	pop	{r4, r7}
 80049f8:	4770      	bx	lr
 80049fa:	bf00      	nop
 80049fc:	ffffc080 	.word	0xffffc080
 8004a00:	ffff80c0 	.word	0xffff80c0
 8004a04:	ffff8080 	.word	0xffff8080

08004a08 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004a08:	b590      	push	{r4, r7, lr}
 8004a0a:	b08d      	sub	sp, #52	; 0x34
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
 8004a10:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	785b      	ldrb	r3, [r3, #1]
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	f040 8160 	bne.w	8004cdc <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	699a      	ldr	r2, [r3, #24]
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	691b      	ldr	r3, [r3, #16]
 8004a24:	429a      	cmp	r2, r3
 8004a26:	d909      	bls.n	8004a3c <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	691b      	ldr	r3, [r3, #16]
 8004a2c:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	699a      	ldr	r2, [r3, #24]
 8004a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a34:	1ad2      	subs	r2, r2, r3
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	619a      	str	r2, [r3, #24]
 8004a3a:	e005      	b.n	8004a48 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	699b      	ldr	r3, [r3, #24]
 8004a40:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	2200      	movs	r2, #0
 8004a46:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	7b1b      	ldrb	r3, [r3, #12]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d119      	bne.n	8004a84 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	6959      	ldr	r1, [r3, #20]
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	88da      	ldrh	r2, [r3, #6]
 8004a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	f000 fba2 	bl	80051a6 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004a62:	687c      	ldr	r4, [r7, #4]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a6a:	b29b      	uxth	r3, r3
 8004a6c:	441c      	add	r4, r3
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	781b      	ldrb	r3, [r3, #0]
 8004a72:	011b      	lsls	r3, r3, #4
 8004a74:	4423      	add	r3, r4
 8004a76:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004a7a:	461c      	mov	r4, r3
 8004a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	8023      	strh	r3, [r4, #0]
 8004a82:	e10f      	b.n	8004ca4 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004a84:	687a      	ldr	r2, [r7, #4]
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	781b      	ldrb	r3, [r3, #0]
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	4413      	add	r3, r2
 8004a8e:	881b      	ldrh	r3, [r3, #0]
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d065      	beq.n	8004b66 <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004a9a:	687c      	ldr	r4, [r7, #4]
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	785b      	ldrb	r3, [r3, #1]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d148      	bne.n	8004b36 <USB_EPStartXfer+0x12e>
 8004aa4:	687c      	ldr	r4, [r7, #4]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004aac:	b29b      	uxth	r3, r3
 8004aae:	441c      	add	r4, r3
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	781b      	ldrb	r3, [r3, #0]
 8004ab4:	011b      	lsls	r3, r3, #4
 8004ab6:	4423      	add	r3, r4
 8004ab8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004abc:	461c      	mov	r4, r3
 8004abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d10e      	bne.n	8004ae2 <USB_EPStartXfer+0xda>
 8004ac4:	8823      	ldrh	r3, [r4, #0]
 8004ac6:	b29b      	uxth	r3, r3
 8004ac8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	8023      	strh	r3, [r4, #0]
 8004ad0:	8823      	ldrh	r3, [r4, #0]
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ad8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	8023      	strh	r3, [r4, #0]
 8004ae0:	e03d      	b.n	8004b5e <USB_EPStartXfer+0x156>
 8004ae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ae4:	2b3e      	cmp	r3, #62	; 0x3e
 8004ae6:	d810      	bhi.n	8004b0a <USB_EPStartXfer+0x102>
 8004ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aea:	085b      	lsrs	r3, r3, #1
 8004aec:	627b      	str	r3, [r7, #36]	; 0x24
 8004aee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004af0:	f003 0301 	and.w	r3, r3, #1
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d002      	beq.n	8004afe <USB_EPStartXfer+0xf6>
 8004af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004afa:	3301      	adds	r3, #1
 8004afc:	627b      	str	r3, [r7, #36]	; 0x24
 8004afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b00:	b29b      	uxth	r3, r3
 8004b02:	029b      	lsls	r3, r3, #10
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	8023      	strh	r3, [r4, #0]
 8004b08:	e029      	b.n	8004b5e <USB_EPStartXfer+0x156>
 8004b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b0c:	095b      	lsrs	r3, r3, #5
 8004b0e:	627b      	str	r3, [r7, #36]	; 0x24
 8004b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b12:	f003 031f 	and.w	r3, r3, #31
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d102      	bne.n	8004b20 <USB_EPStartXfer+0x118>
 8004b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b1c:	3b01      	subs	r3, #1
 8004b1e:	627b      	str	r3, [r7, #36]	; 0x24
 8004b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b22:	b29b      	uxth	r3, r3
 8004b24:	029b      	lsls	r3, r3, #10
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b2c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	8023      	strh	r3, [r4, #0]
 8004b34:	e013      	b.n	8004b5e <USB_EPStartXfer+0x156>
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	785b      	ldrb	r3, [r3, #1]
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d10f      	bne.n	8004b5e <USB_EPStartXfer+0x156>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b44:	b29b      	uxth	r3, r3
 8004b46:	441c      	add	r4, r3
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	781b      	ldrb	r3, [r3, #0]
 8004b4c:	011b      	lsls	r3, r3, #4
 8004b4e:	4423      	add	r3, r4
 8004b50:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004b54:	60fb      	str	r3, [r7, #12]
 8004b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b58:	b29a      	uxth	r2, r3
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	895b      	ldrh	r3, [r3, #10]
 8004b62:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8004b64:	e063      	b.n	8004c2e <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	785b      	ldrb	r3, [r3, #1]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d148      	bne.n	8004c00 <USB_EPStartXfer+0x1f8>
 8004b6e:	687c      	ldr	r4, [r7, #4]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	441c      	add	r4, r3
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	781b      	ldrb	r3, [r3, #0]
 8004b7e:	011b      	lsls	r3, r3, #4
 8004b80:	4423      	add	r3, r4
 8004b82:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004b86:	461c      	mov	r4, r3
 8004b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d10e      	bne.n	8004bac <USB_EPStartXfer+0x1a4>
 8004b8e:	8823      	ldrh	r3, [r4, #0]
 8004b90:	b29b      	uxth	r3, r3
 8004b92:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	8023      	strh	r3, [r4, #0]
 8004b9a:	8823      	ldrh	r3, [r4, #0]
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ba2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	8023      	strh	r3, [r4, #0]
 8004baa:	e03d      	b.n	8004c28 <USB_EPStartXfer+0x220>
 8004bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bae:	2b3e      	cmp	r3, #62	; 0x3e
 8004bb0:	d810      	bhi.n	8004bd4 <USB_EPStartXfer+0x1cc>
 8004bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bb4:	085b      	lsrs	r3, r3, #1
 8004bb6:	623b      	str	r3, [r7, #32]
 8004bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bba:	f003 0301 	and.w	r3, r3, #1
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d002      	beq.n	8004bc8 <USB_EPStartXfer+0x1c0>
 8004bc2:	6a3b      	ldr	r3, [r7, #32]
 8004bc4:	3301      	adds	r3, #1
 8004bc6:	623b      	str	r3, [r7, #32]
 8004bc8:	6a3b      	ldr	r3, [r7, #32]
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	029b      	lsls	r3, r3, #10
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	8023      	strh	r3, [r4, #0]
 8004bd2:	e029      	b.n	8004c28 <USB_EPStartXfer+0x220>
 8004bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bd6:	095b      	lsrs	r3, r3, #5
 8004bd8:	623b      	str	r3, [r7, #32]
 8004bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bdc:	f003 031f 	and.w	r3, r3, #31
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d102      	bne.n	8004bea <USB_EPStartXfer+0x1e2>
 8004be4:	6a3b      	ldr	r3, [r7, #32]
 8004be6:	3b01      	subs	r3, #1
 8004be8:	623b      	str	r3, [r7, #32]
 8004bea:	6a3b      	ldr	r3, [r7, #32]
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	029b      	lsls	r3, r3, #10
 8004bf0:	b29b      	uxth	r3, r3
 8004bf2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004bf6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	8023      	strh	r3, [r4, #0]
 8004bfe:	e013      	b.n	8004c28 <USB_EPStartXfer+0x220>
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	785b      	ldrb	r3, [r3, #1]
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d10f      	bne.n	8004c28 <USB_EPStartXfer+0x220>
 8004c08:	687c      	ldr	r4, [r7, #4]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	441c      	add	r4, r3
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	781b      	ldrb	r3, [r3, #0]
 8004c18:	011b      	lsls	r3, r3, #4
 8004c1a:	4423      	add	r3, r4
 8004c1c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004c20:	461c      	mov	r4, r3
 8004c22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c24:	b29b      	uxth	r3, r3
 8004c26:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	891b      	ldrh	r3, [r3, #8]
 8004c2c:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	6959      	ldr	r1, [r3, #20]
 8004c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	f000 fab4 	bl	80051a6 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	785b      	ldrb	r3, [r3, #1]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d115      	bne.n	8004c72 <USB_EPStartXfer+0x26a>
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	009b      	lsls	r3, r3, #2
 8004c4e:	4413      	add	r3, r2
 8004c50:	881b      	ldrh	r3, [r3, #0]
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c5c:	b29c      	uxth	r4, r3
 8004c5e:	687a      	ldr	r2, [r7, #4]
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	781b      	ldrb	r3, [r3, #0]
 8004c64:	009b      	lsls	r3, r3, #2
 8004c66:	441a      	add	r2, r3
 8004c68:	4b9a      	ldr	r3, [pc, #616]	; (8004ed4 <USB_EPStartXfer+0x4cc>)
 8004c6a:	4323      	orrs	r3, r4
 8004c6c:	b29b      	uxth	r3, r3
 8004c6e:	8013      	strh	r3, [r2, #0]
 8004c70:	e018      	b.n	8004ca4 <USB_EPStartXfer+0x29c>
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	785b      	ldrb	r3, [r3, #1]
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d114      	bne.n	8004ca4 <USB_EPStartXfer+0x29c>
 8004c7a:	687a      	ldr	r2, [r7, #4]
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	781b      	ldrb	r3, [r3, #0]
 8004c80:	009b      	lsls	r3, r3, #2
 8004c82:	4413      	add	r3, r2
 8004c84:	881b      	ldrh	r3, [r3, #0]
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c90:	b29c      	uxth	r4, r3
 8004c92:	687a      	ldr	r2, [r7, #4]
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	781b      	ldrb	r3, [r3, #0]
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	441a      	add	r2, r3
 8004c9c:	4b8e      	ldr	r3, [pc, #568]	; (8004ed8 <USB_EPStartXfer+0x4d0>)
 8004c9e:	4323      	orrs	r3, r4
 8004ca0:	b29b      	uxth	r3, r3
 8004ca2:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	781b      	ldrb	r3, [r3, #0]
 8004caa:	009b      	lsls	r3, r3, #2
 8004cac:	4413      	add	r3, r2
 8004cae:	881b      	ldrh	r3, [r3, #0]
 8004cb0:	b29b      	uxth	r3, r3
 8004cb2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cb6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cba:	b29c      	uxth	r4, r3
 8004cbc:	f084 0310 	eor.w	r3, r4, #16
 8004cc0:	b29c      	uxth	r4, r3
 8004cc2:	f084 0320 	eor.w	r3, r4, #32
 8004cc6:	b29c      	uxth	r4, r3
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	781b      	ldrb	r3, [r3, #0]
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	441a      	add	r2, r3
 8004cd2:	4b82      	ldr	r3, [pc, #520]	; (8004edc <USB_EPStartXfer+0x4d4>)
 8004cd4:	4323      	orrs	r3, r4
 8004cd6:	b29b      	uxth	r3, r3
 8004cd8:	8013      	strh	r3, [r2, #0]
 8004cda:	e146      	b.n	8004f6a <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	699a      	ldr	r2, [r3, #24]
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	691b      	ldr	r3, [r3, #16]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d909      	bls.n	8004cfc <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	691b      	ldr	r3, [r3, #16]
 8004cec:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	699a      	ldr	r2, [r3, #24]
 8004cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf4:	1ad2      	subs	r2, r2, r3
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	619a      	str	r2, [r3, #24]
 8004cfa:	e005      	b.n	8004d08 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	699b      	ldr	r3, [r3, #24]
 8004d00:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	2200      	movs	r2, #0
 8004d06:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	7b1b      	ldrb	r3, [r3, #12]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d148      	bne.n	8004da2 <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8004d10:	687c      	ldr	r4, [r7, #4]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	441c      	add	r4, r3
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	781b      	ldrb	r3, [r3, #0]
 8004d20:	011b      	lsls	r3, r3, #4
 8004d22:	4423      	add	r3, r4
 8004d24:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004d28:	461c      	mov	r4, r3
 8004d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d10e      	bne.n	8004d4e <USB_EPStartXfer+0x346>
 8004d30:	8823      	ldrh	r3, [r4, #0]
 8004d32:	b29b      	uxth	r3, r3
 8004d34:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	8023      	strh	r3, [r4, #0]
 8004d3c:	8823      	ldrh	r3, [r4, #0]
 8004d3e:	b29b      	uxth	r3, r3
 8004d40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	8023      	strh	r3, [r4, #0]
 8004d4c:	e0f2      	b.n	8004f34 <USB_EPStartXfer+0x52c>
 8004d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d50:	2b3e      	cmp	r3, #62	; 0x3e
 8004d52:	d810      	bhi.n	8004d76 <USB_EPStartXfer+0x36e>
 8004d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d56:	085b      	lsrs	r3, r3, #1
 8004d58:	61fb      	str	r3, [r7, #28]
 8004d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d5c:	f003 0301 	and.w	r3, r3, #1
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d002      	beq.n	8004d6a <USB_EPStartXfer+0x362>
 8004d64:	69fb      	ldr	r3, [r7, #28]
 8004d66:	3301      	adds	r3, #1
 8004d68:	61fb      	str	r3, [r7, #28]
 8004d6a:	69fb      	ldr	r3, [r7, #28]
 8004d6c:	b29b      	uxth	r3, r3
 8004d6e:	029b      	lsls	r3, r3, #10
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	8023      	strh	r3, [r4, #0]
 8004d74:	e0de      	b.n	8004f34 <USB_EPStartXfer+0x52c>
 8004d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d78:	095b      	lsrs	r3, r3, #5
 8004d7a:	61fb      	str	r3, [r7, #28]
 8004d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d7e:	f003 031f 	and.w	r3, r3, #31
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d102      	bne.n	8004d8c <USB_EPStartXfer+0x384>
 8004d86:	69fb      	ldr	r3, [r7, #28]
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	61fb      	str	r3, [r7, #28]
 8004d8c:	69fb      	ldr	r3, [r7, #28]
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	029b      	lsls	r3, r3, #10
 8004d92:	b29b      	uxth	r3, r3
 8004d94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	8023      	strh	r3, [r4, #0]
 8004da0:	e0c8      	b.n	8004f34 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	785b      	ldrb	r3, [r3, #1]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d148      	bne.n	8004e3c <USB_EPStartXfer+0x434>
 8004daa:	687c      	ldr	r4, [r7, #4]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	441c      	add	r4, r3
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	781b      	ldrb	r3, [r3, #0]
 8004dba:	011b      	lsls	r3, r3, #4
 8004dbc:	4423      	add	r3, r4
 8004dbe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004dc2:	461c      	mov	r4, r3
 8004dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d10e      	bne.n	8004de8 <USB_EPStartXfer+0x3e0>
 8004dca:	8823      	ldrh	r3, [r4, #0]
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	8023      	strh	r3, [r4, #0]
 8004dd6:	8823      	ldrh	r3, [r4, #0]
 8004dd8:	b29b      	uxth	r3, r3
 8004dda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004dde:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	8023      	strh	r3, [r4, #0]
 8004de6:	e03d      	b.n	8004e64 <USB_EPStartXfer+0x45c>
 8004de8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dea:	2b3e      	cmp	r3, #62	; 0x3e
 8004dec:	d810      	bhi.n	8004e10 <USB_EPStartXfer+0x408>
 8004dee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004df0:	085b      	lsrs	r3, r3, #1
 8004df2:	61bb      	str	r3, [r7, #24]
 8004df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004df6:	f003 0301 	and.w	r3, r3, #1
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d002      	beq.n	8004e04 <USB_EPStartXfer+0x3fc>
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	3301      	adds	r3, #1
 8004e02:	61bb      	str	r3, [r7, #24]
 8004e04:	69bb      	ldr	r3, [r7, #24]
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	029b      	lsls	r3, r3, #10
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	8023      	strh	r3, [r4, #0]
 8004e0e:	e029      	b.n	8004e64 <USB_EPStartXfer+0x45c>
 8004e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e12:	095b      	lsrs	r3, r3, #5
 8004e14:	61bb      	str	r3, [r7, #24]
 8004e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e18:	f003 031f 	and.w	r3, r3, #31
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d102      	bne.n	8004e26 <USB_EPStartXfer+0x41e>
 8004e20:	69bb      	ldr	r3, [r7, #24]
 8004e22:	3b01      	subs	r3, #1
 8004e24:	61bb      	str	r3, [r7, #24]
 8004e26:	69bb      	ldr	r3, [r7, #24]
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	029b      	lsls	r3, r3, #10
 8004e2c:	b29b      	uxth	r3, r3
 8004e2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e36:	b29b      	uxth	r3, r3
 8004e38:	8023      	strh	r3, [r4, #0]
 8004e3a:	e013      	b.n	8004e64 <USB_EPStartXfer+0x45c>
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	785b      	ldrb	r3, [r3, #1]
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d10f      	bne.n	8004e64 <USB_EPStartXfer+0x45c>
 8004e44:	687c      	ldr	r4, [r7, #4]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e4c:	b29b      	uxth	r3, r3
 8004e4e:	441c      	add	r4, r3
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	781b      	ldrb	r3, [r3, #0]
 8004e54:	011b      	lsls	r3, r3, #4
 8004e56:	4423      	add	r3, r4
 8004e58:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004e5c:	461c      	mov	r4, r3
 8004e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e60:	b29b      	uxth	r3, r3
 8004e62:	8023      	strh	r3, [r4, #0]
 8004e64:	687c      	ldr	r4, [r7, #4]
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	785b      	ldrb	r3, [r3, #1]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d14e      	bne.n	8004f0c <USB_EPStartXfer+0x504>
 8004e6e:	687c      	ldr	r4, [r7, #4]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	441c      	add	r4, r3
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	781b      	ldrb	r3, [r3, #0]
 8004e7e:	011b      	lsls	r3, r3, #4
 8004e80:	4423      	add	r3, r4
 8004e82:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004e86:	461c      	mov	r4, r3
 8004e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d10e      	bne.n	8004eac <USB_EPStartXfer+0x4a4>
 8004e8e:	8823      	ldrh	r3, [r4, #0]
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004e96:	b29b      	uxth	r3, r3
 8004e98:	8023      	strh	r3, [r4, #0]
 8004e9a:	8823      	ldrh	r3, [r4, #0]
 8004e9c:	b29b      	uxth	r3, r3
 8004e9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ea2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	8023      	strh	r3, [r4, #0]
 8004eaa:	e043      	b.n	8004f34 <USB_EPStartXfer+0x52c>
 8004eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eae:	2b3e      	cmp	r3, #62	; 0x3e
 8004eb0:	d816      	bhi.n	8004ee0 <USB_EPStartXfer+0x4d8>
 8004eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eb4:	085b      	lsrs	r3, r3, #1
 8004eb6:	617b      	str	r3, [r7, #20]
 8004eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eba:	f003 0301 	and.w	r3, r3, #1
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d002      	beq.n	8004ec8 <USB_EPStartXfer+0x4c0>
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	3301      	adds	r3, #1
 8004ec6:	617b      	str	r3, [r7, #20]
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	029b      	lsls	r3, r3, #10
 8004ece:	b29b      	uxth	r3, r3
 8004ed0:	8023      	strh	r3, [r4, #0]
 8004ed2:	e02f      	b.n	8004f34 <USB_EPStartXfer+0x52c>
 8004ed4:	ffff80c0 	.word	0xffff80c0
 8004ed8:	ffffc080 	.word	0xffffc080
 8004edc:	ffff8080 	.word	0xffff8080
 8004ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ee2:	095b      	lsrs	r3, r3, #5
 8004ee4:	617b      	str	r3, [r7, #20]
 8004ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ee8:	f003 031f 	and.w	r3, r3, #31
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d102      	bne.n	8004ef6 <USB_EPStartXfer+0x4ee>
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	617b      	str	r3, [r7, #20]
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	029b      	lsls	r3, r3, #10
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	8023      	strh	r3, [r4, #0]
 8004f0a:	e013      	b.n	8004f34 <USB_EPStartXfer+0x52c>
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	785b      	ldrb	r3, [r3, #1]
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d10f      	bne.n	8004f34 <USB_EPStartXfer+0x52c>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	441c      	add	r4, r3
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	781b      	ldrb	r3, [r3, #0]
 8004f22:	011b      	lsls	r3, r3, #4
 8004f24:	4423      	add	r3, r4
 8004f26:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004f2a:	613b      	str	r3, [r7, #16]
 8004f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f2e:	b29a      	uxth	r2, r3
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	4413      	add	r3, r2
 8004f3e:	881b      	ldrh	r3, [r3, #0]
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f4a:	b29c      	uxth	r4, r3
 8004f4c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004f50:	b29c      	uxth	r4, r3
 8004f52:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004f56:	b29c      	uxth	r4, r3
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	781b      	ldrb	r3, [r3, #0]
 8004f5e:	009b      	lsls	r3, r3, #2
 8004f60:	441a      	add	r2, r3
 8004f62:	4b04      	ldr	r3, [pc, #16]	; (8004f74 <USB_EPStartXfer+0x56c>)
 8004f64:	4323      	orrs	r3, r4
 8004f66:	b29b      	uxth	r3, r3
 8004f68:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8004f6a:	2300      	movs	r3, #0
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	3734      	adds	r7, #52	; 0x34
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd90      	pop	{r4, r7, pc}
 8004f74:	ffff8080 	.word	0xffff8080

08004f78 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004f78:	b490      	push	{r4, r7}
 8004f7a:	b082      	sub	sp, #8
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
 8004f80:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	785b      	ldrb	r3, [r3, #1]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d018      	beq.n	8004fbc <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	781b      	ldrb	r3, [r3, #0]
 8004f90:	009b      	lsls	r3, r3, #2
 8004f92:	4413      	add	r3, r2
 8004f94:	881b      	ldrh	r3, [r3, #0]
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004fa0:	b29c      	uxth	r4, r3
 8004fa2:	f084 0310 	eor.w	r3, r4, #16
 8004fa6:	b29c      	uxth	r4, r3
 8004fa8:	687a      	ldr	r2, [r7, #4]
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	781b      	ldrb	r3, [r3, #0]
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	441a      	add	r2, r3
 8004fb2:	4b11      	ldr	r3, [pc, #68]	; (8004ff8 <USB_EPSetStall+0x80>)
 8004fb4:	4323      	orrs	r3, r4
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	8013      	strh	r3, [r2, #0]
 8004fba:	e017      	b.n	8004fec <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	781b      	ldrb	r3, [r3, #0]
 8004fc2:	009b      	lsls	r3, r3, #2
 8004fc4:	4413      	add	r3, r2
 8004fc6:	881b      	ldrh	r3, [r3, #0]
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004fce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fd2:	b29c      	uxth	r4, r3
 8004fd4:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004fd8:	b29c      	uxth	r4, r3
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	441a      	add	r2, r3
 8004fe4:	4b04      	ldr	r3, [pc, #16]	; (8004ff8 <USB_EPSetStall+0x80>)
 8004fe6:	4323      	orrs	r3, r4
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3708      	adds	r7, #8
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bc90      	pop	{r4, r7}
 8004ff6:	4770      	bx	lr
 8004ff8:	ffff8080 	.word	0xffff8080

08004ffc <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004ffc:	b490      	push	{r4, r7}
 8004ffe:	b082      	sub	sp, #8
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	7b1b      	ldrb	r3, [r3, #12]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d17d      	bne.n	800510a <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	785b      	ldrb	r3, [r3, #1]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d03d      	beq.n	8005092 <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005016:	687a      	ldr	r2, [r7, #4]
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	781b      	ldrb	r3, [r3, #0]
 800501c:	009b      	lsls	r3, r3, #2
 800501e:	4413      	add	r3, r2
 8005020:	881b      	ldrh	r3, [r3, #0]
 8005022:	b29c      	uxth	r4, r3
 8005024:	4623      	mov	r3, r4
 8005026:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800502a:	2b00      	cmp	r3, #0
 800502c:	d014      	beq.n	8005058 <USB_EPClearStall+0x5c>
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	781b      	ldrb	r3, [r3, #0]
 8005034:	009b      	lsls	r3, r3, #2
 8005036:	4413      	add	r3, r2
 8005038:	881b      	ldrh	r3, [r3, #0]
 800503a:	b29b      	uxth	r3, r3
 800503c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005040:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005044:	b29c      	uxth	r4, r3
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	781b      	ldrb	r3, [r3, #0]
 800504c:	009b      	lsls	r3, r3, #2
 800504e:	441a      	add	r2, r3
 8005050:	4b31      	ldr	r3, [pc, #196]	; (8005118 <USB_EPClearStall+0x11c>)
 8005052:	4323      	orrs	r3, r4
 8005054:	b29b      	uxth	r3, r3
 8005056:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	78db      	ldrb	r3, [r3, #3]
 800505c:	2b01      	cmp	r3, #1
 800505e:	d054      	beq.n	800510a <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	4413      	add	r3, r2
 800506a:	881b      	ldrh	r3, [r3, #0]
 800506c:	b29b      	uxth	r3, r3
 800506e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005072:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005076:	b29c      	uxth	r4, r3
 8005078:	f084 0320 	eor.w	r3, r4, #32
 800507c:	b29c      	uxth	r4, r3
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	781b      	ldrb	r3, [r3, #0]
 8005084:	009b      	lsls	r3, r3, #2
 8005086:	441a      	add	r2, r3
 8005088:	4b24      	ldr	r3, [pc, #144]	; (800511c <USB_EPClearStall+0x120>)
 800508a:	4323      	orrs	r3, r4
 800508c:	b29b      	uxth	r3, r3
 800508e:	8013      	strh	r3, [r2, #0]
 8005090:	e03b      	b.n	800510a <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	781b      	ldrb	r3, [r3, #0]
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	4413      	add	r3, r2
 800509c:	881b      	ldrh	r3, [r3, #0]
 800509e:	b29c      	uxth	r4, r3
 80050a0:	4623      	mov	r3, r4
 80050a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d014      	beq.n	80050d4 <USB_EPClearStall+0xd8>
 80050aa:	687a      	ldr	r2, [r7, #4]
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	781b      	ldrb	r3, [r3, #0]
 80050b0:	009b      	lsls	r3, r3, #2
 80050b2:	4413      	add	r3, r2
 80050b4:	881b      	ldrh	r3, [r3, #0]
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050c0:	b29c      	uxth	r4, r3
 80050c2:	687a      	ldr	r2, [r7, #4]
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	781b      	ldrb	r3, [r3, #0]
 80050c8:	009b      	lsls	r3, r3, #2
 80050ca:	441a      	add	r2, r3
 80050cc:	4b14      	ldr	r3, [pc, #80]	; (8005120 <USB_EPClearStall+0x124>)
 80050ce:	4323      	orrs	r3, r4
 80050d0:	b29b      	uxth	r3, r3
 80050d2:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80050d4:	687a      	ldr	r2, [r7, #4]
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	781b      	ldrb	r3, [r3, #0]
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	4413      	add	r3, r2
 80050de:	881b      	ldrh	r3, [r3, #0]
 80050e0:	b29b      	uxth	r3, r3
 80050e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80050e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050ea:	b29c      	uxth	r4, r3
 80050ec:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80050f0:	b29c      	uxth	r4, r3
 80050f2:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80050f6:	b29c      	uxth	r4, r3
 80050f8:	687a      	ldr	r2, [r7, #4]
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	781b      	ldrb	r3, [r3, #0]
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	441a      	add	r2, r3
 8005102:	4b06      	ldr	r3, [pc, #24]	; (800511c <USB_EPClearStall+0x120>)
 8005104:	4323      	orrs	r3, r4
 8005106:	b29b      	uxth	r3, r3
 8005108:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800510a:	2300      	movs	r3, #0
}
 800510c:	4618      	mov	r0, r3
 800510e:	3708      	adds	r7, #8
 8005110:	46bd      	mov	sp, r7
 8005112:	bc90      	pop	{r4, r7}
 8005114:	4770      	bx	lr
 8005116:	bf00      	nop
 8005118:	ffff80c0 	.word	0xffff80c0
 800511c:	ffff8080 	.word	0xffff8080
 8005120:	ffffc080 	.word	0xffffc080

08005124 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8005124:	b480      	push	{r7}
 8005126:	b083      	sub	sp, #12
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
 800512c:	460b      	mov	r3, r1
 800512e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8005130:	78fb      	ldrb	r3, [r7, #3]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d103      	bne.n	800513e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2280      	movs	r2, #128	; 0x80
 800513a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800513e:	2300      	movs	r3, #0
}
 8005140:	4618      	mov	r0, r3
 8005142:	370c      	adds	r7, #12
 8005144:	46bd      	mov	sp, r7
 8005146:	bc80      	pop	{r7}
 8005148:	4770      	bx	lr

0800514a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800514a:	b480      	push	{r7}
 800514c:	b083      	sub	sp, #12
 800514e:	af00      	add	r7, sp, #0
 8005150:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005152:	2300      	movs	r3, #0
}
 8005154:	4618      	mov	r0, r3
 8005156:	370c      	adds	r7, #12
 8005158:	46bd      	mov	sp, r7
 800515a:	bc80      	pop	{r7}
 800515c:	4770      	bx	lr

0800515e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800515e:	b480      	push	{r7}
 8005160:	b083      	sub	sp, #12
 8005162:	af00      	add	r7, sp, #0
 8005164:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005166:	2300      	movs	r3, #0
}
 8005168:	4618      	mov	r0, r3
 800516a:	370c      	adds	r7, #12
 800516c:	46bd      	mov	sp, r7
 800516e:	bc80      	pop	{r7}
 8005170:	4770      	bx	lr

08005172 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8005172:	b480      	push	{r7}
 8005174:	b085      	sub	sp, #20
 8005176:	af00      	add	r7, sp, #0
 8005178:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005180:	b29b      	uxth	r3, r3
 8005182:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8005184:	68fb      	ldr	r3, [r7, #12]
}
 8005186:	4618      	mov	r0, r3
 8005188:	3714      	adds	r7, #20
 800518a:	46bd      	mov	sp, r7
 800518c:	bc80      	pop	{r7}
 800518e:	4770      	bx	lr

08005190 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8005190:	b480      	push	{r7}
 8005192:	b083      	sub	sp, #12
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
 8005198:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800519a:	2300      	movs	r3, #0
}
 800519c:	4618      	mov	r0, r3
 800519e:	370c      	adds	r7, #12
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bc80      	pop	{r7}
 80051a4:	4770      	bx	lr

080051a6 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80051a6:	b480      	push	{r7}
 80051a8:	b08d      	sub	sp, #52	; 0x34
 80051aa:	af00      	add	r7, sp, #0
 80051ac:	60f8      	str	r0, [r7, #12]
 80051ae:	60b9      	str	r1, [r7, #8]
 80051b0:	4611      	mov	r1, r2
 80051b2:	461a      	mov	r2, r3
 80051b4:	460b      	mov	r3, r1
 80051b6:	80fb      	strh	r3, [r7, #6]
 80051b8:	4613      	mov	r3, r2
 80051ba:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80051bc:	88bb      	ldrh	r3, [r7, #4]
 80051be:	3301      	adds	r3, #1
 80051c0:	085b      	lsrs	r3, r3, #1
 80051c2:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80051cc:	88fb      	ldrh	r3, [r7, #6]
 80051ce:	005a      	lsls	r2, r3, #1
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	4413      	add	r3, r2
 80051d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80051d8:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 80051da:	6a3b      	ldr	r3, [r7, #32]
 80051dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051de:	e01e      	b.n	800521e <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 80051e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051e2:	781b      	ldrb	r3, [r3, #0]
 80051e4:	61bb      	str	r3, [r7, #24]
    pBuf++;
 80051e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051e8:	3301      	adds	r3, #1
 80051ea:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 80051ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ee:	781b      	ldrb	r3, [r3, #0]
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	021b      	lsls	r3, r3, #8
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	461a      	mov	r2, r3
 80051f8:	69bb      	ldr	r3, [r7, #24]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	b29a      	uxth	r2, r3
 8005202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005204:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8005206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005208:	3302      	adds	r3, #2
 800520a:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 800520c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800520e:	3302      	adds	r3, #2
 8005210:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8005212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005214:	3301      	adds	r3, #1
 8005216:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8005218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800521a:	3b01      	subs	r3, #1
 800521c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800521e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005220:	2b00      	cmp	r3, #0
 8005222:	d1dd      	bne.n	80051e0 <USB_WritePMA+0x3a>
  }
}
 8005224:	bf00      	nop
 8005226:	3734      	adds	r7, #52	; 0x34
 8005228:	46bd      	mov	sp, r7
 800522a:	bc80      	pop	{r7}
 800522c:	4770      	bx	lr

0800522e <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800522e:	b480      	push	{r7}
 8005230:	b08b      	sub	sp, #44	; 0x2c
 8005232:	af00      	add	r7, sp, #0
 8005234:	60f8      	str	r0, [r7, #12]
 8005236:	60b9      	str	r1, [r7, #8]
 8005238:	4611      	mov	r1, r2
 800523a:	461a      	mov	r2, r3
 800523c:	460b      	mov	r3, r1
 800523e:	80fb      	strh	r3, [r7, #6]
 8005240:	4613      	mov	r3, r2
 8005242:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8005244:	88bb      	ldrh	r3, [r7, #4]
 8005246:	085b      	lsrs	r3, r3, #1
 8005248:	b29b      	uxth	r3, r3
 800524a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005254:	88fb      	ldrh	r3, [r7, #6]
 8005256:	005a      	lsls	r2, r3, #1
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	4413      	add	r3, r2
 800525c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005260:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	627b      	str	r3, [r7, #36]	; 0x24
 8005266:	e01b      	b.n	80052a0 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8005268:	6a3b      	ldr	r3, [r7, #32]
 800526a:	881b      	ldrh	r3, [r3, #0]
 800526c:	b29b      	uxth	r3, r3
 800526e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8005270:	6a3b      	ldr	r3, [r7, #32]
 8005272:	3302      	adds	r3, #2
 8005274:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	b2da      	uxtb	r2, r3
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800527e:	69fb      	ldr	r3, [r7, #28]
 8005280:	3301      	adds	r3, #1
 8005282:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	0a1b      	lsrs	r3, r3, #8
 8005288:	b2da      	uxtb	r2, r3
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800528e:	69fb      	ldr	r3, [r7, #28]
 8005290:	3301      	adds	r3, #1
 8005292:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8005294:	6a3b      	ldr	r3, [r7, #32]
 8005296:	3302      	adds	r3, #2
 8005298:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 800529a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529c:	3b01      	subs	r3, #1
 800529e:	627b      	str	r3, [r7, #36]	; 0x24
 80052a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d1e0      	bne.n	8005268 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 80052a6:	88bb      	ldrh	r3, [r7, #4]
 80052a8:	f003 0301 	and.w	r3, r3, #1
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d007      	beq.n	80052c2 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 80052b2:	6a3b      	ldr	r3, [r7, #32]
 80052b4:	881b      	ldrh	r3, [r3, #0]
 80052b6:	b29b      	uxth	r3, r3
 80052b8:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	b2da      	uxtb	r2, r3
 80052be:	69fb      	ldr	r3, [r7, #28]
 80052c0:	701a      	strb	r2, [r3, #0]
  }
}
 80052c2:	bf00      	nop
 80052c4:	372c      	adds	r7, #44	; 0x2c
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bc80      	pop	{r7}
 80052ca:	4770      	bx	lr

080052cc <USBD_CUSTOM_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev,
                                     uint8_t cfgidx)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b084      	sub	sp, #16
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
 80052d4:	460b      	mov	r3, r1
 80052d6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80052d8:	2300      	movs	r3, #0
 80052da:	73fb      	strb	r3, [r7, #15]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid;

  /* Open EP IN */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 80052dc:	2302      	movs	r3, #2
 80052de:	2203      	movs	r2, #3
 80052e0:	2181      	movs	r1, #129	; 0x81
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f003 fa69 	bl	80087ba <USBD_LL_OpenEP>
                 CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Open EP OUT */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 80052ee:	2302      	movs	r3, #2
 80052f0:	2203      	movs	r2, #3
 80052f2:	2101      	movs	r1, #1
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f003 fa60 	bl	80087ba <USBD_LL_OpenEP>
                 CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  pdev->pClassData = USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 8005302:	2054      	movs	r0, #84	; 0x54
 8005304:	f003 fb66 	bl	80089d4 <USBD_static_malloc>
 8005308:	4602      	mov	r2, r0
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005316:	2b00      	cmp	r3, #0
 8005318:	d102      	bne.n	8005320 <USBD_CUSTOM_HID_Init+0x54>
  {
    ret = 1U;
 800531a:	2301      	movs	r3, #1
 800531c:	73fb      	strb	r3, [r7, #15]
 800531e:	e012      	b.n	8005346 <USBD_CUSTOM_HID_Init+0x7a>
  }
  else
  {
    hhid = (USBD_CUSTOM_HID_HandleTypeDef *) pdev->pClassData;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005326:	60bb      	str	r3, [r7, #8]

    hhid->state = CUSTOM_HID_IDLE;
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	2200      	movs	r2, #0
 800532c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	4798      	blx	r3

    /* Prepare Out endpoint to receive 1st packet */
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 800533a:	68ba      	ldr	r2, [r7, #8]
 800533c:	2340      	movs	r3, #64	; 0x40
 800533e:	2101      	movs	r1, #1
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f003 fb24 	bl	800898e <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  }

  return ret;
 8005346:	7bfb      	ldrb	r3, [r7, #15]
}
 8005348:	4618      	mov	r0, r3
 800534a:	3710      	adds	r7, #16
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}

08005350 <USBD_CUSTOM_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev,
                                       uint8_t cfgidx)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b082      	sub	sp, #8
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
 8005358:	460b      	mov	r3, r1
 800535a:	70fb      	strb	r3, [r7, #3]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPIN_ADDR);
 800535c:	2181      	movs	r1, #129	; 0x81
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f003 fa51 	bl	8008806 <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPOUT_ADDR);
 800536a:	2101      	movs	r1, #1
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f003 fa4a 	bl	8008806 <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005380:	2b00      	cmp	r3, #0
 8005382:	d00e      	beq.n	80053a2 <USBD_CUSTOM_HID_DeInit+0x52>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005394:	4618      	mov	r0, r3
 8005396:	f003 fb29 	bl	80089ec <USBD_static_free>
    pdev->pClassData = NULL;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }
  return USBD_OK;
 80053a2:	2300      	movs	r3, #0
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3708      	adds	r7, #8
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}

080053ac <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                      USBD_SetupReqTypedef *req)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b088      	sub	sp, #32
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80053bc:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 80053be:	2300      	movs	r3, #0
 80053c0:	83fb      	strh	r3, [r7, #30]
  uint8_t  *pbuf = NULL;
 80053c2:	2300      	movs	r3, #0
 80053c4:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 80053c6:	2300      	movs	r3, #0
 80053c8:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = USBD_OK;
 80053ca:	2300      	movs	r3, #0
 80053cc:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	781b      	ldrb	r3, [r3, #0]
 80053d2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d051      	beq.n	800547e <USBD_CUSTOM_HID_Setup+0xd2>
 80053da:	2b20      	cmp	r3, #32
 80053dc:	f040 80d8 	bne.w	8005590 <USBD_CUSTOM_HID_Setup+0x1e4>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	785b      	ldrb	r3, [r3, #1]
 80053e4:	3b02      	subs	r3, #2
 80053e6:	2b09      	cmp	r3, #9
 80053e8:	d841      	bhi.n	800546e <USBD_CUSTOM_HID_Setup+0xc2>
 80053ea:	a201      	add	r2, pc, #4	; (adr r2, 80053f0 <USBD_CUSTOM_HID_Setup+0x44>)
 80053ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053f0:	08005449 	.word	0x08005449
 80053f4:	08005427 	.word	0x08005427
 80053f8:	0800546f 	.word	0x0800546f
 80053fc:	0800546f 	.word	0x0800546f
 8005400:	0800546f 	.word	0x0800546f
 8005404:	0800546f 	.word	0x0800546f
 8005408:	0800546f 	.word	0x0800546f
 800540c:	08005459 	.word	0x08005459
 8005410:	08005437 	.word	0x08005437
 8005414:	08005419 	.word	0x08005419
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	885b      	ldrh	r3, [r3, #2]
 800541c:	b2db      	uxtb	r3, r3
 800541e:	461a      	mov	r2, r3
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 8005424:	e02a      	b.n	800547c <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	3340      	adds	r3, #64	; 0x40
 800542a:	2201      	movs	r2, #1
 800542c:	4619      	mov	r1, r3
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f001 f96a 	bl	8006708 <USBD_CtlSendData>
          break;
 8005434:	e022      	b.n	800547c <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	885b      	ldrh	r3, [r3, #2]
 800543a:	0a1b      	lsrs	r3, r3, #8
 800543c:	b29b      	uxth	r3, r3
 800543e:	b2db      	uxtb	r3, r3
 8005440:	461a      	mov	r2, r3
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	645a      	str	r2, [r3, #68]	; 0x44
          break;
 8005446:	e019      	b.n	800547c <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	3344      	adds	r3, #68	; 0x44
 800544c:	2201      	movs	r2, #1
 800544e:	4619      	mov	r1, r3
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	f001 f959 	bl	8006708 <USBD_CtlSendData>
          break;
 8005456:	e011      	b.n	800547c <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_REPORT:
          hhid->IsReportAvailable = 1U;
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	2201      	movs	r2, #1
 800545c:	64da      	str	r2, [r3, #76]	; 0x4c
          USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 800545e:	6939      	ldr	r1, [r7, #16]
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	88db      	ldrh	r3, [r3, #6]
 8005464:	461a      	mov	r2, r3
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f001 f97c 	bl	8006764 <USBD_CtlPrepareRx>
          break;
 800546c:	e006      	b.n	800547c <USBD_CUSTOM_HID_Setup+0xd0>

        default:
          USBD_CtlError(pdev, req);
 800546e:	6839      	ldr	r1, [r7, #0]
 8005470:	6878      	ldr	r0, [r7, #4]
 8005472:	f001 f8df 	bl	8006634 <USBD_CtlError>
          ret = USBD_FAIL;
 8005476:	2302      	movs	r3, #2
 8005478:	75fb      	strb	r3, [r7, #23]
          break;
 800547a:	bf00      	nop
      }
      break;
 800547c:	e08f      	b.n	800559e <USBD_CUSTOM_HID_Setup+0x1f2>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	785b      	ldrb	r3, [r3, #1]
 8005482:	2b0b      	cmp	r3, #11
 8005484:	d87c      	bhi.n	8005580 <USBD_CUSTOM_HID_Setup+0x1d4>
 8005486:	a201      	add	r2, pc, #4	; (adr r2, 800548c <USBD_CUSTOM_HID_Setup+0xe0>)
 8005488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800548c:	080054bd 	.word	0x080054bd
 8005490:	08005581 	.word	0x08005581
 8005494:	08005581 	.word	0x08005581
 8005498:	08005581 	.word	0x08005581
 800549c:	08005581 	.word	0x08005581
 80054a0:	08005581 	.word	0x08005581
 80054a4:	080054e5 	.word	0x080054e5
 80054a8:	08005581 	.word	0x08005581
 80054ac:	08005581 	.word	0x08005581
 80054b0:	08005581 	.word	0x08005581
 80054b4:	08005533 	.word	0x08005533
 80054b8:	0800555b 	.word	0x0800555b
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80054c2:	2b03      	cmp	r3, #3
 80054c4:	d107      	bne.n	80054d6 <USBD_CUSTOM_HID_Setup+0x12a>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80054c6:	f107 030e 	add.w	r3, r7, #14
 80054ca:	2202      	movs	r2, #2
 80054cc:	4619      	mov	r1, r3
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f001 f91a 	bl	8006708 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80054d4:	e05b      	b.n	800558e <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 80054d6:	6839      	ldr	r1, [r7, #0]
 80054d8:	6878      	ldr	r0, [r7, #4]
 80054da:	f001 f8ab 	bl	8006634 <USBD_CtlError>
            ret = USBD_FAIL;
 80054de:	2302      	movs	r3, #2
 80054e0:	75fb      	strb	r3, [r7, #23]
          break;
 80054e2:	e054      	b.n	800558e <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	885b      	ldrh	r3, [r3, #2]
 80054e8:	0a1b      	lsrs	r3, r3, #8
 80054ea:	b29b      	uxth	r3, r3
 80054ec:	2b22      	cmp	r3, #34	; 0x22
 80054ee:	d10b      	bne.n	8005508 <USBD_CUSTOM_HID_Setup+0x15c>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	88db      	ldrh	r3, [r3, #6]
 80054f4:	2b22      	cmp	r3, #34	; 0x22
 80054f6:	bf28      	it	cs
 80054f8:	2322      	movcs	r3, #34	; 0x22
 80054fa:	83fb      	strh	r3, [r7, #30]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	61bb      	str	r3, [r7, #24]
 8005506:	e00d      	b.n	8005524 <USBD_CUSTOM_HID_Setup+0x178>
          }
          else
          {
            if (req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	885b      	ldrh	r3, [r3, #2]
 800550c:	0a1b      	lsrs	r3, r3, #8
 800550e:	b29b      	uxth	r3, r3
 8005510:	2b21      	cmp	r3, #33	; 0x21
 8005512:	d107      	bne.n	8005524 <USBD_CUSTOM_HID_Setup+0x178>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 8005514:	4b24      	ldr	r3, [pc, #144]	; (80055a8 <USBD_CUSTOM_HID_Setup+0x1fc>)
 8005516:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	88db      	ldrh	r3, [r3, #6]
 800551c:	2b09      	cmp	r3, #9
 800551e:	bf28      	it	cs
 8005520:	2309      	movcs	r3, #9
 8005522:	83fb      	strh	r3, [r7, #30]
            }
          }

          USBD_CtlSendData(pdev, pbuf, len);
 8005524:	8bfb      	ldrh	r3, [r7, #30]
 8005526:	461a      	mov	r2, r3
 8005528:	69b9      	ldr	r1, [r7, #24]
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f001 f8ec 	bl	8006708 <USBD_CtlSendData>
          break;
 8005530:	e02d      	b.n	800558e <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005538:	2b03      	cmp	r3, #3
 800553a:	d107      	bne.n	800554c <USBD_CUSTOM_HID_Setup+0x1a0>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	3348      	adds	r3, #72	; 0x48
 8005540:	2201      	movs	r2, #1
 8005542:	4619      	mov	r1, r3
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f001 f8df 	bl	8006708 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800554a:	e020      	b.n	800558e <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 800554c:	6839      	ldr	r1, [r7, #0]
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f001 f870 	bl	8006634 <USBD_CtlError>
            ret = USBD_FAIL;
 8005554:	2302      	movs	r3, #2
 8005556:	75fb      	strb	r3, [r7, #23]
          break;
 8005558:	e019      	b.n	800558e <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005560:	2b03      	cmp	r3, #3
 8005562:	d106      	bne.n	8005572 <USBD_CUSTOM_HID_Setup+0x1c6>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	885b      	ldrh	r3, [r3, #2]
 8005568:	b2db      	uxtb	r3, r3
 800556a:	461a      	mov	r2, r3
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	649a      	str	r2, [r3, #72]	; 0x48
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005570:	e00d      	b.n	800558e <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 8005572:	6839      	ldr	r1, [r7, #0]
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f001 f85d 	bl	8006634 <USBD_CtlError>
            ret = USBD_FAIL;
 800557a:	2302      	movs	r3, #2
 800557c:	75fb      	strb	r3, [r7, #23]
          break;
 800557e:	e006      	b.n	800558e <USBD_CUSTOM_HID_Setup+0x1e2>

        default:
          USBD_CtlError(pdev, req);
 8005580:	6839      	ldr	r1, [r7, #0]
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f001 f856 	bl	8006634 <USBD_CtlError>
          ret = USBD_FAIL;
 8005588:	2302      	movs	r3, #2
 800558a:	75fb      	strb	r3, [r7, #23]
          break;
 800558c:	bf00      	nop
      }
      break;
 800558e:	e006      	b.n	800559e <USBD_CUSTOM_HID_Setup+0x1f2>

    default:
      USBD_CtlError(pdev, req);
 8005590:	6839      	ldr	r1, [r7, #0]
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f001 f84e 	bl	8006634 <USBD_CtlError>
      ret = USBD_FAIL;
 8005598:	2302      	movs	r3, #2
 800559a:	75fb      	strb	r3, [r7, #23]
      break;
 800559c:	bf00      	nop
  }
  return ret;
 800559e:	7dfb      	ldrb	r3, [r7, #23]
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3720      	adds	r7, #32
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}
 80055a8:	200000c8 	.word	0x200000c8

080055ac <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b083      	sub	sp, #12
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2229      	movs	r2, #41	; 0x29
 80055b8:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgFSDesc;
 80055ba:	4b03      	ldr	r3, [pc, #12]	; (80055c8 <USBD_CUSTOM_HID_GetFSCfgDesc+0x1c>)
}
 80055bc:	4618      	mov	r0, r3
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bc80      	pop	{r7}
 80055c4:	4770      	bx	lr
 80055c6:	bf00      	nop
 80055c8:	20000044 	.word	0x20000044

080055cc <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b083      	sub	sp, #12
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2229      	movs	r2, #41	; 0x29
 80055d8:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgHSDesc;
 80055da:	4b03      	ldr	r3, [pc, #12]	; (80055e8 <USBD_CUSTOM_HID_GetHSCfgDesc+0x1c>)
}
 80055dc:	4618      	mov	r0, r3
 80055de:	370c      	adds	r7, #12
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bc80      	pop	{r7}
 80055e4:	4770      	bx	lr
 80055e6:	bf00      	nop
 80055e8:	20000070 	.word	0x20000070

080055ec <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b083      	sub	sp, #12
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2229      	movs	r2, #41	; 0x29
 80055f8:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 80055fa:	4b03      	ldr	r3, [pc, #12]	; (8005608 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	370c      	adds	r7, #12
 8005600:	46bd      	mov	sp, r7
 8005602:	bc80      	pop	{r7}
 8005604:	4770      	bx	lr
 8005606:	bf00      	nop
 8005608:	2000009c 	.word	0x2000009c

0800560c <USBD_CUSTOM_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum)
{
 800560c:	b480      	push	{r7}
 800560e:	b083      	sub	sp, #12
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
 8005614:	460b      	mov	r3, r1
 8005616:	70fb      	strb	r3, [r7, #3]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800561e:	2200      	movs	r2, #0
 8005620:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return USBD_OK;
 8005624:	2300      	movs	r3, #0
}
 8005626:	4618      	mov	r0, r3
 8005628:	370c      	adds	r7, #12
 800562a:	46bd      	mov	sp, r7
 800562c:	bc80      	pop	{r7}
 800562e:	4770      	bx	lr

08005630 <USBD_CUSTOM_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b084      	sub	sp, #16
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
 8005638:	460b      	mov	r3, r1
 800563a:	70fb      	strb	r3, [r7, #3]

  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005642:	60fb      	str	r3, [r7, #12]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800564a:	68db      	ldr	r3, [r3, #12]
 800564c:	68fa      	ldr	r2, [r7, #12]
 800564e:	7810      	ldrb	r0, [r2, #0]
 8005650:	68fa      	ldr	r2, [r7, #12]
 8005652:	7852      	ldrb	r2, [r2, #1]
 8005654:	4611      	mov	r1, r2
 8005656:	4798      	blx	r3
                                                            hhid->Report_buf[1]);

  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 8005658:	68fa      	ldr	r2, [r7, #12]
 800565a:	2340      	movs	r3, #64	; 0x40
 800565c:	2101      	movs	r1, #1
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f003 f995 	bl	800898e <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return USBD_OK;
 8005664:	2300      	movs	r3, #0
}
 8005666:	4618      	mov	r0, r3
 8005668:	3710      	adds	r7, #16
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}

0800566e <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800566e:	b580      	push	{r7, lr}
 8005670:	b084      	sub	sp, #16
 8005672:	af00      	add	r7, sp, #0
 8005674:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800567c:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1U)
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005682:	2b01      	cmp	r3, #1
 8005684:	d10c      	bne.n	80056a0 <USBD_CUSTOM_HID_EP0_RxReady+0x32>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800568c:	68db      	ldr	r3, [r3, #12]
 800568e:	68fa      	ldr	r2, [r7, #12]
 8005690:	7810      	ldrb	r0, [r2, #0]
 8005692:	68fa      	ldr	r2, [r7, #12]
 8005694:	7852      	ldrb	r2, [r2, #1]
 8005696:	4611      	mov	r1, r2
 8005698:	4798      	blx	r3
                                                              hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return USBD_OK;
 80056a0:	2300      	movs	r3, #0
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3710      	adds	r7, #16
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}
	...

080056ac <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 80056ac:	b480      	push	{r7}
 80056ae:	b083      	sub	sp, #12
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	220a      	movs	r2, #10
 80056b8:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 80056ba:	4b03      	ldr	r3, [pc, #12]	; (80056c8 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 80056bc:	4618      	mov	r0, r3
 80056be:	370c      	adds	r7, #12
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bc80      	pop	{r7}
 80056c4:	4770      	bx	lr
 80056c6:	bf00      	nop
 80056c8:	200000d4 	.word	0x200000d4

080056cc <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t  USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                           USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b085      	sub	sp, #20
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
 80056d4:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80056d6:	2302      	movs	r3, #2
 80056d8:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d005      	beq.n	80056ec <USBD_CUSTOM_HID_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	683a      	ldr	r2, [r7, #0]
 80056e4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 80056e8:	2300      	movs	r3, #0
 80056ea:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80056ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3714      	adds	r7, #20
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bc80      	pop	{r7}
 80056f6:	4770      	bx	lr

080056f8 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b084      	sub	sp, #16
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	60f8      	str	r0, [r7, #12]
 8005700:	60b9      	str	r1, [r7, #8]
 8005702:	4613      	mov	r3, r2
 8005704:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d101      	bne.n	8005710 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800570c:	2302      	movs	r3, #2
 800570e:	e01a      	b.n	8005746 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005716:	2b00      	cmp	r3, #0
 8005718:	d003      	beq.n	8005722 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2200      	movs	r2, #0
 800571e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d003      	beq.n	8005730 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	68ba      	ldr	r2, [r7, #8]
 800572c:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2201      	movs	r2, #1
 8005734:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	79fa      	ldrb	r2, [r7, #7]
 800573c:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800573e:	68f8      	ldr	r0, [r7, #12]
 8005740:	f002 ffd0 	bl	80086e4 <USBD_LL_Init>

  return USBD_OK;
 8005744:	2300      	movs	r3, #0
}
 8005746:	4618      	mov	r0, r3
 8005748:	3710      	adds	r7, #16
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}

0800574e <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800574e:	b480      	push	{r7}
 8005750:	b085      	sub	sp, #20
 8005752:	af00      	add	r7, sp, #0
 8005754:	6078      	str	r0, [r7, #4]
 8005756:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8005758:	2300      	movs	r3, #0
 800575a:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d006      	beq.n	8005770 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	683a      	ldr	r2, [r7, #0]
 8005766:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800576a:	2300      	movs	r3, #0
 800576c:	73fb      	strb	r3, [r7, #15]
 800576e:	e001      	b.n	8005774 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8005770:	2302      	movs	r3, #2
 8005772:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005774:	7bfb      	ldrb	r3, [r7, #15]
}
 8005776:	4618      	mov	r0, r3
 8005778:	3714      	adds	r7, #20
 800577a:	46bd      	mov	sp, r7
 800577c:	bc80      	pop	{r7}
 800577e:	4770      	bx	lr

08005780 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b082      	sub	sp, #8
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f002 fffb 	bl	8008784 <USBD_LL_Start>

  return USBD_OK;
 800578e:	2300      	movs	r3, #0
}
 8005790:	4618      	mov	r0, r3
 8005792:	3708      	adds	r7, #8
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}

08005798 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8005798:	b480      	push	{r7}
 800579a:	b083      	sub	sp, #12
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80057a0:	2300      	movs	r3, #0
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	370c      	adds	r7, #12
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bc80      	pop	{r7}
 80057aa:	4770      	bx	lr

080057ac <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b084      	sub	sp, #16
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
 80057b4:	460b      	mov	r3, r1
 80057b6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80057b8:	2302      	movs	r3, #2
 80057ba:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d00c      	beq.n	80057e0 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	78fa      	ldrb	r2, [r7, #3]
 80057d0:	4611      	mov	r1, r2
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	4798      	blx	r3
 80057d6:	4603      	mov	r3, r0
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d101      	bne.n	80057e0 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80057dc:	2300      	movs	r3, #0
 80057de:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80057e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3710      	adds	r7, #16
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}

080057ea <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80057ea:	b580      	push	{r7, lr}
 80057ec:	b082      	sub	sp, #8
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	6078      	str	r0, [r7, #4]
 80057f2:	460b      	mov	r3, r1
 80057f4:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	78fa      	ldrb	r2, [r7, #3]
 8005800:	4611      	mov	r1, r2
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	4798      	blx	r3

  return USBD_OK;
 8005806:	2300      	movs	r3, #0
}
 8005808:	4618      	mov	r0, r3
 800580a:	3708      	adds	r7, #8
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}

08005810 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b082      	sub	sp, #8
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
 8005818:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8005820:	6839      	ldr	r1, [r7, #0]
 8005822:	4618      	mov	r0, r3
 8005824:	f000 feca 	bl	80065bc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8005836:	461a      	mov	r2, r3
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005844:	f003 031f 	and.w	r3, r3, #31
 8005848:	2b01      	cmp	r3, #1
 800584a:	d00c      	beq.n	8005866 <USBD_LL_SetupStage+0x56>
 800584c:	2b01      	cmp	r3, #1
 800584e:	d302      	bcc.n	8005856 <USBD_LL_SetupStage+0x46>
 8005850:	2b02      	cmp	r3, #2
 8005852:	d010      	beq.n	8005876 <USBD_LL_SetupStage+0x66>
 8005854:	e017      	b.n	8005886 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800585c:	4619      	mov	r1, r3
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 f9ca 	bl	8005bf8 <USBD_StdDevReq>
      break;
 8005864:	e01a      	b.n	800589c <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800586c:	4619      	mov	r1, r3
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f000 fa2c 	bl	8005ccc <USBD_StdItfReq>
      break;
 8005874:	e012      	b.n	800589c <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800587c:	4619      	mov	r1, r3
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f000 fa6a 	bl	8005d58 <USBD_StdEPReq>
      break;
 8005884:	e00a      	b.n	800589c <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800588c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005890:	b2db      	uxtb	r3, r3
 8005892:	4619      	mov	r1, r3
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f002 ffd5 	bl	8008844 <USBD_LL_StallEP>
      break;
 800589a:	bf00      	nop
  }

  return USBD_OK;
 800589c:	2300      	movs	r3, #0
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3708      	adds	r7, #8
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}

080058a6 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80058a6:	b580      	push	{r7, lr}
 80058a8:	b086      	sub	sp, #24
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	60f8      	str	r0, [r7, #12]
 80058ae:	460b      	mov	r3, r1
 80058b0:	607a      	str	r2, [r7, #4]
 80058b2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80058b4:	7afb      	ldrb	r3, [r7, #11]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d14b      	bne.n	8005952 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80058c0:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80058c8:	2b03      	cmp	r3, #3
 80058ca:	d134      	bne.n	8005936 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	68da      	ldr	r2, [r3, #12]
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	691b      	ldr	r3, [r3, #16]
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d919      	bls.n	800590c <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	68da      	ldr	r2, [r3, #12]
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	691b      	ldr	r3, [r3, #16]
 80058e0:	1ad2      	subs	r2, r2, r3
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	68da      	ldr	r2, [r3, #12]
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80058ee:	429a      	cmp	r2, r3
 80058f0:	d203      	bcs.n	80058fa <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	e002      	b.n	8005900 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80058fe:	b29b      	uxth	r3, r3
 8005900:	461a      	mov	r2, r3
 8005902:	6879      	ldr	r1, [r7, #4]
 8005904:	68f8      	ldr	r0, [r7, #12]
 8005906:	f000 ff4b 	bl	80067a0 <USBD_CtlContinueRx>
 800590a:	e038      	b.n	800597e <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005912:	691b      	ldr	r3, [r3, #16]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d00a      	beq.n	800592e <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800591e:	2b03      	cmp	r3, #3
 8005920:	d105      	bne.n	800592e <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005928:	691b      	ldr	r3, [r3, #16]
 800592a:	68f8      	ldr	r0, [r7, #12]
 800592c:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800592e:	68f8      	ldr	r0, [r7, #12]
 8005930:	f000 ff48 	bl	80067c4 <USBD_CtlSendStatus>
 8005934:	e023      	b.n	800597e <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800593c:	2b05      	cmp	r3, #5
 800593e:	d11e      	bne.n	800597e <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2200      	movs	r2, #0
 8005944:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8005948:	2100      	movs	r1, #0
 800594a:	68f8      	ldr	r0, [r7, #12]
 800594c:	f002 ff7a 	bl	8008844 <USBD_LL_StallEP>
 8005950:	e015      	b.n	800597e <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005958:	699b      	ldr	r3, [r3, #24]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d00d      	beq.n	800597a <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8005964:	2b03      	cmp	r3, #3
 8005966:	d108      	bne.n	800597a <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800596e:	699b      	ldr	r3, [r3, #24]
 8005970:	7afa      	ldrb	r2, [r7, #11]
 8005972:	4611      	mov	r1, r2
 8005974:	68f8      	ldr	r0, [r7, #12]
 8005976:	4798      	blx	r3
 8005978:	e001      	b.n	800597e <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800597a:	2302      	movs	r3, #2
 800597c:	e000      	b.n	8005980 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800597e:	2300      	movs	r3, #0
}
 8005980:	4618      	mov	r0, r3
 8005982:	3718      	adds	r7, #24
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}

08005988 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b086      	sub	sp, #24
 800598c:	af00      	add	r7, sp, #0
 800598e:	60f8      	str	r0, [r7, #12]
 8005990:	460b      	mov	r3, r1
 8005992:	607a      	str	r2, [r7, #4]
 8005994:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8005996:	7afb      	ldrb	r3, [r7, #11]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d17f      	bne.n	8005a9c <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	3314      	adds	r3, #20
 80059a0:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80059a8:	2b02      	cmp	r3, #2
 80059aa:	d15c      	bne.n	8005a66 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	68da      	ldr	r2, [r3, #12]
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	691b      	ldr	r3, [r3, #16]
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d915      	bls.n	80059e4 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	68da      	ldr	r2, [r3, #12]
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	691b      	ldr	r3, [r3, #16]
 80059c0:	1ad2      	subs	r2, r2, r3
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	68db      	ldr	r3, [r3, #12]
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	461a      	mov	r2, r3
 80059ce:	6879      	ldr	r1, [r7, #4]
 80059d0:	68f8      	ldr	r0, [r7, #12]
 80059d2:	f000 feb5 	bl	8006740 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80059d6:	2300      	movs	r3, #0
 80059d8:	2200      	movs	r2, #0
 80059da:	2100      	movs	r1, #0
 80059dc:	68f8      	ldr	r0, [r7, #12]
 80059de:	f002 ffd6 	bl	800898e <USBD_LL_PrepareReceive>
 80059e2:	e04e      	b.n	8005a82 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	697a      	ldr	r2, [r7, #20]
 80059ea:	6912      	ldr	r2, [r2, #16]
 80059ec:	fbb3 f1f2 	udiv	r1, r3, r2
 80059f0:	fb02 f201 	mul.w	r2, r2, r1
 80059f4:	1a9b      	subs	r3, r3, r2
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d11c      	bne.n	8005a34 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	689a      	ldr	r2, [r3, #8]
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d316      	bcc.n	8005a34 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	689a      	ldr	r2, [r3, #8]
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d20f      	bcs.n	8005a34 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005a14:	2200      	movs	r2, #0
 8005a16:	2100      	movs	r1, #0
 8005a18:	68f8      	ldr	r0, [r7, #12]
 8005a1a:	f000 fe91 	bl	8006740 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2200      	movs	r2, #0
 8005a22:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005a26:	2300      	movs	r3, #0
 8005a28:	2200      	movs	r2, #0
 8005a2a:	2100      	movs	r1, #0
 8005a2c:	68f8      	ldr	r0, [r7, #12]
 8005a2e:	f002 ffae 	bl	800898e <USBD_LL_PrepareReceive>
 8005a32:	e026      	b.n	8005a82 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d00a      	beq.n	8005a56 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8005a46:	2b03      	cmp	r3, #3
 8005a48:	d105      	bne.n	8005a56 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	68f8      	ldr	r0, [r7, #12]
 8005a54:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8005a56:	2180      	movs	r1, #128	; 0x80
 8005a58:	68f8      	ldr	r0, [r7, #12]
 8005a5a:	f002 fef3 	bl	8008844 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8005a5e:	68f8      	ldr	r0, [r7, #12]
 8005a60:	f000 fec3 	bl	80067ea <USBD_CtlReceiveStatus>
 8005a64:	e00d      	b.n	8005a82 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005a6c:	2b04      	cmp	r3, #4
 8005a6e:	d004      	beq.n	8005a7a <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d103      	bne.n	8005a82 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8005a7a:	2180      	movs	r1, #128	; 0x80
 8005a7c:	68f8      	ldr	r0, [r7, #12]
 8005a7e:	f002 fee1 	bl	8008844 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d11d      	bne.n	8005ac8 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8005a8c:	68f8      	ldr	r0, [r7, #12]
 8005a8e:	f7ff fe83 	bl	8005798 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2200      	movs	r2, #0
 8005a96:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005a9a:	e015      	b.n	8005ac8 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005aa2:	695b      	ldr	r3, [r3, #20]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d00d      	beq.n	8005ac4 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8005aae:	2b03      	cmp	r3, #3
 8005ab0:	d108      	bne.n	8005ac4 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005ab8:	695b      	ldr	r3, [r3, #20]
 8005aba:	7afa      	ldrb	r2, [r7, #11]
 8005abc:	4611      	mov	r1, r2
 8005abe:	68f8      	ldr	r0, [r7, #12]
 8005ac0:	4798      	blx	r3
 8005ac2:	e001      	b.n	8005ac8 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005ac4:	2302      	movs	r3, #2
 8005ac6:	e000      	b.n	8005aca <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8005ac8:	2300      	movs	r3, #0
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3718      	adds	r7, #24
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}

08005ad2 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8005ad2:	b580      	push	{r7, lr}
 8005ad4:	b082      	sub	sp, #8
 8005ad6:	af00      	add	r7, sp, #0
 8005ad8:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005ada:	2340      	movs	r3, #64	; 0x40
 8005adc:	2200      	movs	r2, #0
 8005ade:	2100      	movs	r1, #0
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f002 fe6a 	bl	80087ba <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2201      	movs	r2, #1
 8005aea:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2240      	movs	r2, #64	; 0x40
 8005af2:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005af6:	2340      	movs	r3, #64	; 0x40
 8005af8:	2200      	movs	r2, #0
 8005afa:	2180      	movs	r1, #128	; 0x80
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f002 fe5c 	bl	80087ba <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2201      	movs	r2, #1
 8005b06:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2240      	movs	r2, #64	; 0x40
 8005b0c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2201      	movs	r2, #1
 8005b12:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d009      	beq.n	8005b4a <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	687a      	ldr	r2, [r7, #4]
 8005b40:	6852      	ldr	r2, [r2, #4]
 8005b42:	b2d2      	uxtb	r2, r2
 8005b44:	4611      	mov	r1, r2
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	4798      	blx	r3
  }

  return USBD_OK;
 8005b4a:	2300      	movs	r3, #0
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3708      	adds	r7, #8
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}

08005b54 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005b54:	b480      	push	{r7}
 8005b56:	b083      	sub	sp, #12
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
 8005b5c:	460b      	mov	r3, r1
 8005b5e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	78fa      	ldrb	r2, [r7, #3]
 8005b64:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005b66:	2300      	movs	r3, #0
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	370c      	adds	r7, #12
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bc80      	pop	{r7}
 8005b70:	4770      	bx	lr

08005b72 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005b72:	b480      	push	{r7}
 8005b74:	b083      	sub	sp, #12
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2204      	movs	r2, #4
 8005b8a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8005b8e:	2300      	movs	r3, #0
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	370c      	adds	r7, #12
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bc80      	pop	{r7}
 8005b98:	4770      	bx	lr

08005b9a <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005b9a:	b480      	push	{r7}
 8005b9c:	b083      	sub	sp, #12
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005ba8:	2b04      	cmp	r3, #4
 8005baa:	d105      	bne.n	8005bb8 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	370c      	adds	r7, #12
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bc80      	pop	{r7}
 8005bc2:	4770      	bx	lr

08005bc4 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b082      	sub	sp, #8
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005bd2:	2b03      	cmp	r3, #3
 8005bd4:	d10b      	bne.n	8005bee <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005bdc:	69db      	ldr	r3, [r3, #28]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d005      	beq.n	8005bee <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005be8:	69db      	ldr	r3, [r3, #28]
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005bee:	2300      	movs	r3, #0
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3708      	adds	r7, #8
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b084      	sub	sp, #16
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
 8005c00:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005c02:	2300      	movs	r3, #0
 8005c04:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	781b      	ldrb	r3, [r3, #0]
 8005c0a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005c0e:	2b20      	cmp	r3, #32
 8005c10:	d004      	beq.n	8005c1c <USBD_StdDevReq+0x24>
 8005c12:	2b40      	cmp	r3, #64	; 0x40
 8005c14:	d002      	beq.n	8005c1c <USBD_StdDevReq+0x24>
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d008      	beq.n	8005c2c <USBD_StdDevReq+0x34>
 8005c1a:	e04c      	b.n	8005cb6 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	6839      	ldr	r1, [r7, #0]
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	4798      	blx	r3
      break;
 8005c2a:	e049      	b.n	8005cc0 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	785b      	ldrb	r3, [r3, #1]
 8005c30:	2b09      	cmp	r3, #9
 8005c32:	d83a      	bhi.n	8005caa <USBD_StdDevReq+0xb2>
 8005c34:	a201      	add	r2, pc, #4	; (adr r2, 8005c3c <USBD_StdDevReq+0x44>)
 8005c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c3a:	bf00      	nop
 8005c3c:	08005c8d 	.word	0x08005c8d
 8005c40:	08005ca1 	.word	0x08005ca1
 8005c44:	08005cab 	.word	0x08005cab
 8005c48:	08005c97 	.word	0x08005c97
 8005c4c:	08005cab 	.word	0x08005cab
 8005c50:	08005c6f 	.word	0x08005c6f
 8005c54:	08005c65 	.word	0x08005c65
 8005c58:	08005cab 	.word	0x08005cab
 8005c5c:	08005c83 	.word	0x08005c83
 8005c60:	08005c79 	.word	0x08005c79
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8005c64:	6839      	ldr	r1, [r7, #0]
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f000 f9d4 	bl	8006014 <USBD_GetDescriptor>
          break;
 8005c6c:	e022      	b.n	8005cb4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8005c6e:	6839      	ldr	r1, [r7, #0]
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	f000 fb37 	bl	80062e4 <USBD_SetAddress>
          break;
 8005c76:	e01d      	b.n	8005cb4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8005c78:	6839      	ldr	r1, [r7, #0]
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f000 fb74 	bl	8006368 <USBD_SetConfig>
          break;
 8005c80:	e018      	b.n	8005cb4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8005c82:	6839      	ldr	r1, [r7, #0]
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f000 fbfd 	bl	8006484 <USBD_GetConfig>
          break;
 8005c8a:	e013      	b.n	8005cb4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8005c8c:	6839      	ldr	r1, [r7, #0]
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f000 fc2c 	bl	80064ec <USBD_GetStatus>
          break;
 8005c94:	e00e      	b.n	8005cb4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8005c96:	6839      	ldr	r1, [r7, #0]
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	f000 fc5a 	bl	8006552 <USBD_SetFeature>
          break;
 8005c9e:	e009      	b.n	8005cb4 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8005ca0:	6839      	ldr	r1, [r7, #0]
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f000 fc69 	bl	800657a <USBD_ClrFeature>
          break;
 8005ca8:	e004      	b.n	8005cb4 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8005caa:	6839      	ldr	r1, [r7, #0]
 8005cac:	6878      	ldr	r0, [r7, #4]
 8005cae:	f000 fcc1 	bl	8006634 <USBD_CtlError>
          break;
 8005cb2:	bf00      	nop
      }
      break;
 8005cb4:	e004      	b.n	8005cc0 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8005cb6:	6839      	ldr	r1, [r7, #0]
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	f000 fcbb 	bl	8006634 <USBD_CtlError>
      break;
 8005cbe:	bf00      	nop
  }

  return ret;
 8005cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3710      	adds	r7, #16
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}
 8005cca:	bf00      	nop

08005ccc <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b084      	sub	sp, #16
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	781b      	ldrb	r3, [r3, #0]
 8005cde:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005ce2:	2b20      	cmp	r3, #32
 8005ce4:	d003      	beq.n	8005cee <USBD_StdItfReq+0x22>
 8005ce6:	2b40      	cmp	r3, #64	; 0x40
 8005ce8:	d001      	beq.n	8005cee <USBD_StdItfReq+0x22>
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d12a      	bne.n	8005d44 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005cf4:	3b01      	subs	r3, #1
 8005cf6:	2b02      	cmp	r3, #2
 8005cf8:	d81d      	bhi.n	8005d36 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	889b      	ldrh	r3, [r3, #4]
 8005cfe:	b2db      	uxtb	r3, r3
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d813      	bhi.n	8005d2c <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	6839      	ldr	r1, [r7, #0]
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	4798      	blx	r3
 8005d12:	4603      	mov	r3, r0
 8005d14:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	88db      	ldrh	r3, [r3, #6]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d110      	bne.n	8005d40 <USBD_StdItfReq+0x74>
 8005d1e:	7bfb      	ldrb	r3, [r7, #15]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d10d      	bne.n	8005d40 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8005d24:	6878      	ldr	r0, [r7, #4]
 8005d26:	f000 fd4d 	bl	80067c4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8005d2a:	e009      	b.n	8005d40 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8005d2c:	6839      	ldr	r1, [r7, #0]
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f000 fc80 	bl	8006634 <USBD_CtlError>
          break;
 8005d34:	e004      	b.n	8005d40 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8005d36:	6839      	ldr	r1, [r7, #0]
 8005d38:	6878      	ldr	r0, [r7, #4]
 8005d3a:	f000 fc7b 	bl	8006634 <USBD_CtlError>
          break;
 8005d3e:	e000      	b.n	8005d42 <USBD_StdItfReq+0x76>
          break;
 8005d40:	bf00      	nop
      }
      break;
 8005d42:	e004      	b.n	8005d4e <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8005d44:	6839      	ldr	r1, [r7, #0]
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f000 fc74 	bl	8006634 <USBD_CtlError>
      break;
 8005d4c:	bf00      	nop
  }

  return USBD_OK;
 8005d4e:	2300      	movs	r3, #0
}
 8005d50:	4618      	mov	r0, r3
 8005d52:	3710      	adds	r7, #16
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}

08005d58 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b084      	sub	sp, #16
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
 8005d60:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8005d62:	2300      	movs	r3, #0
 8005d64:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	889b      	ldrh	r3, [r3, #4]
 8005d6a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	781b      	ldrb	r3, [r3, #0]
 8005d70:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005d74:	2b20      	cmp	r3, #32
 8005d76:	d004      	beq.n	8005d82 <USBD_StdEPReq+0x2a>
 8005d78:	2b40      	cmp	r3, #64	; 0x40
 8005d7a:	d002      	beq.n	8005d82 <USBD_StdEPReq+0x2a>
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d008      	beq.n	8005d92 <USBD_StdEPReq+0x3a>
 8005d80:	e13d      	b.n	8005ffe <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	6839      	ldr	r1, [r7, #0]
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	4798      	blx	r3
      break;
 8005d90:	e13a      	b.n	8006008 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	781b      	ldrb	r3, [r3, #0]
 8005d96:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005d9a:	2b20      	cmp	r3, #32
 8005d9c:	d10a      	bne.n	8005db4 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	6839      	ldr	r1, [r7, #0]
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	4798      	blx	r3
 8005dac:	4603      	mov	r3, r0
 8005dae:	73fb      	strb	r3, [r7, #15]

        return ret;
 8005db0:	7bfb      	ldrb	r3, [r7, #15]
 8005db2:	e12a      	b.n	800600a <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	785b      	ldrb	r3, [r3, #1]
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d03e      	beq.n	8005e3a <USBD_StdEPReq+0xe2>
 8005dbc:	2b03      	cmp	r3, #3
 8005dbe:	d002      	beq.n	8005dc6 <USBD_StdEPReq+0x6e>
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d070      	beq.n	8005ea6 <USBD_StdEPReq+0x14e>
 8005dc4:	e115      	b.n	8005ff2 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005dcc:	2b02      	cmp	r3, #2
 8005dce:	d002      	beq.n	8005dd6 <USBD_StdEPReq+0x7e>
 8005dd0:	2b03      	cmp	r3, #3
 8005dd2:	d015      	beq.n	8005e00 <USBD_StdEPReq+0xa8>
 8005dd4:	e02b      	b.n	8005e2e <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005dd6:	7bbb      	ldrb	r3, [r7, #14]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d00c      	beq.n	8005df6 <USBD_StdEPReq+0x9e>
 8005ddc:	7bbb      	ldrb	r3, [r7, #14]
 8005dde:	2b80      	cmp	r3, #128	; 0x80
 8005de0:	d009      	beq.n	8005df6 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8005de2:	7bbb      	ldrb	r3, [r7, #14]
 8005de4:	4619      	mov	r1, r3
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f002 fd2c 	bl	8008844 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8005dec:	2180      	movs	r1, #128	; 0x80
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f002 fd28 	bl	8008844 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005df4:	e020      	b.n	8005e38 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8005df6:	6839      	ldr	r1, [r7, #0]
 8005df8:	6878      	ldr	r0, [r7, #4]
 8005dfa:	f000 fc1b 	bl	8006634 <USBD_CtlError>
              break;
 8005dfe:	e01b      	b.n	8005e38 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	885b      	ldrh	r3, [r3, #2]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d10e      	bne.n	8005e26 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8005e08:	7bbb      	ldrb	r3, [r7, #14]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d00b      	beq.n	8005e26 <USBD_StdEPReq+0xce>
 8005e0e:	7bbb      	ldrb	r3, [r7, #14]
 8005e10:	2b80      	cmp	r3, #128	; 0x80
 8005e12:	d008      	beq.n	8005e26 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	88db      	ldrh	r3, [r3, #6]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d104      	bne.n	8005e26 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8005e1c:	7bbb      	ldrb	r3, [r7, #14]
 8005e1e:	4619      	mov	r1, r3
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f002 fd0f 	bl	8008844 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 fccc 	bl	80067c4 <USBD_CtlSendStatus>

              break;
 8005e2c:	e004      	b.n	8005e38 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8005e2e:	6839      	ldr	r1, [r7, #0]
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f000 fbff 	bl	8006634 <USBD_CtlError>
              break;
 8005e36:	bf00      	nop
          }
          break;
 8005e38:	e0e0      	b.n	8005ffc <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005e40:	2b02      	cmp	r3, #2
 8005e42:	d002      	beq.n	8005e4a <USBD_StdEPReq+0xf2>
 8005e44:	2b03      	cmp	r3, #3
 8005e46:	d015      	beq.n	8005e74 <USBD_StdEPReq+0x11c>
 8005e48:	e026      	b.n	8005e98 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005e4a:	7bbb      	ldrb	r3, [r7, #14]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d00c      	beq.n	8005e6a <USBD_StdEPReq+0x112>
 8005e50:	7bbb      	ldrb	r3, [r7, #14]
 8005e52:	2b80      	cmp	r3, #128	; 0x80
 8005e54:	d009      	beq.n	8005e6a <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8005e56:	7bbb      	ldrb	r3, [r7, #14]
 8005e58:	4619      	mov	r1, r3
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f002 fcf2 	bl	8008844 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8005e60:	2180      	movs	r1, #128	; 0x80
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f002 fcee 	bl	8008844 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005e68:	e01c      	b.n	8005ea4 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 8005e6a:	6839      	ldr	r1, [r7, #0]
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	f000 fbe1 	bl	8006634 <USBD_CtlError>
              break;
 8005e72:	e017      	b.n	8005ea4 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	885b      	ldrh	r3, [r3, #2]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d112      	bne.n	8005ea2 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8005e7c:	7bbb      	ldrb	r3, [r7, #14]
 8005e7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d004      	beq.n	8005e90 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8005e86:	7bbb      	ldrb	r3, [r7, #14]
 8005e88:	4619      	mov	r1, r3
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f002 fcf9 	bl	8008882 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f000 fc97 	bl	80067c4 <USBD_CtlSendStatus>
              }
              break;
 8005e96:	e004      	b.n	8005ea2 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8005e98:	6839      	ldr	r1, [r7, #0]
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 fbca 	bl	8006634 <USBD_CtlError>
              break;
 8005ea0:	e000      	b.n	8005ea4 <USBD_StdEPReq+0x14c>
              break;
 8005ea2:	bf00      	nop
          }
          break;
 8005ea4:	e0aa      	b.n	8005ffc <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005eac:	2b02      	cmp	r3, #2
 8005eae:	d002      	beq.n	8005eb6 <USBD_StdEPReq+0x15e>
 8005eb0:	2b03      	cmp	r3, #3
 8005eb2:	d032      	beq.n	8005f1a <USBD_StdEPReq+0x1c2>
 8005eb4:	e097      	b.n	8005fe6 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005eb6:	7bbb      	ldrb	r3, [r7, #14]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d007      	beq.n	8005ecc <USBD_StdEPReq+0x174>
 8005ebc:	7bbb      	ldrb	r3, [r7, #14]
 8005ebe:	2b80      	cmp	r3, #128	; 0x80
 8005ec0:	d004      	beq.n	8005ecc <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8005ec2:	6839      	ldr	r1, [r7, #0]
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	f000 fbb5 	bl	8006634 <USBD_CtlError>
                break;
 8005eca:	e091      	b.n	8005ff0 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005ecc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	da0b      	bge.n	8005eec <USBD_StdEPReq+0x194>
 8005ed4:	7bbb      	ldrb	r3, [r7, #14]
 8005ed6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005eda:	4613      	mov	r3, r2
 8005edc:	009b      	lsls	r3, r3, #2
 8005ede:	4413      	add	r3, r2
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	3310      	adds	r3, #16
 8005ee4:	687a      	ldr	r2, [r7, #4]
 8005ee6:	4413      	add	r3, r2
 8005ee8:	3304      	adds	r3, #4
 8005eea:	e00b      	b.n	8005f04 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005eec:	7bbb      	ldrb	r3, [r7, #14]
 8005eee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005ef2:	4613      	mov	r3, r2
 8005ef4:	009b      	lsls	r3, r3, #2
 8005ef6:	4413      	add	r3, r2
 8005ef8:	009b      	lsls	r3, r3, #2
 8005efa:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005efe:	687a      	ldr	r2, [r7, #4]
 8005f00:	4413      	add	r3, r2
 8005f02:	3304      	adds	r3, #4
 8005f04:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	2202      	movs	r2, #2
 8005f10:	4619      	mov	r1, r3
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 fbf8 	bl	8006708 <USBD_CtlSendData>
              break;
 8005f18:	e06a      	b.n	8005ff0 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8005f1a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	da11      	bge.n	8005f46 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8005f22:	7bbb      	ldrb	r3, [r7, #14]
 8005f24:	f003 020f 	and.w	r2, r3, #15
 8005f28:	6879      	ldr	r1, [r7, #4]
 8005f2a:	4613      	mov	r3, r2
 8005f2c:	009b      	lsls	r3, r3, #2
 8005f2e:	4413      	add	r3, r2
 8005f30:	009b      	lsls	r3, r3, #2
 8005f32:	440b      	add	r3, r1
 8005f34:	3318      	adds	r3, #24
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d117      	bne.n	8005f6c <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8005f3c:	6839      	ldr	r1, [r7, #0]
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f000 fb78 	bl	8006634 <USBD_CtlError>
                  break;
 8005f44:	e054      	b.n	8005ff0 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8005f46:	7bbb      	ldrb	r3, [r7, #14]
 8005f48:	f003 020f 	and.w	r2, r3, #15
 8005f4c:	6879      	ldr	r1, [r7, #4]
 8005f4e:	4613      	mov	r3, r2
 8005f50:	009b      	lsls	r3, r3, #2
 8005f52:	4413      	add	r3, r2
 8005f54:	009b      	lsls	r3, r3, #2
 8005f56:	440b      	add	r3, r1
 8005f58:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d104      	bne.n	8005f6c <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8005f62:	6839      	ldr	r1, [r7, #0]
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	f000 fb65 	bl	8006634 <USBD_CtlError>
                  break;
 8005f6a:	e041      	b.n	8005ff0 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005f6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	da0b      	bge.n	8005f8c <USBD_StdEPReq+0x234>
 8005f74:	7bbb      	ldrb	r3, [r7, #14]
 8005f76:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005f7a:	4613      	mov	r3, r2
 8005f7c:	009b      	lsls	r3, r3, #2
 8005f7e:	4413      	add	r3, r2
 8005f80:	009b      	lsls	r3, r3, #2
 8005f82:	3310      	adds	r3, #16
 8005f84:	687a      	ldr	r2, [r7, #4]
 8005f86:	4413      	add	r3, r2
 8005f88:	3304      	adds	r3, #4
 8005f8a:	e00b      	b.n	8005fa4 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005f8c:	7bbb      	ldrb	r3, [r7, #14]
 8005f8e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005f92:	4613      	mov	r3, r2
 8005f94:	009b      	lsls	r3, r3, #2
 8005f96:	4413      	add	r3, r2
 8005f98:	009b      	lsls	r3, r3, #2
 8005f9a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005f9e:	687a      	ldr	r2, [r7, #4]
 8005fa0:	4413      	add	r3, r2
 8005fa2:	3304      	adds	r3, #4
 8005fa4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8005fa6:	7bbb      	ldrb	r3, [r7, #14]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d002      	beq.n	8005fb2 <USBD_StdEPReq+0x25a>
 8005fac:	7bbb      	ldrb	r3, [r7, #14]
 8005fae:	2b80      	cmp	r3, #128	; 0x80
 8005fb0:	d103      	bne.n	8005fba <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	601a      	str	r2, [r3, #0]
 8005fb8:	e00e      	b.n	8005fd8 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8005fba:	7bbb      	ldrb	r3, [r7, #14]
 8005fbc:	4619      	mov	r1, r3
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f002 fc7e 	bl	80088c0 <USBD_LL_IsStallEP>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d003      	beq.n	8005fd2 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	601a      	str	r2, [r3, #0]
 8005fd0:	e002      	b.n	8005fd8 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	2202      	movs	r2, #2
 8005fdc:	4619      	mov	r1, r3
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f000 fb92 	bl	8006708 <USBD_CtlSendData>
              break;
 8005fe4:	e004      	b.n	8005ff0 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8005fe6:	6839      	ldr	r1, [r7, #0]
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	f000 fb23 	bl	8006634 <USBD_CtlError>
              break;
 8005fee:	bf00      	nop
          }
          break;
 8005ff0:	e004      	b.n	8005ffc <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8005ff2:	6839      	ldr	r1, [r7, #0]
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f000 fb1d 	bl	8006634 <USBD_CtlError>
          break;
 8005ffa:	bf00      	nop
      }
      break;
 8005ffc:	e004      	b.n	8006008 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8005ffe:	6839      	ldr	r1, [r7, #0]
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	f000 fb17 	bl	8006634 <USBD_CtlError>
      break;
 8006006:	bf00      	nop
  }

  return ret;
 8006008:	7bfb      	ldrb	r3, [r7, #15]
}
 800600a:	4618      	mov	r0, r3
 800600c:	3710      	adds	r7, #16
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}
	...

08006014 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b084      	sub	sp, #16
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800601e:	2300      	movs	r3, #0
 8006020:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006022:	2300      	movs	r3, #0
 8006024:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006026:	2300      	movs	r3, #0
 8006028:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	885b      	ldrh	r3, [r3, #2]
 800602e:	0a1b      	lsrs	r3, r3, #8
 8006030:	b29b      	uxth	r3, r3
 8006032:	3b01      	subs	r3, #1
 8006034:	2b06      	cmp	r3, #6
 8006036:	f200 8128 	bhi.w	800628a <USBD_GetDescriptor+0x276>
 800603a:	a201      	add	r2, pc, #4	; (adr r2, 8006040 <USBD_GetDescriptor+0x2c>)
 800603c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006040:	0800605d 	.word	0x0800605d
 8006044:	08006075 	.word	0x08006075
 8006048:	080060b5 	.word	0x080060b5
 800604c:	0800628b 	.word	0x0800628b
 8006050:	0800628b 	.word	0x0800628b
 8006054:	0800622b 	.word	0x0800622b
 8006058:	08006257 	.word	0x08006257
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	687a      	ldr	r2, [r7, #4]
 8006066:	7c12      	ldrb	r2, [r2, #16]
 8006068:	f107 0108 	add.w	r1, r7, #8
 800606c:	4610      	mov	r0, r2
 800606e:	4798      	blx	r3
 8006070:	60f8      	str	r0, [r7, #12]
      break;
 8006072:	e112      	b.n	800629a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	7c1b      	ldrb	r3, [r3, #16]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d10d      	bne.n	8006098 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006084:	f107 0208 	add.w	r2, r7, #8
 8006088:	4610      	mov	r0, r2
 800608a:	4798      	blx	r3
 800608c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	3301      	adds	r3, #1
 8006092:	2202      	movs	r2, #2
 8006094:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006096:	e100      	b.n	800629a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800609e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060a0:	f107 0208 	add.w	r2, r7, #8
 80060a4:	4610      	mov	r0, r2
 80060a6:	4798      	blx	r3
 80060a8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	3301      	adds	r3, #1
 80060ae:	2202      	movs	r2, #2
 80060b0:	701a      	strb	r2, [r3, #0]
      break;
 80060b2:	e0f2      	b.n	800629a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	885b      	ldrh	r3, [r3, #2]
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	2b05      	cmp	r3, #5
 80060bc:	f200 80ac 	bhi.w	8006218 <USBD_GetDescriptor+0x204>
 80060c0:	a201      	add	r2, pc, #4	; (adr r2, 80060c8 <USBD_GetDescriptor+0xb4>)
 80060c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060c6:	bf00      	nop
 80060c8:	080060e1 	.word	0x080060e1
 80060cc:	08006115 	.word	0x08006115
 80060d0:	08006149 	.word	0x08006149
 80060d4:	0800617d 	.word	0x0800617d
 80060d8:	080061b1 	.word	0x080061b1
 80060dc:	080061e5 	.word	0x080061e5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d00b      	beq.n	8006104 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	687a      	ldr	r2, [r7, #4]
 80060f6:	7c12      	ldrb	r2, [r2, #16]
 80060f8:	f107 0108 	add.w	r1, r7, #8
 80060fc:	4610      	mov	r0, r2
 80060fe:	4798      	blx	r3
 8006100:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006102:	e091      	b.n	8006228 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006104:	6839      	ldr	r1, [r7, #0]
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f000 fa94 	bl	8006634 <USBD_CtlError>
            err++;
 800610c:	7afb      	ldrb	r3, [r7, #11]
 800610e:	3301      	adds	r3, #1
 8006110:	72fb      	strb	r3, [r7, #11]
          break;
 8006112:	e089      	b.n	8006228 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800611a:	689b      	ldr	r3, [r3, #8]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d00b      	beq.n	8006138 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	687a      	ldr	r2, [r7, #4]
 800612a:	7c12      	ldrb	r2, [r2, #16]
 800612c:	f107 0108 	add.w	r1, r7, #8
 8006130:	4610      	mov	r0, r2
 8006132:	4798      	blx	r3
 8006134:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006136:	e077      	b.n	8006228 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006138:	6839      	ldr	r1, [r7, #0]
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f000 fa7a 	bl	8006634 <USBD_CtlError>
            err++;
 8006140:	7afb      	ldrb	r3, [r7, #11]
 8006142:	3301      	adds	r3, #1
 8006144:	72fb      	strb	r3, [r7, #11]
          break;
 8006146:	e06f      	b.n	8006228 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d00b      	beq.n	800616c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800615a:	68db      	ldr	r3, [r3, #12]
 800615c:	687a      	ldr	r2, [r7, #4]
 800615e:	7c12      	ldrb	r2, [r2, #16]
 8006160:	f107 0108 	add.w	r1, r7, #8
 8006164:	4610      	mov	r0, r2
 8006166:	4798      	blx	r3
 8006168:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800616a:	e05d      	b.n	8006228 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800616c:	6839      	ldr	r1, [r7, #0]
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 fa60 	bl	8006634 <USBD_CtlError>
            err++;
 8006174:	7afb      	ldrb	r3, [r7, #11]
 8006176:	3301      	adds	r3, #1
 8006178:	72fb      	strb	r3, [r7, #11]
          break;
 800617a:	e055      	b.n	8006228 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006182:	691b      	ldr	r3, [r3, #16]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d00b      	beq.n	80061a0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800618e:	691b      	ldr	r3, [r3, #16]
 8006190:	687a      	ldr	r2, [r7, #4]
 8006192:	7c12      	ldrb	r2, [r2, #16]
 8006194:	f107 0108 	add.w	r1, r7, #8
 8006198:	4610      	mov	r0, r2
 800619a:	4798      	blx	r3
 800619c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800619e:	e043      	b.n	8006228 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80061a0:	6839      	ldr	r1, [r7, #0]
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f000 fa46 	bl	8006634 <USBD_CtlError>
            err++;
 80061a8:	7afb      	ldrb	r3, [r7, #11]
 80061aa:	3301      	adds	r3, #1
 80061ac:	72fb      	strb	r3, [r7, #11]
          break;
 80061ae:	e03b      	b.n	8006228 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80061b6:	695b      	ldr	r3, [r3, #20]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d00b      	beq.n	80061d4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80061c2:	695b      	ldr	r3, [r3, #20]
 80061c4:	687a      	ldr	r2, [r7, #4]
 80061c6:	7c12      	ldrb	r2, [r2, #16]
 80061c8:	f107 0108 	add.w	r1, r7, #8
 80061cc:	4610      	mov	r0, r2
 80061ce:	4798      	blx	r3
 80061d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80061d2:	e029      	b.n	8006228 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80061d4:	6839      	ldr	r1, [r7, #0]
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f000 fa2c 	bl	8006634 <USBD_CtlError>
            err++;
 80061dc:	7afb      	ldrb	r3, [r7, #11]
 80061de:	3301      	adds	r3, #1
 80061e0:	72fb      	strb	r3, [r7, #11]
          break;
 80061e2:	e021      	b.n	8006228 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80061ea:	699b      	ldr	r3, [r3, #24]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d00b      	beq.n	8006208 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80061f6:	699b      	ldr	r3, [r3, #24]
 80061f8:	687a      	ldr	r2, [r7, #4]
 80061fa:	7c12      	ldrb	r2, [r2, #16]
 80061fc:	f107 0108 	add.w	r1, r7, #8
 8006200:	4610      	mov	r0, r2
 8006202:	4798      	blx	r3
 8006204:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006206:	e00f      	b.n	8006228 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006208:	6839      	ldr	r1, [r7, #0]
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f000 fa12 	bl	8006634 <USBD_CtlError>
            err++;
 8006210:	7afb      	ldrb	r3, [r7, #11]
 8006212:	3301      	adds	r3, #1
 8006214:	72fb      	strb	r3, [r7, #11]
          break;
 8006216:	e007      	b.n	8006228 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8006218:	6839      	ldr	r1, [r7, #0]
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f000 fa0a 	bl	8006634 <USBD_CtlError>
          err++;
 8006220:	7afb      	ldrb	r3, [r7, #11]
 8006222:	3301      	adds	r3, #1
 8006224:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8006226:	e038      	b.n	800629a <USBD_GetDescriptor+0x286>
 8006228:	e037      	b.n	800629a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	7c1b      	ldrb	r3, [r3, #16]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d109      	bne.n	8006246 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800623a:	f107 0208 	add.w	r2, r7, #8
 800623e:	4610      	mov	r0, r2
 8006240:	4798      	blx	r3
 8006242:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006244:	e029      	b.n	800629a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006246:	6839      	ldr	r1, [r7, #0]
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	f000 f9f3 	bl	8006634 <USBD_CtlError>
        err++;
 800624e:	7afb      	ldrb	r3, [r7, #11]
 8006250:	3301      	adds	r3, #1
 8006252:	72fb      	strb	r3, [r7, #11]
      break;
 8006254:	e021      	b.n	800629a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	7c1b      	ldrb	r3, [r3, #16]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d10d      	bne.n	800627a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006266:	f107 0208 	add.w	r2, r7, #8
 800626a:	4610      	mov	r0, r2
 800626c:	4798      	blx	r3
 800626e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	3301      	adds	r3, #1
 8006274:	2207      	movs	r2, #7
 8006276:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006278:	e00f      	b.n	800629a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800627a:	6839      	ldr	r1, [r7, #0]
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	f000 f9d9 	bl	8006634 <USBD_CtlError>
        err++;
 8006282:	7afb      	ldrb	r3, [r7, #11]
 8006284:	3301      	adds	r3, #1
 8006286:	72fb      	strb	r3, [r7, #11]
      break;
 8006288:	e007      	b.n	800629a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800628a:	6839      	ldr	r1, [r7, #0]
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f000 f9d1 	bl	8006634 <USBD_CtlError>
      err++;
 8006292:	7afb      	ldrb	r3, [r7, #11]
 8006294:	3301      	adds	r3, #1
 8006296:	72fb      	strb	r3, [r7, #11]
      break;
 8006298:	bf00      	nop
  }

  if (err != 0U)
 800629a:	7afb      	ldrb	r3, [r7, #11]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d11c      	bne.n	80062da <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80062a0:	893b      	ldrh	r3, [r7, #8]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d011      	beq.n	80062ca <USBD_GetDescriptor+0x2b6>
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	88db      	ldrh	r3, [r3, #6]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d00d      	beq.n	80062ca <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	88da      	ldrh	r2, [r3, #6]
 80062b2:	893b      	ldrh	r3, [r7, #8]
 80062b4:	4293      	cmp	r3, r2
 80062b6:	bf28      	it	cs
 80062b8:	4613      	movcs	r3, r2
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80062be:	893b      	ldrh	r3, [r7, #8]
 80062c0:	461a      	mov	r2, r3
 80062c2:	68f9      	ldr	r1, [r7, #12]
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f000 fa1f 	bl	8006708 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	88db      	ldrh	r3, [r3, #6]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d104      	bne.n	80062dc <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f000 fa76 	bl	80067c4 <USBD_CtlSendStatus>
 80062d8:	e000      	b.n	80062dc <USBD_GetDescriptor+0x2c8>
    return;
 80062da:	bf00      	nop
    }
  }
}
 80062dc:	3710      	adds	r7, #16
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}
 80062e2:	bf00      	nop

080062e4 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	889b      	ldrh	r3, [r3, #4]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d130      	bne.n	8006358 <USBD_SetAddress+0x74>
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	88db      	ldrh	r3, [r3, #6]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d12c      	bne.n	8006358 <USBD_SetAddress+0x74>
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	885b      	ldrh	r3, [r3, #2]
 8006302:	2b7f      	cmp	r3, #127	; 0x7f
 8006304:	d828      	bhi.n	8006358 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	885b      	ldrh	r3, [r3, #2]
 800630a:	b2db      	uxtb	r3, r3
 800630c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006310:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006318:	2b03      	cmp	r3, #3
 800631a:	d104      	bne.n	8006326 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800631c:	6839      	ldr	r1, [r7, #0]
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f000 f988 	bl	8006634 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006324:	e01c      	b.n	8006360 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	7bfa      	ldrb	r2, [r7, #15]
 800632a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800632e:	7bfb      	ldrb	r3, [r7, #15]
 8006330:	4619      	mov	r1, r3
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f002 fae9 	bl	800890a <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f000 fa43 	bl	80067c4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800633e:	7bfb      	ldrb	r3, [r7, #15]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d004      	beq.n	800634e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2202      	movs	r2, #2
 8006348:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800634c:	e008      	b.n	8006360 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2201      	movs	r2, #1
 8006352:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006356:	e003      	b.n	8006360 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006358:	6839      	ldr	r1, [r7, #0]
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f000 f96a 	bl	8006634 <USBD_CtlError>
  }
}
 8006360:	bf00      	nop
 8006362:	3710      	adds	r7, #16
 8006364:	46bd      	mov	sp, r7
 8006366:	bd80      	pop	{r7, pc}

08006368 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b082      	sub	sp, #8
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	885b      	ldrh	r3, [r3, #2]
 8006376:	b2da      	uxtb	r2, r3
 8006378:	4b41      	ldr	r3, [pc, #260]	; (8006480 <USBD_SetConfig+0x118>)
 800637a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800637c:	4b40      	ldr	r3, [pc, #256]	; (8006480 <USBD_SetConfig+0x118>)
 800637e:	781b      	ldrb	r3, [r3, #0]
 8006380:	2b01      	cmp	r3, #1
 8006382:	d904      	bls.n	800638e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8006384:	6839      	ldr	r1, [r7, #0]
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f000 f954 	bl	8006634 <USBD_CtlError>
 800638c:	e075      	b.n	800647a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006394:	2b02      	cmp	r3, #2
 8006396:	d002      	beq.n	800639e <USBD_SetConfig+0x36>
 8006398:	2b03      	cmp	r3, #3
 800639a:	d023      	beq.n	80063e4 <USBD_SetConfig+0x7c>
 800639c:	e062      	b.n	8006464 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800639e:	4b38      	ldr	r3, [pc, #224]	; (8006480 <USBD_SetConfig+0x118>)
 80063a0:	781b      	ldrb	r3, [r3, #0]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d01a      	beq.n	80063dc <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80063a6:	4b36      	ldr	r3, [pc, #216]	; (8006480 <USBD_SetConfig+0x118>)
 80063a8:	781b      	ldrb	r3, [r3, #0]
 80063aa:	461a      	mov	r2, r3
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2203      	movs	r2, #3
 80063b4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80063b8:	4b31      	ldr	r3, [pc, #196]	; (8006480 <USBD_SetConfig+0x118>)
 80063ba:	781b      	ldrb	r3, [r3, #0]
 80063bc:	4619      	mov	r1, r3
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f7ff f9f4 	bl	80057ac <USBD_SetClassConfig>
 80063c4:	4603      	mov	r3, r0
 80063c6:	2b02      	cmp	r3, #2
 80063c8:	d104      	bne.n	80063d4 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 80063ca:	6839      	ldr	r1, [r7, #0]
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f000 f931 	bl	8006634 <USBD_CtlError>
            return;
 80063d2:	e052      	b.n	800647a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f000 f9f5 	bl	80067c4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80063da:	e04e      	b.n	800647a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80063dc:	6878      	ldr	r0, [r7, #4]
 80063de:	f000 f9f1 	bl	80067c4 <USBD_CtlSendStatus>
        break;
 80063e2:	e04a      	b.n	800647a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80063e4:	4b26      	ldr	r3, [pc, #152]	; (8006480 <USBD_SetConfig+0x118>)
 80063e6:	781b      	ldrb	r3, [r3, #0]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d112      	bne.n	8006412 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2202      	movs	r2, #2
 80063f0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 80063f4:	4b22      	ldr	r3, [pc, #136]	; (8006480 <USBD_SetConfig+0x118>)
 80063f6:	781b      	ldrb	r3, [r3, #0]
 80063f8:	461a      	mov	r2, r3
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80063fe:	4b20      	ldr	r3, [pc, #128]	; (8006480 <USBD_SetConfig+0x118>)
 8006400:	781b      	ldrb	r3, [r3, #0]
 8006402:	4619      	mov	r1, r3
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f7ff f9f0 	bl	80057ea <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f000 f9da 	bl	80067c4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8006410:	e033      	b.n	800647a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8006412:	4b1b      	ldr	r3, [pc, #108]	; (8006480 <USBD_SetConfig+0x118>)
 8006414:	781b      	ldrb	r3, [r3, #0]
 8006416:	461a      	mov	r2, r3
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	429a      	cmp	r2, r3
 800641e:	d01d      	beq.n	800645c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	b2db      	uxtb	r3, r3
 8006426:	4619      	mov	r1, r3
 8006428:	6878      	ldr	r0, [r7, #4]
 800642a:	f7ff f9de 	bl	80057ea <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800642e:	4b14      	ldr	r3, [pc, #80]	; (8006480 <USBD_SetConfig+0x118>)
 8006430:	781b      	ldrb	r3, [r3, #0]
 8006432:	461a      	mov	r2, r3
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006438:	4b11      	ldr	r3, [pc, #68]	; (8006480 <USBD_SetConfig+0x118>)
 800643a:	781b      	ldrb	r3, [r3, #0]
 800643c:	4619      	mov	r1, r3
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f7ff f9b4 	bl	80057ac <USBD_SetClassConfig>
 8006444:	4603      	mov	r3, r0
 8006446:	2b02      	cmp	r3, #2
 8006448:	d104      	bne.n	8006454 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800644a:	6839      	ldr	r1, [r7, #0]
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f000 f8f1 	bl	8006634 <USBD_CtlError>
            return;
 8006452:	e012      	b.n	800647a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f000 f9b5 	bl	80067c4 <USBD_CtlSendStatus>
        break;
 800645a:	e00e      	b.n	800647a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f000 f9b1 	bl	80067c4 <USBD_CtlSendStatus>
        break;
 8006462:	e00a      	b.n	800647a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8006464:	6839      	ldr	r1, [r7, #0]
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f000 f8e4 	bl	8006634 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800646c:	4b04      	ldr	r3, [pc, #16]	; (8006480 <USBD_SetConfig+0x118>)
 800646e:	781b      	ldrb	r3, [r3, #0]
 8006470:	4619      	mov	r1, r3
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f7ff f9b9 	bl	80057ea <USBD_ClrClassConfig>
        break;
 8006478:	bf00      	nop
    }
  }
}
 800647a:	3708      	adds	r7, #8
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}
 8006480:	20000464 	.word	0x20000464

08006484 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b082      	sub	sp, #8
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
 800648c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	88db      	ldrh	r3, [r3, #6]
 8006492:	2b01      	cmp	r3, #1
 8006494:	d004      	beq.n	80064a0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006496:	6839      	ldr	r1, [r7, #0]
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f000 f8cb 	bl	8006634 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800649e:	e021      	b.n	80064e4 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80064a6:	2b01      	cmp	r3, #1
 80064a8:	db17      	blt.n	80064da <USBD_GetConfig+0x56>
 80064aa:	2b02      	cmp	r3, #2
 80064ac:	dd02      	ble.n	80064b4 <USBD_GetConfig+0x30>
 80064ae:	2b03      	cmp	r3, #3
 80064b0:	d00b      	beq.n	80064ca <USBD_GetConfig+0x46>
 80064b2:	e012      	b.n	80064da <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2200      	movs	r2, #0
 80064b8:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	3308      	adds	r3, #8
 80064be:	2201      	movs	r2, #1
 80064c0:	4619      	mov	r1, r3
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f000 f920 	bl	8006708 <USBD_CtlSendData>
        break;
 80064c8:	e00c      	b.n	80064e4 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	3304      	adds	r3, #4
 80064ce:	2201      	movs	r2, #1
 80064d0:	4619      	mov	r1, r3
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f000 f918 	bl	8006708 <USBD_CtlSendData>
        break;
 80064d8:	e004      	b.n	80064e4 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 80064da:	6839      	ldr	r1, [r7, #0]
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f000 f8a9 	bl	8006634 <USBD_CtlError>
        break;
 80064e2:	bf00      	nop
}
 80064e4:	bf00      	nop
 80064e6:	3708      	adds	r7, #8
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}

080064ec <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b082      	sub	sp, #8
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
 80064f4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80064fc:	3b01      	subs	r3, #1
 80064fe:	2b02      	cmp	r3, #2
 8006500:	d81e      	bhi.n	8006540 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	88db      	ldrh	r3, [r3, #6]
 8006506:	2b02      	cmp	r3, #2
 8006508:	d004      	beq.n	8006514 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800650a:	6839      	ldr	r1, [r7, #0]
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f000 f891 	bl	8006634 <USBD_CtlError>
        break;
 8006512:	e01a      	b.n	800654a <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8006520:	2b00      	cmp	r3, #0
 8006522:	d005      	beq.n	8006530 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	68db      	ldr	r3, [r3, #12]
 8006528:	f043 0202 	orr.w	r2, r3, #2
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	330c      	adds	r3, #12
 8006534:	2202      	movs	r2, #2
 8006536:	4619      	mov	r1, r3
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f000 f8e5 	bl	8006708 <USBD_CtlSendData>
      break;
 800653e:	e004      	b.n	800654a <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8006540:	6839      	ldr	r1, [r7, #0]
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f000 f876 	bl	8006634 <USBD_CtlError>
      break;
 8006548:	bf00      	nop
  }
}
 800654a:	bf00      	nop
 800654c:	3708      	adds	r7, #8
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}

08006552 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006552:	b580      	push	{r7, lr}
 8006554:	b082      	sub	sp, #8
 8006556:	af00      	add	r7, sp, #0
 8006558:	6078      	str	r0, [r7, #4]
 800655a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	885b      	ldrh	r3, [r3, #2]
 8006560:	2b01      	cmp	r3, #1
 8006562:	d106      	bne.n	8006572 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2201      	movs	r2, #1
 8006568:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f000 f929 	bl	80067c4 <USBD_CtlSendStatus>
  }
}
 8006572:	bf00      	nop
 8006574:	3708      	adds	r7, #8
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}

0800657a <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800657a:	b580      	push	{r7, lr}
 800657c:	b082      	sub	sp, #8
 800657e:	af00      	add	r7, sp, #0
 8006580:	6078      	str	r0, [r7, #4]
 8006582:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800658a:	3b01      	subs	r3, #1
 800658c:	2b02      	cmp	r3, #2
 800658e:	d80b      	bhi.n	80065a8 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	885b      	ldrh	r3, [r3, #2]
 8006594:	2b01      	cmp	r3, #1
 8006596:	d10c      	bne.n	80065b2 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	f000 f90f 	bl	80067c4 <USBD_CtlSendStatus>
      }
      break;
 80065a6:	e004      	b.n	80065b2 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80065a8:	6839      	ldr	r1, [r7, #0]
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f000 f842 	bl	8006634 <USBD_CtlError>
      break;
 80065b0:	e000      	b.n	80065b4 <USBD_ClrFeature+0x3a>
      break;
 80065b2:	bf00      	nop
  }
}
 80065b4:	bf00      	nop
 80065b6:	3708      	adds	r7, #8
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}

080065bc <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80065bc:	b480      	push	{r7}
 80065be:	b083      	sub	sp, #12
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
 80065c4:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	781a      	ldrb	r2, [r3, #0]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	785a      	ldrb	r2, [r3, #1]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	3302      	adds	r3, #2
 80065da:	781b      	ldrb	r3, [r3, #0]
 80065dc:	b29a      	uxth	r2, r3
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	3303      	adds	r3, #3
 80065e2:	781b      	ldrb	r3, [r3, #0]
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	021b      	lsls	r3, r3, #8
 80065e8:	b29b      	uxth	r3, r3
 80065ea:	4413      	add	r3, r2
 80065ec:	b29a      	uxth	r2, r3
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	3304      	adds	r3, #4
 80065f6:	781b      	ldrb	r3, [r3, #0]
 80065f8:	b29a      	uxth	r2, r3
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	3305      	adds	r3, #5
 80065fe:	781b      	ldrb	r3, [r3, #0]
 8006600:	b29b      	uxth	r3, r3
 8006602:	021b      	lsls	r3, r3, #8
 8006604:	b29b      	uxth	r3, r3
 8006606:	4413      	add	r3, r2
 8006608:	b29a      	uxth	r2, r3
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	3306      	adds	r3, #6
 8006612:	781b      	ldrb	r3, [r3, #0]
 8006614:	b29a      	uxth	r2, r3
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	3307      	adds	r3, #7
 800661a:	781b      	ldrb	r3, [r3, #0]
 800661c:	b29b      	uxth	r3, r3
 800661e:	021b      	lsls	r3, r3, #8
 8006620:	b29b      	uxth	r3, r3
 8006622:	4413      	add	r3, r2
 8006624:	b29a      	uxth	r2, r3
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	80da      	strh	r2, [r3, #6]

}
 800662a:	bf00      	nop
 800662c:	370c      	adds	r7, #12
 800662e:	46bd      	mov	sp, r7
 8006630:	bc80      	pop	{r7}
 8006632:	4770      	bx	lr

08006634 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b082      	sub	sp, #8
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
 800663c:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800663e:	2180      	movs	r1, #128	; 0x80
 8006640:	6878      	ldr	r0, [r7, #4]
 8006642:	f002 f8ff 	bl	8008844 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8006646:	2100      	movs	r1, #0
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	f002 f8fb 	bl	8008844 <USBD_LL_StallEP>
}
 800664e:	bf00      	nop
 8006650:	3708      	adds	r7, #8
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}

08006656 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006656:	b580      	push	{r7, lr}
 8006658:	b086      	sub	sp, #24
 800665a:	af00      	add	r7, sp, #0
 800665c:	60f8      	str	r0, [r7, #12]
 800665e:	60b9      	str	r1, [r7, #8]
 8006660:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006662:	2300      	movs	r3, #0
 8006664:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d032      	beq.n	80066d2 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800666c:	68f8      	ldr	r0, [r7, #12]
 800666e:	f000 f834 	bl	80066da <USBD_GetLen>
 8006672:	4603      	mov	r3, r0
 8006674:	3301      	adds	r3, #1
 8006676:	b29b      	uxth	r3, r3
 8006678:	005b      	lsls	r3, r3, #1
 800667a:	b29a      	uxth	r2, r3
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8006680:	7dfb      	ldrb	r3, [r7, #23]
 8006682:	1c5a      	adds	r2, r3, #1
 8006684:	75fa      	strb	r2, [r7, #23]
 8006686:	461a      	mov	r2, r3
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	4413      	add	r3, r2
 800668c:	687a      	ldr	r2, [r7, #4]
 800668e:	7812      	ldrb	r2, [r2, #0]
 8006690:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8006692:	7dfb      	ldrb	r3, [r7, #23]
 8006694:	1c5a      	adds	r2, r3, #1
 8006696:	75fa      	strb	r2, [r7, #23]
 8006698:	461a      	mov	r2, r3
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	4413      	add	r3, r2
 800669e:	2203      	movs	r2, #3
 80066a0:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80066a2:	e012      	b.n	80066ca <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	1c5a      	adds	r2, r3, #1
 80066a8:	60fa      	str	r2, [r7, #12]
 80066aa:	7dfa      	ldrb	r2, [r7, #23]
 80066ac:	1c51      	adds	r1, r2, #1
 80066ae:	75f9      	strb	r1, [r7, #23]
 80066b0:	4611      	mov	r1, r2
 80066b2:	68ba      	ldr	r2, [r7, #8]
 80066b4:	440a      	add	r2, r1
 80066b6:	781b      	ldrb	r3, [r3, #0]
 80066b8:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 80066ba:	7dfb      	ldrb	r3, [r7, #23]
 80066bc:	1c5a      	adds	r2, r3, #1
 80066be:	75fa      	strb	r2, [r7, #23]
 80066c0:	461a      	mov	r2, r3
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	4413      	add	r3, r2
 80066c6:	2200      	movs	r2, #0
 80066c8:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	781b      	ldrb	r3, [r3, #0]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d1e8      	bne.n	80066a4 <USBD_GetString+0x4e>
    }
  }
}
 80066d2:	bf00      	nop
 80066d4:	3718      	adds	r7, #24
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}

080066da <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80066da:	b480      	push	{r7}
 80066dc:	b085      	sub	sp, #20
 80066de:	af00      	add	r7, sp, #0
 80066e0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80066e2:	2300      	movs	r3, #0
 80066e4:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 80066e6:	e005      	b.n	80066f4 <USBD_GetLen+0x1a>
  {
    len++;
 80066e8:	7bfb      	ldrb	r3, [r7, #15]
 80066ea:	3301      	adds	r3, #1
 80066ec:	73fb      	strb	r3, [r7, #15]
    buf++;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	3301      	adds	r3, #1
 80066f2:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	781b      	ldrb	r3, [r3, #0]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d1f5      	bne.n	80066e8 <USBD_GetLen+0xe>
  }

  return len;
 80066fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3714      	adds	r7, #20
 8006702:	46bd      	mov	sp, r7
 8006704:	bc80      	pop	{r7}
 8006706:	4770      	bx	lr

08006708 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b084      	sub	sp, #16
 800670c:	af00      	add	r7, sp, #0
 800670e:	60f8      	str	r0, [r7, #12]
 8006710:	60b9      	str	r1, [r7, #8]
 8006712:	4613      	mov	r3, r2
 8006714:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2202      	movs	r2, #2
 800671a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800671e:	88fa      	ldrh	r2, [r7, #6]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8006724:	88fa      	ldrh	r2, [r7, #6]
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800672a:	88fb      	ldrh	r3, [r7, #6]
 800672c:	68ba      	ldr	r2, [r7, #8]
 800672e:	2100      	movs	r1, #0
 8006730:	68f8      	ldr	r0, [r7, #12]
 8006732:	f002 f909 	bl	8008948 <USBD_LL_Transmit>

  return USBD_OK;
 8006736:	2300      	movs	r3, #0
}
 8006738:	4618      	mov	r0, r3
 800673a:	3710      	adds	r7, #16
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}

08006740 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b084      	sub	sp, #16
 8006744:	af00      	add	r7, sp, #0
 8006746:	60f8      	str	r0, [r7, #12]
 8006748:	60b9      	str	r1, [r7, #8]
 800674a:	4613      	mov	r3, r2
 800674c:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800674e:	88fb      	ldrh	r3, [r7, #6]
 8006750:	68ba      	ldr	r2, [r7, #8]
 8006752:	2100      	movs	r1, #0
 8006754:	68f8      	ldr	r0, [r7, #12]
 8006756:	f002 f8f7 	bl	8008948 <USBD_LL_Transmit>

  return USBD_OK;
 800675a:	2300      	movs	r3, #0
}
 800675c:	4618      	mov	r0, r3
 800675e:	3710      	adds	r7, #16
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}

08006764 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b084      	sub	sp, #16
 8006768:	af00      	add	r7, sp, #0
 800676a:	60f8      	str	r0, [r7, #12]
 800676c:	60b9      	str	r1, [r7, #8]
 800676e:	4613      	mov	r3, r2
 8006770:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2203      	movs	r2, #3
 8006776:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800677a:	88fa      	ldrh	r2, [r7, #6]
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8006782:	88fa      	ldrh	r2, [r7, #6]
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800678a:	88fb      	ldrh	r3, [r7, #6]
 800678c:	68ba      	ldr	r2, [r7, #8]
 800678e:	2100      	movs	r1, #0
 8006790:	68f8      	ldr	r0, [r7, #12]
 8006792:	f002 f8fc 	bl	800898e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006796:	2300      	movs	r3, #0
}
 8006798:	4618      	mov	r0, r3
 800679a:	3710      	adds	r7, #16
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}

080067a0 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b084      	sub	sp, #16
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	60f8      	str	r0, [r7, #12]
 80067a8:	60b9      	str	r1, [r7, #8]
 80067aa:	4613      	mov	r3, r2
 80067ac:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80067ae:	88fb      	ldrh	r3, [r7, #6]
 80067b0:	68ba      	ldr	r2, [r7, #8]
 80067b2:	2100      	movs	r1, #0
 80067b4:	68f8      	ldr	r0, [r7, #12]
 80067b6:	f002 f8ea 	bl	800898e <USBD_LL_PrepareReceive>

  return USBD_OK;
 80067ba:	2300      	movs	r3, #0
}
 80067bc:	4618      	mov	r0, r3
 80067be:	3710      	adds	r7, #16
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}

080067c4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b082      	sub	sp, #8
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2204      	movs	r2, #4
 80067d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80067d4:	2300      	movs	r3, #0
 80067d6:	2200      	movs	r2, #0
 80067d8:	2100      	movs	r1, #0
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	f002 f8b4 	bl	8008948 <USBD_LL_Transmit>

  return USBD_OK;
 80067e0:	2300      	movs	r3, #0
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	3708      	adds	r7, #8
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}

080067ea <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80067ea:	b580      	push	{r7, lr}
 80067ec:	b082      	sub	sp, #8
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2205      	movs	r2, #5
 80067f6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80067fa:	2300      	movs	r3, #0
 80067fc:	2200      	movs	r2, #0
 80067fe:	2100      	movs	r1, #0
 8006800:	6878      	ldr	r0, [r7, #4]
 8006802:	f002 f8c4 	bl	800898e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006806:	2300      	movs	r3, #0
}
 8006808:	4618      	mov	r0, r3
 800680a:	3708      	adds	r7, #8
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}

08006810 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006810:	b480      	push	{r7}
 8006812:	b085      	sub	sp, #20
 8006814:	af00      	add	r7, sp, #0
 8006816:	4603      	mov	r3, r0
 8006818:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800681a:	2300      	movs	r3, #0
 800681c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800681e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006822:	2b84      	cmp	r3, #132	; 0x84
 8006824:	d005      	beq.n	8006832 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006826:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	4413      	add	r3, r2
 800682e:	3303      	adds	r3, #3
 8006830:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006832:	68fb      	ldr	r3, [r7, #12]
}
 8006834:	4618      	mov	r0, r3
 8006836:	3714      	adds	r7, #20
 8006838:	46bd      	mov	sp, r7
 800683a:	bc80      	pop	{r7}
 800683c:	4770      	bx	lr

0800683e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800683e:	b580      	push	{r7, lr}
 8006840:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006842:	f000 fb1f 	bl	8006e84 <vTaskStartScheduler>
  
  return osOK;
 8006846:	2300      	movs	r3, #0
}
 8006848:	4618      	mov	r0, r3
 800684a:	bd80      	pop	{r7, pc}

0800684c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800684c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800684e:	b089      	sub	sp, #36	; 0x24
 8006850:	af04      	add	r7, sp, #16
 8006852:	6078      	str	r0, [r7, #4]
 8006854:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	695b      	ldr	r3, [r3, #20]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d020      	beq.n	80068a0 <osThreadCreate+0x54>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	699b      	ldr	r3, [r3, #24]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d01c      	beq.n	80068a0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	685c      	ldr	r4, [r3, #4]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681d      	ldr	r5, [r3, #0]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	691e      	ldr	r6, [r3, #16]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006878:	4618      	mov	r0, r3
 800687a:	f7ff ffc9 	bl	8006810 <makeFreeRtosPriority>
 800687e:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	695b      	ldr	r3, [r3, #20]
 8006884:	687a      	ldr	r2, [r7, #4]
 8006886:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006888:	9202      	str	r2, [sp, #8]
 800688a:	9301      	str	r3, [sp, #4]
 800688c:	9100      	str	r1, [sp, #0]
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	4632      	mov	r2, r6
 8006892:	4629      	mov	r1, r5
 8006894:	4620      	mov	r0, r4
 8006896:	f000 f8d4 	bl	8006a42 <xTaskCreateStatic>
 800689a:	4603      	mov	r3, r0
 800689c:	60fb      	str	r3, [r7, #12]
 800689e:	e01c      	b.n	80068da <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	685c      	ldr	r4, [r3, #4]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80068ac:	b29e      	uxth	r6, r3
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80068b4:	4618      	mov	r0, r3
 80068b6:	f7ff ffab 	bl	8006810 <makeFreeRtosPriority>
 80068ba:	4602      	mov	r2, r0
 80068bc:	f107 030c 	add.w	r3, r7, #12
 80068c0:	9301      	str	r3, [sp, #4]
 80068c2:	9200      	str	r2, [sp, #0]
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	4632      	mov	r2, r6
 80068c8:	4629      	mov	r1, r5
 80068ca:	4620      	mov	r0, r4
 80068cc:	f000 f912 	bl	8006af4 <xTaskCreate>
 80068d0:	4603      	mov	r3, r0
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d001      	beq.n	80068da <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80068d6:	2300      	movs	r3, #0
 80068d8:	e000      	b.n	80068dc <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80068da:	68fb      	ldr	r3, [r7, #12]
}
 80068dc:	4618      	mov	r0, r3
 80068de:	3714      	adds	r7, #20
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080068e4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80068e4:	b480      	push	{r7}
 80068e6:	b083      	sub	sp, #12
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f103 0208 	add.w	r2, r3, #8
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f04f 32ff 	mov.w	r2, #4294967295
 80068fc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f103 0208 	add.w	r2, r3, #8
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f103 0208 	add.w	r2, r3, #8
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2200      	movs	r2, #0
 8006916:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006918:	bf00      	nop
 800691a:	370c      	adds	r7, #12
 800691c:	46bd      	mov	sp, r7
 800691e:	bc80      	pop	{r7}
 8006920:	4770      	bx	lr

08006922 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006922:	b480      	push	{r7}
 8006924:	b083      	sub	sp, #12
 8006926:	af00      	add	r7, sp, #0
 8006928:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2200      	movs	r2, #0
 800692e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006930:	bf00      	nop
 8006932:	370c      	adds	r7, #12
 8006934:	46bd      	mov	sp, r7
 8006936:	bc80      	pop	{r7}
 8006938:	4770      	bx	lr

0800693a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800693a:	b480      	push	{r7}
 800693c:	b085      	sub	sp, #20
 800693e:	af00      	add	r7, sp, #0
 8006940:	6078      	str	r0, [r7, #4]
 8006942:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	68fa      	ldr	r2, [r7, #12]
 800694e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	689a      	ldr	r2, [r3, #8]
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	683a      	ldr	r2, [r7, #0]
 800695e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	683a      	ldr	r2, [r7, #0]
 8006964:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	687a      	ldr	r2, [r7, #4]
 800696a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	1c5a      	adds	r2, r3, #1
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	601a      	str	r2, [r3, #0]
}
 8006976:	bf00      	nop
 8006978:	3714      	adds	r7, #20
 800697a:	46bd      	mov	sp, r7
 800697c:	bc80      	pop	{r7}
 800697e:	4770      	bx	lr

08006980 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006980:	b480      	push	{r7}
 8006982:	b085      	sub	sp, #20
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
 8006988:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006996:	d103      	bne.n	80069a0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	691b      	ldr	r3, [r3, #16]
 800699c:	60fb      	str	r3, [r7, #12]
 800699e:	e00c      	b.n	80069ba <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	3308      	adds	r3, #8
 80069a4:	60fb      	str	r3, [r7, #12]
 80069a6:	e002      	b.n	80069ae <vListInsert+0x2e>
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	685b      	ldr	r3, [r3, #4]
 80069ac:	60fb      	str	r3, [r7, #12]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	68ba      	ldr	r2, [r7, #8]
 80069b6:	429a      	cmp	r2, r3
 80069b8:	d2f6      	bcs.n	80069a8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	685a      	ldr	r2, [r3, #4]
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	683a      	ldr	r2, [r7, #0]
 80069c8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	68fa      	ldr	r2, [r7, #12]
 80069ce:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	683a      	ldr	r2, [r7, #0]
 80069d4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	687a      	ldr	r2, [r7, #4]
 80069da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	1c5a      	adds	r2, r3, #1
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	601a      	str	r2, [r3, #0]
}
 80069e6:	bf00      	nop
 80069e8:	3714      	adds	r7, #20
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bc80      	pop	{r7}
 80069ee:	4770      	bx	lr

080069f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80069f0:	b480      	push	{r7}
 80069f2:	b085      	sub	sp, #20
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	691b      	ldr	r3, [r3, #16]
 80069fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	687a      	ldr	r2, [r7, #4]
 8006a04:	6892      	ldr	r2, [r2, #8]
 8006a06:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	689b      	ldr	r3, [r3, #8]
 8006a0c:	687a      	ldr	r2, [r7, #4]
 8006a0e:	6852      	ldr	r2, [r2, #4]
 8006a10:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	687a      	ldr	r2, [r7, #4]
 8006a18:	429a      	cmp	r2, r3
 8006a1a:	d103      	bne.n	8006a24 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	689a      	ldr	r2, [r3, #8]
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2200      	movs	r2, #0
 8006a28:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	1e5a      	subs	r2, r3, #1
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	3714      	adds	r7, #20
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bc80      	pop	{r7}
 8006a40:	4770      	bx	lr

08006a42 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006a42:	b580      	push	{r7, lr}
 8006a44:	b08e      	sub	sp, #56	; 0x38
 8006a46:	af04      	add	r7, sp, #16
 8006a48:	60f8      	str	r0, [r7, #12]
 8006a4a:	60b9      	str	r1, [r7, #8]
 8006a4c:	607a      	str	r2, [r7, #4]
 8006a4e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006a50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d109      	bne.n	8006a6a <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006a56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a5a:	f383 8811 	msr	BASEPRI, r3
 8006a5e:	f3bf 8f6f 	isb	sy
 8006a62:	f3bf 8f4f 	dsb	sy
 8006a66:	623b      	str	r3, [r7, #32]
 8006a68:	e7fe      	b.n	8006a68 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8006a6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d109      	bne.n	8006a84 <xTaskCreateStatic+0x42>
 8006a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a74:	f383 8811 	msr	BASEPRI, r3
 8006a78:	f3bf 8f6f 	isb	sy
 8006a7c:	f3bf 8f4f 	dsb	sy
 8006a80:	61fb      	str	r3, [r7, #28]
 8006a82:	e7fe      	b.n	8006a82 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006a84:	2360      	movs	r3, #96	; 0x60
 8006a86:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	2b60      	cmp	r3, #96	; 0x60
 8006a8c:	d009      	beq.n	8006aa2 <xTaskCreateStatic+0x60>
 8006a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a92:	f383 8811 	msr	BASEPRI, r3
 8006a96:	f3bf 8f6f 	isb	sy
 8006a9a:	f3bf 8f4f 	dsb	sy
 8006a9e:	61bb      	str	r3, [r7, #24]
 8006aa0:	e7fe      	b.n	8006aa0 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006aa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d01e      	beq.n	8006ae6 <xTaskCreateStatic+0xa4>
 8006aa8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d01b      	beq.n	8006ae6 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ab0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ab4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006ab6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aba:	2202      	movs	r2, #2
 8006abc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	9303      	str	r3, [sp, #12]
 8006ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ac6:	9302      	str	r3, [sp, #8]
 8006ac8:	f107 0314 	add.w	r3, r7, #20
 8006acc:	9301      	str	r3, [sp, #4]
 8006ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ad0:	9300      	str	r3, [sp, #0]
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	68b9      	ldr	r1, [r7, #8]
 8006ad8:	68f8      	ldr	r0, [r7, #12]
 8006ada:	f000 f850 	bl	8006b7e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ade:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006ae0:	f000 f8d6 	bl	8006c90 <prvAddNewTaskToReadyList>
 8006ae4:	e001      	b.n	8006aea <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006aea:	697b      	ldr	r3, [r7, #20]
	}
 8006aec:	4618      	mov	r0, r3
 8006aee:	3728      	adds	r7, #40	; 0x28
 8006af0:	46bd      	mov	sp, r7
 8006af2:	bd80      	pop	{r7, pc}

08006af4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b08c      	sub	sp, #48	; 0x30
 8006af8:	af04      	add	r7, sp, #16
 8006afa:	60f8      	str	r0, [r7, #12]
 8006afc:	60b9      	str	r1, [r7, #8]
 8006afe:	603b      	str	r3, [r7, #0]
 8006b00:	4613      	mov	r3, r2
 8006b02:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b04:	88fb      	ldrh	r3, [r7, #6]
 8006b06:	009b      	lsls	r3, r3, #2
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f001 f97f 	bl	8007e0c <pvPortMalloc>
 8006b0e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d00e      	beq.n	8006b34 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006b16:	2060      	movs	r0, #96	; 0x60
 8006b18:	f001 f978 	bl	8007e0c <pvPortMalloc>
 8006b1c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006b1e:	69fb      	ldr	r3, [r7, #28]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d003      	beq.n	8006b2c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006b24:	69fb      	ldr	r3, [r7, #28]
 8006b26:	697a      	ldr	r2, [r7, #20]
 8006b28:	631a      	str	r2, [r3, #48]	; 0x30
 8006b2a:	e005      	b.n	8006b38 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006b2c:	6978      	ldr	r0, [r7, #20]
 8006b2e:	f001 fa2f 	bl	8007f90 <vPortFree>
 8006b32:	e001      	b.n	8006b38 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006b34:	2300      	movs	r3, #0
 8006b36:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d017      	beq.n	8006b6e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006b3e:	69fb      	ldr	r3, [r7, #28]
 8006b40:	2200      	movs	r2, #0
 8006b42:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006b46:	88fa      	ldrh	r2, [r7, #6]
 8006b48:	2300      	movs	r3, #0
 8006b4a:	9303      	str	r3, [sp, #12]
 8006b4c:	69fb      	ldr	r3, [r7, #28]
 8006b4e:	9302      	str	r3, [sp, #8]
 8006b50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b52:	9301      	str	r3, [sp, #4]
 8006b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b56:	9300      	str	r3, [sp, #0]
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	68b9      	ldr	r1, [r7, #8]
 8006b5c:	68f8      	ldr	r0, [r7, #12]
 8006b5e:	f000 f80e 	bl	8006b7e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006b62:	69f8      	ldr	r0, [r7, #28]
 8006b64:	f000 f894 	bl	8006c90 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	61bb      	str	r3, [r7, #24]
 8006b6c:	e002      	b.n	8006b74 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8006b72:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006b74:	69bb      	ldr	r3, [r7, #24]
	}
 8006b76:	4618      	mov	r0, r3
 8006b78:	3720      	adds	r7, #32
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}

08006b7e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006b7e:	b580      	push	{r7, lr}
 8006b80:	b088      	sub	sp, #32
 8006b82:	af00      	add	r7, sp, #0
 8006b84:	60f8      	str	r0, [r7, #12]
 8006b86:	60b9      	str	r1, [r7, #8]
 8006b88:	607a      	str	r2, [r7, #4]
 8006b8a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b8e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	009b      	lsls	r3, r3, #2
 8006b94:	461a      	mov	r2, r3
 8006b96:	21a5      	movs	r1, #165	; 0xa5
 8006b98:	f001 ff9d 	bl	8008ad6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8006b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006ba6:	3b01      	subs	r3, #1
 8006ba8:	009b      	lsls	r3, r3, #2
 8006baa:	4413      	add	r3, r2
 8006bac:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8006bae:	69bb      	ldr	r3, [r7, #24]
 8006bb0:	f023 0307 	bic.w	r3, r3, #7
 8006bb4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006bb6:	69bb      	ldr	r3, [r7, #24]
 8006bb8:	f003 0307 	and.w	r3, r3, #7
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d009      	beq.n	8006bd4 <prvInitialiseNewTask+0x56>
 8006bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bc4:	f383 8811 	msr	BASEPRI, r3
 8006bc8:	f3bf 8f6f 	isb	sy
 8006bcc:	f3bf 8f4f 	dsb	sy
 8006bd0:	617b      	str	r3, [r7, #20]
 8006bd2:	e7fe      	b.n	8006bd2 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	61fb      	str	r3, [r7, #28]
 8006bd8:	e012      	b.n	8006c00 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006bda:	68ba      	ldr	r2, [r7, #8]
 8006bdc:	69fb      	ldr	r3, [r7, #28]
 8006bde:	4413      	add	r3, r2
 8006be0:	7819      	ldrb	r1, [r3, #0]
 8006be2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006be4:	69fb      	ldr	r3, [r7, #28]
 8006be6:	4413      	add	r3, r2
 8006be8:	3334      	adds	r3, #52	; 0x34
 8006bea:	460a      	mov	r2, r1
 8006bec:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8006bee:	68ba      	ldr	r2, [r7, #8]
 8006bf0:	69fb      	ldr	r3, [r7, #28]
 8006bf2:	4413      	add	r3, r2
 8006bf4:	781b      	ldrb	r3, [r3, #0]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d006      	beq.n	8006c08 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006bfa:	69fb      	ldr	r3, [r7, #28]
 8006bfc:	3301      	adds	r3, #1
 8006bfe:	61fb      	str	r3, [r7, #28]
 8006c00:	69fb      	ldr	r3, [r7, #28]
 8006c02:	2b0f      	cmp	r3, #15
 8006c04:	d9e9      	bls.n	8006bda <prvInitialiseNewTask+0x5c>
 8006c06:	e000      	b.n	8006c0a <prvInitialiseNewTask+0x8c>
		{
			break;
 8006c08:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c14:	2b06      	cmp	r3, #6
 8006c16:	d901      	bls.n	8006c1c <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006c18:	2306      	movs	r3, #6
 8006c1a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c20:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c26:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006c28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c30:	3304      	adds	r3, #4
 8006c32:	4618      	mov	r0, r3
 8006c34:	f7ff fe75 	bl	8006922 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c3a:	3318      	adds	r3, #24
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	f7ff fe70 	bl	8006922 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c46:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c4a:	f1c3 0207 	rsb	r2, r3, #7
 8006c4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c50:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c56:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8006c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c60:	2200      	movs	r2, #0
 8006c62:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c66:	2200      	movs	r2, #0
 8006c68:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006c6c:	683a      	ldr	r2, [r7, #0]
 8006c6e:	68f9      	ldr	r1, [r7, #12]
 8006c70:	69b8      	ldr	r0, [r7, #24]
 8006c72:	f000 ff25 	bl	8007ac0 <pxPortInitialiseStack>
 8006c76:	4602      	mov	r2, r0
 8006c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c7a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8006c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d002      	beq.n	8006c88 <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006c82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c86:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c88:	bf00      	nop
 8006c8a:	3720      	adds	r7, #32
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}

08006c90 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b082      	sub	sp, #8
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006c98:	f000 fffe 	bl	8007c98 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006c9c:	4b2c      	ldr	r3, [pc, #176]	; (8006d50 <prvAddNewTaskToReadyList+0xc0>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	3301      	adds	r3, #1
 8006ca2:	4a2b      	ldr	r2, [pc, #172]	; (8006d50 <prvAddNewTaskToReadyList+0xc0>)
 8006ca4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006ca6:	4b2b      	ldr	r3, [pc, #172]	; (8006d54 <prvAddNewTaskToReadyList+0xc4>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d109      	bne.n	8006cc2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006cae:	4a29      	ldr	r2, [pc, #164]	; (8006d54 <prvAddNewTaskToReadyList+0xc4>)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006cb4:	4b26      	ldr	r3, [pc, #152]	; (8006d50 <prvAddNewTaskToReadyList+0xc0>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d110      	bne.n	8006cde <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006cbc:	f000 fbc6 	bl	800744c <prvInitialiseTaskLists>
 8006cc0:	e00d      	b.n	8006cde <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006cc2:	4b25      	ldr	r3, [pc, #148]	; (8006d58 <prvAddNewTaskToReadyList+0xc8>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d109      	bne.n	8006cde <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006cca:	4b22      	ldr	r3, [pc, #136]	; (8006d54 <prvAddNewTaskToReadyList+0xc4>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cd4:	429a      	cmp	r2, r3
 8006cd6:	d802      	bhi.n	8006cde <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006cd8:	4a1e      	ldr	r2, [pc, #120]	; (8006d54 <prvAddNewTaskToReadyList+0xc4>)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006cde:	4b1f      	ldr	r3, [pc, #124]	; (8006d5c <prvAddNewTaskToReadyList+0xcc>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	3301      	adds	r3, #1
 8006ce4:	4a1d      	ldr	r2, [pc, #116]	; (8006d5c <prvAddNewTaskToReadyList+0xcc>)
 8006ce6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006ce8:	4b1c      	ldr	r3, [pc, #112]	; (8006d5c <prvAddNewTaskToReadyList+0xcc>)
 8006cea:	681a      	ldr	r2, [r3, #0]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	409a      	lsls	r2, r3
 8006cf8:	4b19      	ldr	r3, [pc, #100]	; (8006d60 <prvAddNewTaskToReadyList+0xd0>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	4a18      	ldr	r2, [pc, #96]	; (8006d60 <prvAddNewTaskToReadyList+0xd0>)
 8006d00:	6013      	str	r3, [r2, #0]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d06:	4613      	mov	r3, r2
 8006d08:	009b      	lsls	r3, r3, #2
 8006d0a:	4413      	add	r3, r2
 8006d0c:	009b      	lsls	r3, r3, #2
 8006d0e:	4a15      	ldr	r2, [pc, #84]	; (8006d64 <prvAddNewTaskToReadyList+0xd4>)
 8006d10:	441a      	add	r2, r3
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	3304      	adds	r3, #4
 8006d16:	4619      	mov	r1, r3
 8006d18:	4610      	mov	r0, r2
 8006d1a:	f7ff fe0e 	bl	800693a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006d1e:	f000 ffe9 	bl	8007cf4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006d22:	4b0d      	ldr	r3, [pc, #52]	; (8006d58 <prvAddNewTaskToReadyList+0xc8>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d00e      	beq.n	8006d48 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006d2a:	4b0a      	ldr	r3, [pc, #40]	; (8006d54 <prvAddNewTaskToReadyList+0xc4>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d34:	429a      	cmp	r2, r3
 8006d36:	d207      	bcs.n	8006d48 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006d38:	4b0b      	ldr	r3, [pc, #44]	; (8006d68 <prvAddNewTaskToReadyList+0xd8>)
 8006d3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d3e:	601a      	str	r2, [r3, #0]
 8006d40:	f3bf 8f4f 	dsb	sy
 8006d44:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d48:	bf00      	nop
 8006d4a:	3708      	adds	r7, #8
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bd80      	pop	{r7, pc}
 8006d50:	20000568 	.word	0x20000568
 8006d54:	20000468 	.word	0x20000468
 8006d58:	20000574 	.word	0x20000574
 8006d5c:	20000584 	.word	0x20000584
 8006d60:	20000570 	.word	0x20000570
 8006d64:	2000046c 	.word	0x2000046c
 8006d68:	e000ed04 	.word	0xe000ed04

08006d6c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b084      	sub	sp, #16
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006d74:	2300      	movs	r3, #0
 8006d76:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d016      	beq.n	8006dac <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006d7e:	4b13      	ldr	r3, [pc, #76]	; (8006dcc <vTaskDelay+0x60>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d009      	beq.n	8006d9a <vTaskDelay+0x2e>
 8006d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d8a:	f383 8811 	msr	BASEPRI, r3
 8006d8e:	f3bf 8f6f 	isb	sy
 8006d92:	f3bf 8f4f 	dsb	sy
 8006d96:	60bb      	str	r3, [r7, #8]
 8006d98:	e7fe      	b.n	8006d98 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8006d9a:	f000 f8d3 	bl	8006f44 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006d9e:	2100      	movs	r1, #0
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	f000 fe27 	bl	80079f4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006da6:	f000 f8db 	bl	8006f60 <xTaskResumeAll>
 8006daa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d107      	bne.n	8006dc2 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8006db2:	4b07      	ldr	r3, [pc, #28]	; (8006dd0 <vTaskDelay+0x64>)
 8006db4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006db8:	601a      	str	r2, [r3, #0]
 8006dba:	f3bf 8f4f 	dsb	sy
 8006dbe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006dc2:	bf00      	nop
 8006dc4:	3710      	adds	r7, #16
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}
 8006dca:	bf00      	nop
 8006dcc:	20000590 	.word	0x20000590
 8006dd0:	e000ed04 	.word	0xe000ed04

08006dd4 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b086      	sub	sp, #24
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t *pxStateList;
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	613b      	str	r3, [r7, #16]

		configASSERT( pxTCB );
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d109      	bne.n	8006dfa <eTaskGetState+0x26>
 8006de6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dea:	f383 8811 	msr	BASEPRI, r3
 8006dee:	f3bf 8f6f 	isb	sy
 8006df2:	f3bf 8f4f 	dsb	sy
 8006df6:	60bb      	str	r3, [r7, #8]
 8006df8:	e7fe      	b.n	8006df8 <eTaskGetState+0x24>

		if( pxTCB == pxCurrentTCB )
 8006dfa:	4b1d      	ldr	r3, [pc, #116]	; (8006e70 <eTaskGetState+0x9c>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	693a      	ldr	r2, [r7, #16]
 8006e00:	429a      	cmp	r2, r3
 8006e02:	d102      	bne.n	8006e0a <eTaskGetState+0x36>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8006e04:	2300      	movs	r3, #0
 8006e06:	75fb      	strb	r3, [r7, #23]
 8006e08:	e02d      	b.n	8006e66 <eTaskGetState+0x92>
		}
		else
		{
			taskENTER_CRITICAL();
 8006e0a:	f000 ff45 	bl	8007c98 <vPortEnterCritical>
			{
				pxStateList = ( List_t * ) listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	695b      	ldr	r3, [r3, #20]
 8006e12:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8006e14:	f000 ff6e 	bl	8007cf4 <vPortExitCritical>

			if( ( pxStateList == pxDelayedTaskList ) || ( pxStateList == pxOverflowDelayedTaskList ) )
 8006e18:	4b16      	ldr	r3, [pc, #88]	; (8006e74 <eTaskGetState+0xa0>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	68fa      	ldr	r2, [r7, #12]
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	d004      	beq.n	8006e2c <eTaskGetState+0x58>
 8006e22:	4b15      	ldr	r3, [pc, #84]	; (8006e78 <eTaskGetState+0xa4>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	68fa      	ldr	r2, [r7, #12]
 8006e28:	429a      	cmp	r2, r3
 8006e2a:	d102      	bne.n	8006e32 <eTaskGetState+0x5e>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8006e2c:	2302      	movs	r3, #2
 8006e2e:	75fb      	strb	r3, [r7, #23]
 8006e30:	e019      	b.n	8006e66 <eTaskGetState+0x92>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	4a11      	ldr	r2, [pc, #68]	; (8006e7c <eTaskGetState+0xa8>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d109      	bne.n	8006e4e <eTaskGetState+0x7a>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it block
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8006e3a:	693b      	ldr	r3, [r7, #16]
 8006e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d102      	bne.n	8006e48 <eTaskGetState+0x74>
					{
						eReturn = eSuspended;
 8006e42:	2303      	movs	r3, #3
 8006e44:	75fb      	strb	r3, [r7, #23]
 8006e46:	e00e      	b.n	8006e66 <eTaskGetState+0x92>
					}
					else
					{
						eReturn = eBlocked;
 8006e48:	2302      	movs	r3, #2
 8006e4a:	75fb      	strb	r3, [r7, #23]
 8006e4c:	e00b      	b.n	8006e66 <eTaskGetState+0x92>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	4a0b      	ldr	r2, [pc, #44]	; (8006e80 <eTaskGetState+0xac>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d002      	beq.n	8006e5c <eTaskGetState+0x88>
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d102      	bne.n	8006e62 <eTaskGetState+0x8e>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8006e5c:	2304      	movs	r3, #4
 8006e5e:	75fb      	strb	r3, [r7, #23]
 8006e60:	e001      	b.n	8006e66 <eTaskGetState+0x92>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8006e62:	2301      	movs	r3, #1
 8006e64:	75fb      	strb	r3, [r7, #23]
			}
		}

		return eReturn;
 8006e66:	7dfb      	ldrb	r3, [r7, #23]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3718      	adds	r7, #24
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd80      	pop	{r7, pc}
 8006e70:	20000468 	.word	0x20000468
 8006e74:	20000520 	.word	0x20000520
 8006e78:	20000524 	.word	0x20000524
 8006e7c:	20000554 	.word	0x20000554
 8006e80:	2000053c 	.word	0x2000053c

08006e84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b08a      	sub	sp, #40	; 0x28
 8006e88:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006e92:	463a      	mov	r2, r7
 8006e94:	1d39      	adds	r1, r7, #4
 8006e96:	f107 0308 	add.w	r3, r7, #8
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f7f9 f9e6 	bl	800026c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006ea0:	6839      	ldr	r1, [r7, #0]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	68ba      	ldr	r2, [r7, #8]
 8006ea6:	9202      	str	r2, [sp, #8]
 8006ea8:	9301      	str	r3, [sp, #4]
 8006eaa:	2300      	movs	r3, #0
 8006eac:	9300      	str	r3, [sp, #0]
 8006eae:	2300      	movs	r3, #0
 8006eb0:	460a      	mov	r2, r1
 8006eb2:	491e      	ldr	r1, [pc, #120]	; (8006f2c <vTaskStartScheduler+0xa8>)
 8006eb4:	481e      	ldr	r0, [pc, #120]	; (8006f30 <vTaskStartScheduler+0xac>)
 8006eb6:	f7ff fdc4 	bl	8006a42 <xTaskCreateStatic>
 8006eba:	4602      	mov	r2, r0
 8006ebc:	4b1d      	ldr	r3, [pc, #116]	; (8006f34 <vTaskStartScheduler+0xb0>)
 8006ebe:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006ec0:	4b1c      	ldr	r3, [pc, #112]	; (8006f34 <vTaskStartScheduler+0xb0>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d002      	beq.n	8006ece <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	617b      	str	r3, [r7, #20]
 8006ecc:	e001      	b.n	8006ed2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d117      	bne.n	8006f08 <vTaskStartScheduler+0x84>
 8006ed8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006edc:	f383 8811 	msr	BASEPRI, r3
 8006ee0:	f3bf 8f6f 	isb	sy
 8006ee4:	f3bf 8f4f 	dsb	sy
 8006ee8:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006eea:	4b13      	ldr	r3, [pc, #76]	; (8006f38 <vTaskStartScheduler+0xb4>)
 8006eec:	f04f 32ff 	mov.w	r2, #4294967295
 8006ef0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006ef2:	4b12      	ldr	r3, [pc, #72]	; (8006f3c <vTaskStartScheduler+0xb8>)
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8006ef8:	4b11      	ldr	r3, [pc, #68]	; (8006f40 <vTaskStartScheduler+0xbc>)
 8006efa:	2200      	movs	r2, #0
 8006efc:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8006efe:	f7f9 f99f 	bl	8000240 <configureTimerForRunTimeStats>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006f02:	f000 fe59 	bl	8007bb8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006f06:	e00d      	b.n	8006f24 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f0e:	d109      	bne.n	8006f24 <vTaskStartScheduler+0xa0>
 8006f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f14:	f383 8811 	msr	BASEPRI, r3
 8006f18:	f3bf 8f6f 	isb	sy
 8006f1c:	f3bf 8f4f 	dsb	sy
 8006f20:	60fb      	str	r3, [r7, #12]
 8006f22:	e7fe      	b.n	8006f22 <vTaskStartScheduler+0x9e>
}
 8006f24:	bf00      	nop
 8006f26:	3718      	adds	r7, #24
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}
 8006f2c:	08009f14 	.word	0x08009f14
 8006f30:	0800741d 	.word	0x0800741d
 8006f34:	2000058c 	.word	0x2000058c
 8006f38:	20000588 	.word	0x20000588
 8006f3c:	20000574 	.word	0x20000574
 8006f40:	2000056c 	.word	0x2000056c

08006f44 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006f44:	b480      	push	{r7}
 8006f46:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006f48:	4b04      	ldr	r3, [pc, #16]	; (8006f5c <vTaskSuspendAll+0x18>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	3301      	adds	r3, #1
 8006f4e:	4a03      	ldr	r2, [pc, #12]	; (8006f5c <vTaskSuspendAll+0x18>)
 8006f50:	6013      	str	r3, [r2, #0]
}
 8006f52:	bf00      	nop
 8006f54:	46bd      	mov	sp, r7
 8006f56:	bc80      	pop	{r7}
 8006f58:	4770      	bx	lr
 8006f5a:	bf00      	nop
 8006f5c:	20000590 	.word	0x20000590

08006f60 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b084      	sub	sp, #16
 8006f64:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006f66:	2300      	movs	r3, #0
 8006f68:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006f6e:	4b41      	ldr	r3, [pc, #260]	; (8007074 <xTaskResumeAll+0x114>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d109      	bne.n	8006f8a <xTaskResumeAll+0x2a>
 8006f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f7a:	f383 8811 	msr	BASEPRI, r3
 8006f7e:	f3bf 8f6f 	isb	sy
 8006f82:	f3bf 8f4f 	dsb	sy
 8006f86:	603b      	str	r3, [r7, #0]
 8006f88:	e7fe      	b.n	8006f88 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006f8a:	f000 fe85 	bl	8007c98 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006f8e:	4b39      	ldr	r3, [pc, #228]	; (8007074 <xTaskResumeAll+0x114>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	3b01      	subs	r3, #1
 8006f94:	4a37      	ldr	r2, [pc, #220]	; (8007074 <xTaskResumeAll+0x114>)
 8006f96:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f98:	4b36      	ldr	r3, [pc, #216]	; (8007074 <xTaskResumeAll+0x114>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d161      	bne.n	8007064 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006fa0:	4b35      	ldr	r3, [pc, #212]	; (8007078 <xTaskResumeAll+0x118>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d05d      	beq.n	8007064 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006fa8:	e02e      	b.n	8007008 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8006faa:	4b34      	ldr	r3, [pc, #208]	; (800707c <xTaskResumeAll+0x11c>)
 8006fac:	68db      	ldr	r3, [r3, #12]
 8006fae:	68db      	ldr	r3, [r3, #12]
 8006fb0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	3318      	adds	r3, #24
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	f7ff fd1a 	bl	80069f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	3304      	adds	r3, #4
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	f7ff fd15 	bl	80069f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fca:	2201      	movs	r2, #1
 8006fcc:	409a      	lsls	r2, r3
 8006fce:	4b2c      	ldr	r3, [pc, #176]	; (8007080 <xTaskResumeAll+0x120>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	4a2a      	ldr	r2, [pc, #168]	; (8007080 <xTaskResumeAll+0x120>)
 8006fd6:	6013      	str	r3, [r2, #0]
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fdc:	4613      	mov	r3, r2
 8006fde:	009b      	lsls	r3, r3, #2
 8006fe0:	4413      	add	r3, r2
 8006fe2:	009b      	lsls	r3, r3, #2
 8006fe4:	4a27      	ldr	r2, [pc, #156]	; (8007084 <xTaskResumeAll+0x124>)
 8006fe6:	441a      	add	r2, r3
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	3304      	adds	r3, #4
 8006fec:	4619      	mov	r1, r3
 8006fee:	4610      	mov	r0, r2
 8006ff0:	f7ff fca3 	bl	800693a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ff8:	4b23      	ldr	r3, [pc, #140]	; (8007088 <xTaskResumeAll+0x128>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ffe:	429a      	cmp	r2, r3
 8007000:	d302      	bcc.n	8007008 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8007002:	4b22      	ldr	r3, [pc, #136]	; (800708c <xTaskResumeAll+0x12c>)
 8007004:	2201      	movs	r2, #1
 8007006:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007008:	4b1c      	ldr	r3, [pc, #112]	; (800707c <xTaskResumeAll+0x11c>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d1cc      	bne.n	8006faa <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d001      	beq.n	800701a <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007016:	f000 fb87 	bl	8007728 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800701a:	4b1d      	ldr	r3, [pc, #116]	; (8007090 <xTaskResumeAll+0x130>)
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d010      	beq.n	8007048 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007026:	f000 f8c7 	bl	80071b8 <xTaskIncrementTick>
 800702a:	4603      	mov	r3, r0
 800702c:	2b00      	cmp	r3, #0
 800702e:	d002      	beq.n	8007036 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8007030:	4b16      	ldr	r3, [pc, #88]	; (800708c <xTaskResumeAll+0x12c>)
 8007032:	2201      	movs	r2, #1
 8007034:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	3b01      	subs	r3, #1
 800703a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d1f1      	bne.n	8007026 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8007042:	4b13      	ldr	r3, [pc, #76]	; (8007090 <xTaskResumeAll+0x130>)
 8007044:	2200      	movs	r2, #0
 8007046:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007048:	4b10      	ldr	r3, [pc, #64]	; (800708c <xTaskResumeAll+0x12c>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d009      	beq.n	8007064 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007050:	2301      	movs	r3, #1
 8007052:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007054:	4b0f      	ldr	r3, [pc, #60]	; (8007094 <xTaskResumeAll+0x134>)
 8007056:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800705a:	601a      	str	r2, [r3, #0]
 800705c:	f3bf 8f4f 	dsb	sy
 8007060:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007064:	f000 fe46 	bl	8007cf4 <vPortExitCritical>

	return xAlreadyYielded;
 8007068:	68bb      	ldr	r3, [r7, #8]
}
 800706a:	4618      	mov	r0, r3
 800706c:	3710      	adds	r7, #16
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}
 8007072:	bf00      	nop
 8007074:	20000590 	.word	0x20000590
 8007078:	20000568 	.word	0x20000568
 800707c:	20000528 	.word	0x20000528
 8007080:	20000570 	.word	0x20000570
 8007084:	2000046c 	.word	0x2000046c
 8007088:	20000468 	.word	0x20000468
 800708c:	2000057c 	.word	0x2000057c
 8007090:	20000578 	.word	0x20000578
 8007094:	e000ed04 	.word	0xe000ed04

08007098 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 8007098:	b580      	push	{r7, lr}
 800709a:	b086      	sub	sp, #24
 800709c:	af00      	add	r7, sp, #0
 800709e:	60f8      	str	r0, [r7, #12]
 80070a0:	60b9      	str	r1, [r7, #8]
 80070a2:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 80070a4:	2300      	movs	r3, #0
 80070a6:	617b      	str	r3, [r7, #20]
 80070a8:	2307      	movs	r3, #7
 80070aa:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 80070ac:	f7ff ff4a 	bl	8006f44 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 80070b0:	4b3b      	ldr	r3, [pc, #236]	; (80071a0 <uxTaskGetSystemState+0x108>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	68ba      	ldr	r2, [r7, #8]
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d36a      	bcc.n	8007190 <uxTaskGetSystemState+0xf8>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	3b01      	subs	r3, #1
 80070be:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 80070c0:	697a      	ldr	r2, [r7, #20]
 80070c2:	4613      	mov	r3, r2
 80070c4:	00db      	lsls	r3, r3, #3
 80070c6:	4413      	add	r3, r2
 80070c8:	009b      	lsls	r3, r3, #2
 80070ca:	461a      	mov	r2, r3
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	1898      	adds	r0, r3, r2
 80070d0:	693a      	ldr	r2, [r7, #16]
 80070d2:	4613      	mov	r3, r2
 80070d4:	009b      	lsls	r3, r3, #2
 80070d6:	4413      	add	r3, r2
 80070d8:	009b      	lsls	r3, r3, #2
 80070da:	4a32      	ldr	r2, [pc, #200]	; (80071a4 <uxTaskGetSystemState+0x10c>)
 80070dc:	4413      	add	r3, r2
 80070de:	2201      	movs	r2, #1
 80070e0:	4619      	mov	r1, r3
 80070e2:	f000 fa85 	bl	80075f0 <prvListTasksWithinSingleList>
 80070e6:	4602      	mov	r2, r0
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	4413      	add	r3, r2
 80070ec:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d1e2      	bne.n	80070ba <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 80070f4:	697a      	ldr	r2, [r7, #20]
 80070f6:	4613      	mov	r3, r2
 80070f8:	00db      	lsls	r3, r3, #3
 80070fa:	4413      	add	r3, r2
 80070fc:	009b      	lsls	r3, r3, #2
 80070fe:	461a      	mov	r2, r3
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	1898      	adds	r0, r3, r2
 8007104:	4b28      	ldr	r3, [pc, #160]	; (80071a8 <uxTaskGetSystemState+0x110>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	2202      	movs	r2, #2
 800710a:	4619      	mov	r1, r3
 800710c:	f000 fa70 	bl	80075f0 <prvListTasksWithinSingleList>
 8007110:	4602      	mov	r2, r0
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	4413      	add	r3, r2
 8007116:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 8007118:	697a      	ldr	r2, [r7, #20]
 800711a:	4613      	mov	r3, r2
 800711c:	00db      	lsls	r3, r3, #3
 800711e:	4413      	add	r3, r2
 8007120:	009b      	lsls	r3, r3, #2
 8007122:	461a      	mov	r2, r3
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	1898      	adds	r0, r3, r2
 8007128:	4b20      	ldr	r3, [pc, #128]	; (80071ac <uxTaskGetSystemState+0x114>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	2202      	movs	r2, #2
 800712e:	4619      	mov	r1, r3
 8007130:	f000 fa5e 	bl	80075f0 <prvListTasksWithinSingleList>
 8007134:	4602      	mov	r2, r0
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	4413      	add	r3, r2
 800713a:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 800713c:	697a      	ldr	r2, [r7, #20]
 800713e:	4613      	mov	r3, r2
 8007140:	00db      	lsls	r3, r3, #3
 8007142:	4413      	add	r3, r2
 8007144:	009b      	lsls	r3, r3, #2
 8007146:	461a      	mov	r2, r3
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	4413      	add	r3, r2
 800714c:	2204      	movs	r2, #4
 800714e:	4918      	ldr	r1, [pc, #96]	; (80071b0 <uxTaskGetSystemState+0x118>)
 8007150:	4618      	mov	r0, r3
 8007152:	f000 fa4d 	bl	80075f0 <prvListTasksWithinSingleList>
 8007156:	4602      	mov	r2, r0
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	4413      	add	r3, r2
 800715c:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 800715e:	697a      	ldr	r2, [r7, #20]
 8007160:	4613      	mov	r3, r2
 8007162:	00db      	lsls	r3, r3, #3
 8007164:	4413      	add	r3, r2
 8007166:	009b      	lsls	r3, r3, #2
 8007168:	461a      	mov	r2, r3
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	4413      	add	r3, r2
 800716e:	2203      	movs	r2, #3
 8007170:	4910      	ldr	r1, [pc, #64]	; (80071b4 <uxTaskGetSystemState+0x11c>)
 8007172:	4618      	mov	r0, r3
 8007174:	f000 fa3c 	bl	80075f0 <prvListTasksWithinSingleList>
 8007178:	4602      	mov	r2, r0
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	4413      	add	r3, r2
 800717e:	617b      	str	r3, [r7, #20]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d004      	beq.n	8007190 <uxTaskGetSystemState+0xf8>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8007186:	f7f9 f867 	bl	8000258 <getRunTimeCounterValue>
 800718a:	4602      	mov	r2, r0
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 8007190:	f7ff fee6 	bl	8006f60 <xTaskResumeAll>

		return uxTask;
 8007194:	697b      	ldr	r3, [r7, #20]
	}
 8007196:	4618      	mov	r0, r3
 8007198:	3718      	adds	r7, #24
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}
 800719e:	bf00      	nop
 80071a0:	20000568 	.word	0x20000568
 80071a4:	2000046c 	.word	0x2000046c
 80071a8:	20000520 	.word	0x20000520
 80071ac:	20000524 	.word	0x20000524
 80071b0:	2000053c 	.word	0x2000053c
 80071b4:	20000554 	.word	0x20000554

080071b8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b086      	sub	sp, #24
 80071bc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80071be:	2300      	movs	r3, #0
 80071c0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071c2:	4b50      	ldr	r3, [pc, #320]	; (8007304 <xTaskIncrementTick+0x14c>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	f040 808c 	bne.w	80072e4 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80071cc:	4b4e      	ldr	r3, [pc, #312]	; (8007308 <xTaskIncrementTick+0x150>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	3301      	adds	r3, #1
 80071d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80071d4:	4a4c      	ldr	r2, [pc, #304]	; (8007308 <xTaskIncrementTick+0x150>)
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d11f      	bne.n	8007220 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80071e0:	4b4a      	ldr	r3, [pc, #296]	; (800730c <xTaskIncrementTick+0x154>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d009      	beq.n	80071fe <xTaskIncrementTick+0x46>
 80071ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ee:	f383 8811 	msr	BASEPRI, r3
 80071f2:	f3bf 8f6f 	isb	sy
 80071f6:	f3bf 8f4f 	dsb	sy
 80071fa:	603b      	str	r3, [r7, #0]
 80071fc:	e7fe      	b.n	80071fc <xTaskIncrementTick+0x44>
 80071fe:	4b43      	ldr	r3, [pc, #268]	; (800730c <xTaskIncrementTick+0x154>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	60fb      	str	r3, [r7, #12]
 8007204:	4b42      	ldr	r3, [pc, #264]	; (8007310 <xTaskIncrementTick+0x158>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a40      	ldr	r2, [pc, #256]	; (800730c <xTaskIncrementTick+0x154>)
 800720a:	6013      	str	r3, [r2, #0]
 800720c:	4a40      	ldr	r2, [pc, #256]	; (8007310 <xTaskIncrementTick+0x158>)
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	6013      	str	r3, [r2, #0]
 8007212:	4b40      	ldr	r3, [pc, #256]	; (8007314 <xTaskIncrementTick+0x15c>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	3301      	adds	r3, #1
 8007218:	4a3e      	ldr	r2, [pc, #248]	; (8007314 <xTaskIncrementTick+0x15c>)
 800721a:	6013      	str	r3, [r2, #0]
 800721c:	f000 fa84 	bl	8007728 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007220:	4b3d      	ldr	r3, [pc, #244]	; (8007318 <xTaskIncrementTick+0x160>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	693a      	ldr	r2, [r7, #16]
 8007226:	429a      	cmp	r2, r3
 8007228:	d34d      	bcc.n	80072c6 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800722a:	4b38      	ldr	r3, [pc, #224]	; (800730c <xTaskIncrementTick+0x154>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d101      	bne.n	8007238 <xTaskIncrementTick+0x80>
 8007234:	2301      	movs	r3, #1
 8007236:	e000      	b.n	800723a <xTaskIncrementTick+0x82>
 8007238:	2300      	movs	r3, #0
 800723a:	2b00      	cmp	r3, #0
 800723c:	d004      	beq.n	8007248 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800723e:	4b36      	ldr	r3, [pc, #216]	; (8007318 <xTaskIncrementTick+0x160>)
 8007240:	f04f 32ff 	mov.w	r2, #4294967295
 8007244:	601a      	str	r2, [r3, #0]
					break;
 8007246:	e03e      	b.n	80072c6 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007248:	4b30      	ldr	r3, [pc, #192]	; (800730c <xTaskIncrementTick+0x154>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	68db      	ldr	r3, [r3, #12]
 800724e:	68db      	ldr	r3, [r3, #12]
 8007250:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007258:	693a      	ldr	r2, [r7, #16]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	429a      	cmp	r2, r3
 800725e:	d203      	bcs.n	8007268 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007260:	4a2d      	ldr	r2, [pc, #180]	; (8007318 <xTaskIncrementTick+0x160>)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6013      	str	r3, [r2, #0]
						break;
 8007266:	e02e      	b.n	80072c6 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	3304      	adds	r3, #4
 800726c:	4618      	mov	r0, r3
 800726e:	f7ff fbbf 	bl	80069f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007276:	2b00      	cmp	r3, #0
 8007278:	d004      	beq.n	8007284 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	3318      	adds	r3, #24
 800727e:	4618      	mov	r0, r3
 8007280:	f7ff fbb6 	bl	80069f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007288:	2201      	movs	r2, #1
 800728a:	409a      	lsls	r2, r3
 800728c:	4b23      	ldr	r3, [pc, #140]	; (800731c <xTaskIncrementTick+0x164>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4313      	orrs	r3, r2
 8007292:	4a22      	ldr	r2, [pc, #136]	; (800731c <xTaskIncrementTick+0x164>)
 8007294:	6013      	str	r3, [r2, #0]
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800729a:	4613      	mov	r3, r2
 800729c:	009b      	lsls	r3, r3, #2
 800729e:	4413      	add	r3, r2
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	4a1f      	ldr	r2, [pc, #124]	; (8007320 <xTaskIncrementTick+0x168>)
 80072a4:	441a      	add	r2, r3
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	3304      	adds	r3, #4
 80072aa:	4619      	mov	r1, r3
 80072ac:	4610      	mov	r0, r2
 80072ae:	f7ff fb44 	bl	800693a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072b6:	4b1b      	ldr	r3, [pc, #108]	; (8007324 <xTaskIncrementTick+0x16c>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072bc:	429a      	cmp	r2, r3
 80072be:	d3b4      	bcc.n	800722a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80072c0:	2301      	movs	r3, #1
 80072c2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80072c4:	e7b1      	b.n	800722a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80072c6:	4b17      	ldr	r3, [pc, #92]	; (8007324 <xTaskIncrementTick+0x16c>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072cc:	4914      	ldr	r1, [pc, #80]	; (8007320 <xTaskIncrementTick+0x168>)
 80072ce:	4613      	mov	r3, r2
 80072d0:	009b      	lsls	r3, r3, #2
 80072d2:	4413      	add	r3, r2
 80072d4:	009b      	lsls	r3, r3, #2
 80072d6:	440b      	add	r3, r1
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d907      	bls.n	80072ee <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 80072de:	2301      	movs	r3, #1
 80072e0:	617b      	str	r3, [r7, #20]
 80072e2:	e004      	b.n	80072ee <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80072e4:	4b10      	ldr	r3, [pc, #64]	; (8007328 <xTaskIncrementTick+0x170>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	3301      	adds	r3, #1
 80072ea:	4a0f      	ldr	r2, [pc, #60]	; (8007328 <xTaskIncrementTick+0x170>)
 80072ec:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80072ee:	4b0f      	ldr	r3, [pc, #60]	; (800732c <xTaskIncrementTick+0x174>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d001      	beq.n	80072fa <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 80072f6:	2301      	movs	r3, #1
 80072f8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80072fa:	697b      	ldr	r3, [r7, #20]
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	3718      	adds	r7, #24
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}
 8007304:	20000590 	.word	0x20000590
 8007308:	2000056c 	.word	0x2000056c
 800730c:	20000520 	.word	0x20000520
 8007310:	20000524 	.word	0x20000524
 8007314:	20000580 	.word	0x20000580
 8007318:	20000588 	.word	0x20000588
 800731c:	20000570 	.word	0x20000570
 8007320:	2000046c 	.word	0x2000046c
 8007324:	20000468 	.word	0x20000468
 8007328:	20000578 	.word	0x20000578
 800732c:	2000057c 	.word	0x2000057c

08007330 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b086      	sub	sp, #24
 8007334:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007336:	4b32      	ldr	r3, [pc, #200]	; (8007400 <vTaskSwitchContext+0xd0>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d003      	beq.n	8007346 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800733e:	4b31      	ldr	r3, [pc, #196]	; (8007404 <vTaskSwitchContext+0xd4>)
 8007340:	2201      	movs	r2, #1
 8007342:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007344:	e057      	b.n	80073f6 <vTaskSwitchContext+0xc6>
		xYieldPending = pdFALSE;
 8007346:	4b2f      	ldr	r3, [pc, #188]	; (8007404 <vTaskSwitchContext+0xd4>)
 8007348:	2200      	movs	r2, #0
 800734a:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800734c:	f7f8 ff84 	bl	8000258 <getRunTimeCounterValue>
 8007350:	4602      	mov	r2, r0
 8007352:	4b2d      	ldr	r3, [pc, #180]	; (8007408 <vTaskSwitchContext+0xd8>)
 8007354:	601a      	str	r2, [r3, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 8007356:	4b2c      	ldr	r3, [pc, #176]	; (8007408 <vTaskSwitchContext+0xd8>)
 8007358:	681a      	ldr	r2, [r3, #0]
 800735a:	4b2c      	ldr	r3, [pc, #176]	; (800740c <vTaskSwitchContext+0xdc>)
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	429a      	cmp	r2, r3
 8007360:	d909      	bls.n	8007376 <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8007362:	4b2b      	ldr	r3, [pc, #172]	; (8007410 <vTaskSwitchContext+0xe0>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007368:	4a27      	ldr	r2, [pc, #156]	; (8007408 <vTaskSwitchContext+0xd8>)
 800736a:	6810      	ldr	r0, [r2, #0]
 800736c:	4a27      	ldr	r2, [pc, #156]	; (800740c <vTaskSwitchContext+0xdc>)
 800736e:	6812      	ldr	r2, [r2, #0]
 8007370:	1a82      	subs	r2, r0, r2
 8007372:	440a      	add	r2, r1
 8007374:	655a      	str	r2, [r3, #84]	; 0x54
				ulTaskSwitchedInTime = ulTotalRunTime;
 8007376:	4b24      	ldr	r3, [pc, #144]	; (8007408 <vTaskSwitchContext+0xd8>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a24      	ldr	r2, [pc, #144]	; (800740c <vTaskSwitchContext+0xdc>)
 800737c:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800737e:	4b25      	ldr	r3, [pc, #148]	; (8007414 <vTaskSwitchContext+0xe4>)
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	fab3 f383 	clz	r3, r3
 800738a:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800738c:	7afb      	ldrb	r3, [r7, #11]
 800738e:	f1c3 031f 	rsb	r3, r3, #31
 8007392:	617b      	str	r3, [r7, #20]
 8007394:	4920      	ldr	r1, [pc, #128]	; (8007418 <vTaskSwitchContext+0xe8>)
 8007396:	697a      	ldr	r2, [r7, #20]
 8007398:	4613      	mov	r3, r2
 800739a:	009b      	lsls	r3, r3, #2
 800739c:	4413      	add	r3, r2
 800739e:	009b      	lsls	r3, r3, #2
 80073a0:	440b      	add	r3, r1
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d109      	bne.n	80073bc <vTaskSwitchContext+0x8c>
	__asm volatile
 80073a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ac:	f383 8811 	msr	BASEPRI, r3
 80073b0:	f3bf 8f6f 	isb	sy
 80073b4:	f3bf 8f4f 	dsb	sy
 80073b8:	607b      	str	r3, [r7, #4]
 80073ba:	e7fe      	b.n	80073ba <vTaskSwitchContext+0x8a>
 80073bc:	697a      	ldr	r2, [r7, #20]
 80073be:	4613      	mov	r3, r2
 80073c0:	009b      	lsls	r3, r3, #2
 80073c2:	4413      	add	r3, r2
 80073c4:	009b      	lsls	r3, r3, #2
 80073c6:	4a14      	ldr	r2, [pc, #80]	; (8007418 <vTaskSwitchContext+0xe8>)
 80073c8:	4413      	add	r3, r2
 80073ca:	613b      	str	r3, [r7, #16]
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	685b      	ldr	r3, [r3, #4]
 80073d0:	685a      	ldr	r2, [r3, #4]
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	605a      	str	r2, [r3, #4]
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	685a      	ldr	r2, [r3, #4]
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	3308      	adds	r3, #8
 80073de:	429a      	cmp	r2, r3
 80073e0:	d104      	bne.n	80073ec <vTaskSwitchContext+0xbc>
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	685b      	ldr	r3, [r3, #4]
 80073e6:	685a      	ldr	r2, [r3, #4]
 80073e8:	693b      	ldr	r3, [r7, #16]
 80073ea:	605a      	str	r2, [r3, #4]
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	68db      	ldr	r3, [r3, #12]
 80073f2:	4a07      	ldr	r2, [pc, #28]	; (8007410 <vTaskSwitchContext+0xe0>)
 80073f4:	6013      	str	r3, [r2, #0]
}
 80073f6:	bf00      	nop
 80073f8:	3718      	adds	r7, #24
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bd80      	pop	{r7, pc}
 80073fe:	bf00      	nop
 8007400:	20000590 	.word	0x20000590
 8007404:	2000057c 	.word	0x2000057c
 8007408:	20000598 	.word	0x20000598
 800740c:	20000594 	.word	0x20000594
 8007410:	20000468 	.word	0x20000468
 8007414:	20000570 	.word	0x20000570
 8007418:	2000046c 	.word	0x2000046c

0800741c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b082      	sub	sp, #8
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007424:	f000 f852 	bl	80074cc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007428:	4b06      	ldr	r3, [pc, #24]	; (8007444 <prvIdleTask+0x28>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	2b01      	cmp	r3, #1
 800742e:	d9f9      	bls.n	8007424 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007430:	4b05      	ldr	r3, [pc, #20]	; (8007448 <prvIdleTask+0x2c>)
 8007432:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007436:	601a      	str	r2, [r3, #0]
 8007438:	f3bf 8f4f 	dsb	sy
 800743c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007440:	e7f0      	b.n	8007424 <prvIdleTask+0x8>
 8007442:	bf00      	nop
 8007444:	2000046c 	.word	0x2000046c
 8007448:	e000ed04 	.word	0xe000ed04

0800744c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b082      	sub	sp, #8
 8007450:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007452:	2300      	movs	r3, #0
 8007454:	607b      	str	r3, [r7, #4]
 8007456:	e00c      	b.n	8007472 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007458:	687a      	ldr	r2, [r7, #4]
 800745a:	4613      	mov	r3, r2
 800745c:	009b      	lsls	r3, r3, #2
 800745e:	4413      	add	r3, r2
 8007460:	009b      	lsls	r3, r3, #2
 8007462:	4a12      	ldr	r2, [pc, #72]	; (80074ac <prvInitialiseTaskLists+0x60>)
 8007464:	4413      	add	r3, r2
 8007466:	4618      	mov	r0, r3
 8007468:	f7ff fa3c 	bl	80068e4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	3301      	adds	r3, #1
 8007470:	607b      	str	r3, [r7, #4]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2b06      	cmp	r3, #6
 8007476:	d9ef      	bls.n	8007458 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007478:	480d      	ldr	r0, [pc, #52]	; (80074b0 <prvInitialiseTaskLists+0x64>)
 800747a:	f7ff fa33 	bl	80068e4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800747e:	480d      	ldr	r0, [pc, #52]	; (80074b4 <prvInitialiseTaskLists+0x68>)
 8007480:	f7ff fa30 	bl	80068e4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007484:	480c      	ldr	r0, [pc, #48]	; (80074b8 <prvInitialiseTaskLists+0x6c>)
 8007486:	f7ff fa2d 	bl	80068e4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800748a:	480c      	ldr	r0, [pc, #48]	; (80074bc <prvInitialiseTaskLists+0x70>)
 800748c:	f7ff fa2a 	bl	80068e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007490:	480b      	ldr	r0, [pc, #44]	; (80074c0 <prvInitialiseTaskLists+0x74>)
 8007492:	f7ff fa27 	bl	80068e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007496:	4b0b      	ldr	r3, [pc, #44]	; (80074c4 <prvInitialiseTaskLists+0x78>)
 8007498:	4a05      	ldr	r2, [pc, #20]	; (80074b0 <prvInitialiseTaskLists+0x64>)
 800749a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800749c:	4b0a      	ldr	r3, [pc, #40]	; (80074c8 <prvInitialiseTaskLists+0x7c>)
 800749e:	4a05      	ldr	r2, [pc, #20]	; (80074b4 <prvInitialiseTaskLists+0x68>)
 80074a0:	601a      	str	r2, [r3, #0]
}
 80074a2:	bf00      	nop
 80074a4:	3708      	adds	r7, #8
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd80      	pop	{r7, pc}
 80074aa:	bf00      	nop
 80074ac:	2000046c 	.word	0x2000046c
 80074b0:	200004f8 	.word	0x200004f8
 80074b4:	2000050c 	.word	0x2000050c
 80074b8:	20000528 	.word	0x20000528
 80074bc:	2000053c 	.word	0x2000053c
 80074c0:	20000554 	.word	0x20000554
 80074c4:	20000520 	.word	0x20000520
 80074c8:	20000524 	.word	0x20000524

080074cc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b082      	sub	sp, #8
 80074d0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80074d2:	e019      	b.n	8007508 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80074d4:	f000 fbe0 	bl	8007c98 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80074d8:	4b0f      	ldr	r3, [pc, #60]	; (8007518 <prvCheckTasksWaitingTermination+0x4c>)
 80074da:	68db      	ldr	r3, [r3, #12]
 80074dc:	68db      	ldr	r3, [r3, #12]
 80074de:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	3304      	adds	r3, #4
 80074e4:	4618      	mov	r0, r3
 80074e6:	f7ff fa83 	bl	80069f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80074ea:	4b0c      	ldr	r3, [pc, #48]	; (800751c <prvCheckTasksWaitingTermination+0x50>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	3b01      	subs	r3, #1
 80074f0:	4a0a      	ldr	r2, [pc, #40]	; (800751c <prvCheckTasksWaitingTermination+0x50>)
 80074f2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80074f4:	4b0a      	ldr	r3, [pc, #40]	; (8007520 <prvCheckTasksWaitingTermination+0x54>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	3b01      	subs	r3, #1
 80074fa:	4a09      	ldr	r2, [pc, #36]	; (8007520 <prvCheckTasksWaitingTermination+0x54>)
 80074fc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80074fe:	f000 fbf9 	bl	8007cf4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f000 f8e1 	bl	80076ca <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007508:	4b05      	ldr	r3, [pc, #20]	; (8007520 <prvCheckTasksWaitingTermination+0x54>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d1e1      	bne.n	80074d4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007510:	bf00      	nop
 8007512:	3708      	adds	r7, #8
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}
 8007518:	2000053c 	.word	0x2000053c
 800751c:	20000568 	.word	0x20000568
 8007520:	20000550 	.word	0x20000550

08007524 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 8007524:	b580      	push	{r7, lr}
 8007526:	b086      	sub	sp, #24
 8007528:	af00      	add	r7, sp, #0
 800752a:	60f8      	str	r0, [r7, #12]
 800752c:	60b9      	str	r1, [r7, #8]
 800752e:	607a      	str	r2, [r7, #4]
 8007530:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d102      	bne.n	800753e <vTaskGetInfo+0x1a>
 8007538:	4b2c      	ldr	r3, [pc, #176]	; (80075ec <vTaskGetInfo+0xc8>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	e000      	b.n	8007540 <vTaskGetInfo+0x1c>
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 8007542:	68bb      	ldr	r3, [r7, #8]
 8007544:	697a      	ldr	r2, [r7, #20]
 8007546:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 8007548:	697b      	ldr	r3, [r7, #20]
 800754a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 8007552:	697b      	ldr	r3, [r7, #20]
 8007554:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 800755a:	697b      	ldr	r3, [r7, #20]
 800755c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 8007562:	697b      	ldr	r3, [r7, #20]
 8007564:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007566:	68bb      	ldr	r3, [r7, #8]
 8007568:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 8007572:	697b      	ldr	r3, [r7, #20]
 8007574:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 800757a:	78fb      	ldrb	r3, [r7, #3]
 800757c:	2b05      	cmp	r3, #5
 800757e:	d01a      	beq.n	80075b6 <vTaskGetInfo+0x92>
		{
			if( pxTCB == pxCurrentTCB )
 8007580:	4b1a      	ldr	r3, [pc, #104]	; (80075ec <vTaskGetInfo+0xc8>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	697a      	ldr	r2, [r7, #20]
 8007586:	429a      	cmp	r2, r3
 8007588:	d103      	bne.n	8007592 <vTaskGetInfo+0x6e>
			{
				pxTaskStatus->eCurrentState = eRunning;
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	2200      	movs	r2, #0
 800758e:	731a      	strb	r2, [r3, #12]
 8007590:	e018      	b.n	80075c4 <vTaskGetInfo+0xa0>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	78fa      	ldrb	r2, [r7, #3]
 8007596:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 8007598:	78fb      	ldrb	r3, [r7, #3]
 800759a:	2b03      	cmp	r3, #3
 800759c:	d112      	bne.n	80075c4 <vTaskGetInfo+0xa0>
					{
						vTaskSuspendAll();
 800759e:	f7ff fcd1 	bl	8006f44 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d002      	beq.n	80075b0 <vTaskGetInfo+0x8c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	2202      	movs	r2, #2
 80075ae:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 80075b0:	f7ff fcd6 	bl	8006f60 <xTaskResumeAll>
 80075b4:	e006      	b.n	80075c4 <vTaskGetInfo+0xa0>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 80075b6:	6978      	ldr	r0, [r7, #20]
 80075b8:	f7ff fc0c 	bl	8006dd4 <eTaskGetState>
 80075bc:	4603      	mov	r3, r0
 80075be:	461a      	mov	r2, r3
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d009      	beq.n	80075de <vTaskGetInfo+0xba>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075ce:	4618      	mov	r0, r3
 80075d0:	f000 f860 	bl	8007694 <prvTaskCheckFreeStackSpace>
 80075d4:	4603      	mov	r3, r0
 80075d6:	461a      	mov	r2, r3
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 80075dc:	e002      	b.n	80075e4 <vTaskGetInfo+0xc0>
			pxTaskStatus->usStackHighWaterMark = 0;
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	2200      	movs	r2, #0
 80075e2:	841a      	strh	r2, [r3, #32]
	}
 80075e4:	bf00      	nop
 80075e6:	3718      	adds	r7, #24
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bd80      	pop	{r7, pc}
 80075ec:	20000468 	.word	0x20000468

080075f0 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b08a      	sub	sp, #40	; 0x28
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	60f8      	str	r0, [r7, #12]
 80075f8:	60b9      	str	r1, [r7, #8]
 80075fa:	4613      	mov	r3, r2
 80075fc:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 80075fe:	2300      	movs	r3, #0
 8007600:	627b      	str	r3, [r7, #36]	; 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d03f      	beq.n	800768a <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	623b      	str	r3, [r7, #32]
 800760e:	6a3b      	ldr	r3, [r7, #32]
 8007610:	685b      	ldr	r3, [r3, #4]
 8007612:	685a      	ldr	r2, [r3, #4]
 8007614:	6a3b      	ldr	r3, [r7, #32]
 8007616:	605a      	str	r2, [r3, #4]
 8007618:	6a3b      	ldr	r3, [r7, #32]
 800761a:	685a      	ldr	r2, [r3, #4]
 800761c:	6a3b      	ldr	r3, [r7, #32]
 800761e:	3308      	adds	r3, #8
 8007620:	429a      	cmp	r2, r3
 8007622:	d104      	bne.n	800762e <prvListTasksWithinSingleList+0x3e>
 8007624:	6a3b      	ldr	r3, [r7, #32]
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	685a      	ldr	r2, [r3, #4]
 800762a:	6a3b      	ldr	r3, [r7, #32]
 800762c:	605a      	str	r2, [r3, #4]
 800762e:	6a3b      	ldr	r3, [r7, #32]
 8007630:	685b      	ldr	r3, [r3, #4]
 8007632:	68db      	ldr	r3, [r3, #12]
 8007634:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList );
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	61bb      	str	r3, [r7, #24]
 800763a:	69bb      	ldr	r3, [r7, #24]
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	685a      	ldr	r2, [r3, #4]
 8007640:	69bb      	ldr	r3, [r7, #24]
 8007642:	605a      	str	r2, [r3, #4]
 8007644:	69bb      	ldr	r3, [r7, #24]
 8007646:	685a      	ldr	r2, [r3, #4]
 8007648:	69bb      	ldr	r3, [r7, #24]
 800764a:	3308      	adds	r3, #8
 800764c:	429a      	cmp	r2, r3
 800764e:	d104      	bne.n	800765a <prvListTasksWithinSingleList+0x6a>
 8007650:	69bb      	ldr	r3, [r7, #24]
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	685a      	ldr	r2, [r3, #4]
 8007656:	69bb      	ldr	r3, [r7, #24]
 8007658:	605a      	str	r2, [r3, #4]
 800765a:	69bb      	ldr	r3, [r7, #24]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	68db      	ldr	r3, [r3, #12]
 8007660:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 8007662:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007664:	4613      	mov	r3, r2
 8007666:	00db      	lsls	r3, r3, #3
 8007668:	4413      	add	r3, r2
 800766a:	009b      	lsls	r3, r3, #2
 800766c:	461a      	mov	r2, r3
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	1899      	adds	r1, r3, r2
 8007672:	79fb      	ldrb	r3, [r7, #7]
 8007674:	2201      	movs	r2, #1
 8007676:	6978      	ldr	r0, [r7, #20]
 8007678:	f7ff ff54 	bl	8007524 <vTaskGetInfo>
				uxTask++;
 800767c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800767e:	3301      	adds	r3, #1
 8007680:	627b      	str	r3, [r7, #36]	; 0x24
			} while( pxNextTCB != pxFirstTCB );
 8007682:	697a      	ldr	r2, [r7, #20]
 8007684:	69fb      	ldr	r3, [r7, #28]
 8007686:	429a      	cmp	r2, r3
 8007688:	d1d5      	bne.n	8007636 <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 800768a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800768c:	4618      	mov	r0, r3
 800768e:	3728      	adds	r7, #40	; 0x28
 8007690:	46bd      	mov	sp, r7
 8007692:	bd80      	pop	{r7, pc}

08007694 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 8007694:	b480      	push	{r7}
 8007696:	b085      	sub	sp, #20
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800769c:	2300      	movs	r3, #0
 800769e:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80076a0:	e005      	b.n	80076ae <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	3301      	adds	r3, #1
 80076a6:	607b      	str	r3, [r7, #4]
			ulCount++;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	3301      	adds	r3, #1
 80076ac:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	781b      	ldrb	r3, [r3, #0]
 80076b2:	2ba5      	cmp	r3, #165	; 0xa5
 80076b4:	d0f5      	beq.n	80076a2 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	089b      	lsrs	r3, r3, #2
 80076ba:	60fb      	str	r3, [r7, #12]

		return ( uint16_t ) ulCount;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	b29b      	uxth	r3, r3
	}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3714      	adds	r7, #20
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bc80      	pop	{r7}
 80076c8:	4770      	bx	lr

080076ca <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80076ca:	b580      	push	{r7, lr}
 80076cc:	b084      	sub	sp, #16
 80076ce:	af00      	add	r7, sp, #0
 80076d0:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d108      	bne.n	80076ee <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076e0:	4618      	mov	r0, r3
 80076e2:	f000 fc55 	bl	8007f90 <vPortFree>
				vPortFree( pxTCB );
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f000 fc52 	bl	8007f90 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80076ec:	e017      	b.n	800771e <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	d103      	bne.n	8007700 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f000 fc49 	bl	8007f90 <vPortFree>
	}
 80076fe:	e00e      	b.n	800771e <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007706:	2b02      	cmp	r3, #2
 8007708:	d009      	beq.n	800771e <prvDeleteTCB+0x54>
 800770a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800770e:	f383 8811 	msr	BASEPRI, r3
 8007712:	f3bf 8f6f 	isb	sy
 8007716:	f3bf 8f4f 	dsb	sy
 800771a:	60fb      	str	r3, [r7, #12]
 800771c:	e7fe      	b.n	800771c <prvDeleteTCB+0x52>
	}
 800771e:	bf00      	nop
 8007720:	3710      	adds	r7, #16
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}
	...

08007728 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007728:	b480      	push	{r7}
 800772a:	b083      	sub	sp, #12
 800772c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800772e:	4b0e      	ldr	r3, [pc, #56]	; (8007768 <prvResetNextTaskUnblockTime+0x40>)
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d101      	bne.n	800773c <prvResetNextTaskUnblockTime+0x14>
 8007738:	2301      	movs	r3, #1
 800773a:	e000      	b.n	800773e <prvResetNextTaskUnblockTime+0x16>
 800773c:	2300      	movs	r3, #0
 800773e:	2b00      	cmp	r3, #0
 8007740:	d004      	beq.n	800774c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007742:	4b0a      	ldr	r3, [pc, #40]	; (800776c <prvResetNextTaskUnblockTime+0x44>)
 8007744:	f04f 32ff 	mov.w	r2, #4294967295
 8007748:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800774a:	e008      	b.n	800775e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800774c:	4b06      	ldr	r3, [pc, #24]	; (8007768 <prvResetNextTaskUnblockTime+0x40>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	68db      	ldr	r3, [r3, #12]
 8007754:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	4a04      	ldr	r2, [pc, #16]	; (800776c <prvResetNextTaskUnblockTime+0x44>)
 800775c:	6013      	str	r3, [r2, #0]
}
 800775e:	bf00      	nop
 8007760:	370c      	adds	r7, #12
 8007762:	46bd      	mov	sp, r7
 8007764:	bc80      	pop	{r7}
 8007766:	4770      	bx	lr
 8007768:	20000520 	.word	0x20000520
 800776c:	20000588 	.word	0x20000588

08007770 <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
 8007770:	b580      	push	{r7, lr}
 8007772:	b084      	sub	sp, #16
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
 8007778:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
 800777a:	6839      	ldr	r1, [r7, #0]
 800777c:	6878      	ldr	r0, [r7, #4]
 800777e:	f001 fa4f 	bl	8008c20 <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f7f8 fd54 	bl	8000230 <strlen>
 8007788:	60f8      	str	r0, [r7, #12]
 800778a:	e007      	b.n	800779c <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
 800778c:	687a      	ldr	r2, [r7, #4]
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	4413      	add	r3, r2
 8007792:	2220      	movs	r2, #32
 8007794:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	3301      	adds	r3, #1
 800779a:	60fb      	str	r3, [r7, #12]
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2b0e      	cmp	r3, #14
 80077a0:	d9f4      	bls.n	800778c <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = 0x00;
 80077a2:	687a      	ldr	r2, [r7, #4]
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	4413      	add	r3, r2
 80077a8:	2200      	movs	r2, #0
 80077aa:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
 80077ac:	687a      	ldr	r2, [r7, #4]
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	4413      	add	r3, r2
	}
 80077b2:	4618      	mov	r0, r3
 80077b4:	3710      	adds	r7, #16
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bd80      	pop	{r7, pc}
	...

080077bc <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
 80077bc:	b590      	push	{r4, r7, lr}
 80077be:	b089      	sub	sp, #36	; 0x24
 80077c0:	af02      	add	r7, sp, #8
 80077c2:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = 0x00;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2200      	movs	r2, #0
 80077c8:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 80077ca:	4b46      	ldr	r3, [pc, #280]	; (80078e4 <vTaskList+0x128>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) );
 80077d0:	4b44      	ldr	r3, [pc, #272]	; (80078e4 <vTaskList+0x128>)
 80077d2:	681a      	ldr	r2, [r3, #0]
 80077d4:	4613      	mov	r3, r2
 80077d6:	00db      	lsls	r3, r3, #3
 80077d8:	4413      	add	r3, r2
 80077da:	009b      	lsls	r3, r3, #2
 80077dc:	4618      	mov	r0, r3
 80077de:	f000 fb15 	bl	8007e0c <pvPortMalloc>
 80077e2:	6138      	str	r0, [r7, #16]

		if( pxTaskStatusArray != NULL )
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d078      	beq.n	80078dc <vTaskList+0x120>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2200      	movs	r2, #0
 80077ee:	4619      	mov	r1, r3
 80077f0:	6938      	ldr	r0, [r7, #16]
 80077f2:	f7ff fc51 	bl	8007098 <uxTaskGetSystemState>
 80077f6:	4603      	mov	r3, r0
 80077f8:	60fb      	str	r3, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
 80077fa:	2300      	movs	r3, #0
 80077fc:	60bb      	str	r3, [r7, #8]
 80077fe:	e066      	b.n	80078ce <vTaskList+0x112>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
 8007800:	68ba      	ldr	r2, [r7, #8]
 8007802:	4613      	mov	r3, r2
 8007804:	00db      	lsls	r3, r3, #3
 8007806:	4413      	add	r3, r2
 8007808:	009b      	lsls	r3, r3, #2
 800780a:	461a      	mov	r2, r3
 800780c:	693b      	ldr	r3, [r7, #16]
 800780e:	4413      	add	r3, r2
 8007810:	7b1b      	ldrb	r3, [r3, #12]
 8007812:	2b04      	cmp	r3, #4
 8007814:	d81b      	bhi.n	800784e <vTaskList+0x92>
 8007816:	a201      	add	r2, pc, #4	; (adr r2, 800781c <vTaskList+0x60>)
 8007818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800781c:	08007831 	.word	0x08007831
 8007820:	08007837 	.word	0x08007837
 8007824:	0800783d 	.word	0x0800783d
 8007828:	08007843 	.word	0x08007843
 800782c:	08007849 	.word	0x08007849
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
 8007830:	2358      	movs	r3, #88	; 0x58
 8007832:	75fb      	strb	r3, [r7, #23]
										break;
 8007834:	e00e      	b.n	8007854 <vTaskList+0x98>

					case eReady:		cStatus = tskREADY_CHAR;
 8007836:	2352      	movs	r3, #82	; 0x52
 8007838:	75fb      	strb	r3, [r7, #23]
										break;
 800783a:	e00b      	b.n	8007854 <vTaskList+0x98>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
 800783c:	2342      	movs	r3, #66	; 0x42
 800783e:	75fb      	strb	r3, [r7, #23]
										break;
 8007840:	e008      	b.n	8007854 <vTaskList+0x98>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
 8007842:	2353      	movs	r3, #83	; 0x53
 8007844:	75fb      	strb	r3, [r7, #23]
										break;
 8007846:	e005      	b.n	8007854 <vTaskList+0x98>

					case eDeleted:		cStatus = tskDELETED_CHAR;
 8007848:	2344      	movs	r3, #68	; 0x44
 800784a:	75fb      	strb	r3, [r7, #23]
										break;
 800784c:	e002      	b.n	8007854 <vTaskList+0x98>

					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = 0x00;
 800784e:	2300      	movs	r3, #0
 8007850:	75fb      	strb	r3, [r7, #23]
										break;
 8007852:	bf00      	nop
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 8007854:	68ba      	ldr	r2, [r7, #8]
 8007856:	4613      	mov	r3, r2
 8007858:	00db      	lsls	r3, r3, #3
 800785a:	4413      	add	r3, r2
 800785c:	009b      	lsls	r3, r3, #2
 800785e:	461a      	mov	r2, r3
 8007860:	693b      	ldr	r3, [r7, #16]
 8007862:	4413      	add	r3, r2
 8007864:	685b      	ldr	r3, [r3, #4]
 8007866:	4619      	mov	r1, r3
 8007868:	6878      	ldr	r0, [r7, #4]
 800786a:	f7ff ff81 	bl	8007770 <prvWriteNameToBuffer>
 800786e:	6078      	str	r0, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber );
 8007870:	7df9      	ldrb	r1, [r7, #23]
 8007872:	68ba      	ldr	r2, [r7, #8]
 8007874:	4613      	mov	r3, r2
 8007876:	00db      	lsls	r3, r3, #3
 8007878:	4413      	add	r3, r2
 800787a:	009b      	lsls	r3, r3, #2
 800787c:	461a      	mov	r2, r3
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	4413      	add	r3, r2
 8007882:	6918      	ldr	r0, [r3, #16]
 8007884:	68ba      	ldr	r2, [r7, #8]
 8007886:	4613      	mov	r3, r2
 8007888:	00db      	lsls	r3, r3, #3
 800788a:	4413      	add	r3, r2
 800788c:	009b      	lsls	r3, r3, #2
 800788e:	461a      	mov	r2, r3
 8007890:	693b      	ldr	r3, [r7, #16]
 8007892:	4413      	add	r3, r2
 8007894:	8c1b      	ldrh	r3, [r3, #32]
 8007896:	461c      	mov	r4, r3
 8007898:	68ba      	ldr	r2, [r7, #8]
 800789a:	4613      	mov	r3, r2
 800789c:	00db      	lsls	r3, r3, #3
 800789e:	4413      	add	r3, r2
 80078a0:	009b      	lsls	r3, r3, #2
 80078a2:	461a      	mov	r2, r3
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	4413      	add	r3, r2
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	9301      	str	r3, [sp, #4]
 80078ac:	9400      	str	r4, [sp, #0]
 80078ae:	4603      	mov	r3, r0
 80078b0:	460a      	mov	r2, r1
 80078b2:	490d      	ldr	r1, [pc, #52]	; (80078e8 <vTaskList+0x12c>)
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f001 f993 	bl	8008be0 <siprintf>
				pcWriteBuffer += strlen( pcWriteBuffer );
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f7f8 fcb8 	bl	8000230 <strlen>
 80078c0:	4602      	mov	r2, r0
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	4413      	add	r3, r2
 80078c6:	607b      	str	r3, [r7, #4]
			for( x = 0; x < uxArraySize; x++ )
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	3301      	adds	r3, #1
 80078cc:	60bb      	str	r3, [r7, #8]
 80078ce:	68ba      	ldr	r2, [r7, #8]
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	429a      	cmp	r2, r3
 80078d4:	d394      	bcc.n	8007800 <vTaskList+0x44>
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 80078d6:	6938      	ldr	r0, [r7, #16]
 80078d8:	f000 fb5a 	bl	8007f90 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80078dc:	bf00      	nop
 80078de:	371c      	adds	r7, #28
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd90      	pop	{r4, r7, pc}
 80078e4:	20000568 	.word	0x20000568
 80078e8:	08009f1c 	.word	0x08009f1c

080078ec <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b088      	sub	sp, #32
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = 0x00;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2200      	movs	r2, #0
 80078f8:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 80078fa:	4b3a      	ldr	r3, [pc, #232]	; (80079e4 <vTaskGetRunTimeStats+0xf8>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	617b      	str	r3, [r7, #20]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) );
 8007900:	4b38      	ldr	r3, [pc, #224]	; (80079e4 <vTaskGetRunTimeStats+0xf8>)
 8007902:	681a      	ldr	r2, [r3, #0]
 8007904:	4613      	mov	r3, r2
 8007906:	00db      	lsls	r3, r3, #3
 8007908:	4413      	add	r3, r2
 800790a:	009b      	lsls	r3, r3, #2
 800790c:	4618      	mov	r0, r3
 800790e:	f000 fa7d 	bl	8007e0c <pvPortMalloc>
 8007912:	61f8      	str	r0, [r7, #28]

		if( pxTaskStatusArray != NULL )
 8007914:	69fb      	ldr	r3, [r7, #28]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d060      	beq.n	80079dc <vTaskGetRunTimeStats+0xf0>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
 800791a:	697b      	ldr	r3, [r7, #20]
 800791c:	f107 020c 	add.w	r2, r7, #12
 8007920:	4619      	mov	r1, r3
 8007922:	69f8      	ldr	r0, [r7, #28]
 8007924:	f7ff fbb8 	bl	8007098 <uxTaskGetSystemState>
 8007928:	4603      	mov	r3, r0
 800792a:	617b      	str	r3, [r7, #20]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	4a2e      	ldr	r2, [pc, #184]	; (80079e8 <vTaskGetRunTimeStats+0xfc>)
 8007930:	fba2 2303 	umull	r2, r3, r2, r3
 8007934:	095b      	lsrs	r3, r3, #5
 8007936:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0 )
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d04b      	beq.n	80079d6 <vTaskGetRunTimeStats+0xea>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
 800793e:	2300      	movs	r3, #0
 8007940:	613b      	str	r3, [r7, #16]
 8007942:	e044      	b.n	80079ce <vTaskGetRunTimeStats+0xe2>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
 8007944:	693a      	ldr	r2, [r7, #16]
 8007946:	4613      	mov	r3, r2
 8007948:	00db      	lsls	r3, r3, #3
 800794a:	4413      	add	r3, r2
 800794c:	009b      	lsls	r3, r3, #2
 800794e:	461a      	mov	r2, r3
 8007950:	69fb      	ldr	r3, [r7, #28]
 8007952:	4413      	add	r3, r2
 8007954:	699a      	ldr	r2, [r3, #24]
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	fbb2 f3f3 	udiv	r3, r2, r3
 800795c:	61bb      	str	r3, [r7, #24]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 800795e:	693a      	ldr	r2, [r7, #16]
 8007960:	4613      	mov	r3, r2
 8007962:	00db      	lsls	r3, r3, #3
 8007964:	4413      	add	r3, r2
 8007966:	009b      	lsls	r3, r3, #2
 8007968:	461a      	mov	r2, r3
 800796a:	69fb      	ldr	r3, [r7, #28]
 800796c:	4413      	add	r3, r2
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	4619      	mov	r1, r3
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	f7ff fefc 	bl	8007770 <prvWriteNameToBuffer>
 8007978:	6078      	str	r0, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
 800797a:	69bb      	ldr	r3, [r7, #24]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d00e      	beq.n	800799e <vTaskGetRunTimeStats+0xb2>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage );
 8007980:	693a      	ldr	r2, [r7, #16]
 8007982:	4613      	mov	r3, r2
 8007984:	00db      	lsls	r3, r3, #3
 8007986:	4413      	add	r3, r2
 8007988:	009b      	lsls	r3, r3, #2
 800798a:	461a      	mov	r2, r3
 800798c:	69fb      	ldr	r3, [r7, #28]
 800798e:	4413      	add	r3, r2
 8007990:	699a      	ldr	r2, [r3, #24]
 8007992:	69bb      	ldr	r3, [r7, #24]
 8007994:	4915      	ldr	r1, [pc, #84]	; (80079ec <vTaskGetRunTimeStats+0x100>)
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f001 f922 	bl	8008be0 <siprintf>
 800799c:	e00d      	b.n	80079ba <vTaskGetRunTimeStats+0xce>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter );
 800799e:	693a      	ldr	r2, [r7, #16]
 80079a0:	4613      	mov	r3, r2
 80079a2:	00db      	lsls	r3, r3, #3
 80079a4:	4413      	add	r3, r2
 80079a6:	009b      	lsls	r3, r3, #2
 80079a8:	461a      	mov	r2, r3
 80079aa:	69fb      	ldr	r3, [r7, #28]
 80079ac:	4413      	add	r3, r2
 80079ae:	699b      	ldr	r3, [r3, #24]
 80079b0:	461a      	mov	r2, r3
 80079b2:	490f      	ldr	r1, [pc, #60]	; (80079f0 <vTaskGetRunTimeStats+0x104>)
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f001 f913 	bl	8008be0 <siprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer );
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f7f8 fc38 	bl	8000230 <strlen>
 80079c0:	4602      	mov	r2, r0
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	4413      	add	r3, r2
 80079c6:	607b      	str	r3, [r7, #4]
				for( x = 0; x < uxArraySize; x++ )
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	3301      	adds	r3, #1
 80079cc:	613b      	str	r3, [r7, #16]
 80079ce:	693a      	ldr	r2, [r7, #16]
 80079d0:	697b      	ldr	r3, [r7, #20]
 80079d2:	429a      	cmp	r2, r3
 80079d4:	d3b6      	bcc.n	8007944 <vTaskGetRunTimeStats+0x58>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 80079d6:	69f8      	ldr	r0, [r7, #28]
 80079d8:	f000 fada 	bl	8007f90 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80079dc:	bf00      	nop
 80079de:	3720      	adds	r7, #32
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bd80      	pop	{r7, pc}
 80079e4:	20000568 	.word	0x20000568
 80079e8:	51eb851f 	.word	0x51eb851f
 80079ec:	08009f2c 	.word	0x08009f2c
 80079f0:	08009f38 	.word	0x08009f38

080079f4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b084      	sub	sp, #16
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
 80079fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80079fe:	4b29      	ldr	r3, [pc, #164]	; (8007aa4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a04:	4b28      	ldr	r3, [pc, #160]	; (8007aa8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	3304      	adds	r3, #4
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f7fe fff0 	bl	80069f0 <uxListRemove>
 8007a10:	4603      	mov	r3, r0
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d10b      	bne.n	8007a2e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8007a16:	4b24      	ldr	r3, [pc, #144]	; (8007aa8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a1c:	2201      	movs	r2, #1
 8007a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8007a22:	43da      	mvns	r2, r3
 8007a24:	4b21      	ldr	r3, [pc, #132]	; (8007aac <prvAddCurrentTaskToDelayedList+0xb8>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4013      	ands	r3, r2
 8007a2a:	4a20      	ldr	r2, [pc, #128]	; (8007aac <prvAddCurrentTaskToDelayedList+0xb8>)
 8007a2c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a34:	d10a      	bne.n	8007a4c <prvAddCurrentTaskToDelayedList+0x58>
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d007      	beq.n	8007a4c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a3c:	4b1a      	ldr	r3, [pc, #104]	; (8007aa8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	3304      	adds	r3, #4
 8007a42:	4619      	mov	r1, r3
 8007a44:	481a      	ldr	r0, [pc, #104]	; (8007ab0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007a46:	f7fe ff78 	bl	800693a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007a4a:	e026      	b.n	8007a9a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007a4c:	68fa      	ldr	r2, [r7, #12]
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	4413      	add	r3, r2
 8007a52:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007a54:	4b14      	ldr	r3, [pc, #80]	; (8007aa8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	68ba      	ldr	r2, [r7, #8]
 8007a5a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007a5c:	68ba      	ldr	r2, [r7, #8]
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	429a      	cmp	r2, r3
 8007a62:	d209      	bcs.n	8007a78 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a64:	4b13      	ldr	r3, [pc, #76]	; (8007ab4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007a66:	681a      	ldr	r2, [r3, #0]
 8007a68:	4b0f      	ldr	r3, [pc, #60]	; (8007aa8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	3304      	adds	r3, #4
 8007a6e:	4619      	mov	r1, r3
 8007a70:	4610      	mov	r0, r2
 8007a72:	f7fe ff85 	bl	8006980 <vListInsert>
}
 8007a76:	e010      	b.n	8007a9a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a78:	4b0f      	ldr	r3, [pc, #60]	; (8007ab8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007a7a:	681a      	ldr	r2, [r3, #0]
 8007a7c:	4b0a      	ldr	r3, [pc, #40]	; (8007aa8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	3304      	adds	r3, #4
 8007a82:	4619      	mov	r1, r3
 8007a84:	4610      	mov	r0, r2
 8007a86:	f7fe ff7b 	bl	8006980 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007a8a:	4b0c      	ldr	r3, [pc, #48]	; (8007abc <prvAddCurrentTaskToDelayedList+0xc8>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	68ba      	ldr	r2, [r7, #8]
 8007a90:	429a      	cmp	r2, r3
 8007a92:	d202      	bcs.n	8007a9a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007a94:	4a09      	ldr	r2, [pc, #36]	; (8007abc <prvAddCurrentTaskToDelayedList+0xc8>)
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	6013      	str	r3, [r2, #0]
}
 8007a9a:	bf00      	nop
 8007a9c:	3710      	adds	r7, #16
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}
 8007aa2:	bf00      	nop
 8007aa4:	2000056c 	.word	0x2000056c
 8007aa8:	20000468 	.word	0x20000468
 8007aac:	20000570 	.word	0x20000570
 8007ab0:	20000554 	.word	0x20000554
 8007ab4:	20000524 	.word	0x20000524
 8007ab8:	20000520 	.word	0x20000520
 8007abc:	20000588 	.word	0x20000588

08007ac0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	b085      	sub	sp, #20
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	60f8      	str	r0, [r7, #12]
 8007ac8:	60b9      	str	r1, [r7, #8]
 8007aca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	3b04      	subs	r3, #4
 8007ad0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007ad8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	3b04      	subs	r3, #4
 8007ade:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	f023 0201 	bic.w	r2, r3, #1
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	3b04      	subs	r3, #4
 8007aee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007af0:	4a08      	ldr	r2, [pc, #32]	; (8007b14 <pxPortInitialiseStack+0x54>)
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	3b14      	subs	r3, #20
 8007afa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007afc:	687a      	ldr	r2, [r7, #4]
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	3b20      	subs	r3, #32
 8007b06:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007b08:	68fb      	ldr	r3, [r7, #12]
}
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	3714      	adds	r7, #20
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bc80      	pop	{r7}
 8007b12:	4770      	bx	lr
 8007b14:	08007b19 	.word	0x08007b19

08007b18 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b085      	sub	sp, #20
 8007b1c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007b22:	4b10      	ldr	r3, [pc, #64]	; (8007b64 <prvTaskExitError+0x4c>)
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b2a:	d009      	beq.n	8007b40 <prvTaskExitError+0x28>
 8007b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b30:	f383 8811 	msr	BASEPRI, r3
 8007b34:	f3bf 8f6f 	isb	sy
 8007b38:	f3bf 8f4f 	dsb	sy
 8007b3c:	60fb      	str	r3, [r7, #12]
 8007b3e:	e7fe      	b.n	8007b3e <prvTaskExitError+0x26>
 8007b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b44:	f383 8811 	msr	BASEPRI, r3
 8007b48:	f3bf 8f6f 	isb	sy
 8007b4c:	f3bf 8f4f 	dsb	sy
 8007b50:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007b52:	bf00      	nop
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d0fc      	beq.n	8007b54 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007b5a:	bf00      	nop
 8007b5c:	3714      	adds	r7, #20
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bc80      	pop	{r7}
 8007b62:	4770      	bx	lr
 8007b64:	200000e0 	.word	0x200000e0
	...

08007b70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007b70:	4b07      	ldr	r3, [pc, #28]	; (8007b90 <pxCurrentTCBConst2>)
 8007b72:	6819      	ldr	r1, [r3, #0]
 8007b74:	6808      	ldr	r0, [r1, #0]
 8007b76:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007b7a:	f380 8809 	msr	PSP, r0
 8007b7e:	f3bf 8f6f 	isb	sy
 8007b82:	f04f 0000 	mov.w	r0, #0
 8007b86:	f380 8811 	msr	BASEPRI, r0
 8007b8a:	f04e 0e0d 	orr.w	lr, lr, #13
 8007b8e:	4770      	bx	lr

08007b90 <pxCurrentTCBConst2>:
 8007b90:	20000468 	.word	0x20000468
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007b94:	bf00      	nop
 8007b96:	bf00      	nop

08007b98 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007b98:	4806      	ldr	r0, [pc, #24]	; (8007bb4 <prvPortStartFirstTask+0x1c>)
 8007b9a:	6800      	ldr	r0, [r0, #0]
 8007b9c:	6800      	ldr	r0, [r0, #0]
 8007b9e:	f380 8808 	msr	MSP, r0
 8007ba2:	b662      	cpsie	i
 8007ba4:	b661      	cpsie	f
 8007ba6:	f3bf 8f4f 	dsb	sy
 8007baa:	f3bf 8f6f 	isb	sy
 8007bae:	df00      	svc	0
 8007bb0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007bb2:	bf00      	nop
 8007bb4:	e000ed08 	.word	0xe000ed08

08007bb8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b084      	sub	sp, #16
 8007bbc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007bbe:	4b31      	ldr	r3, [pc, #196]	; (8007c84 <xPortStartScheduler+0xcc>)
 8007bc0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	781b      	ldrb	r3, [r3, #0]
 8007bc6:	b2db      	uxtb	r3, r3
 8007bc8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	22ff      	movs	r2, #255	; 0xff
 8007bce:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	781b      	ldrb	r3, [r3, #0]
 8007bd4:	b2db      	uxtb	r3, r3
 8007bd6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007bd8:	78fb      	ldrb	r3, [r7, #3]
 8007bda:	b2db      	uxtb	r3, r3
 8007bdc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007be0:	b2da      	uxtb	r2, r3
 8007be2:	4b29      	ldr	r3, [pc, #164]	; (8007c88 <xPortStartScheduler+0xd0>)
 8007be4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007be6:	4b29      	ldr	r3, [pc, #164]	; (8007c8c <xPortStartScheduler+0xd4>)
 8007be8:	2207      	movs	r2, #7
 8007bea:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007bec:	e009      	b.n	8007c02 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007bee:	4b27      	ldr	r3, [pc, #156]	; (8007c8c <xPortStartScheduler+0xd4>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	3b01      	subs	r3, #1
 8007bf4:	4a25      	ldr	r2, [pc, #148]	; (8007c8c <xPortStartScheduler+0xd4>)
 8007bf6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007bf8:	78fb      	ldrb	r3, [r7, #3]
 8007bfa:	b2db      	uxtb	r3, r3
 8007bfc:	005b      	lsls	r3, r3, #1
 8007bfe:	b2db      	uxtb	r3, r3
 8007c00:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007c02:	78fb      	ldrb	r3, [r7, #3]
 8007c04:	b2db      	uxtb	r3, r3
 8007c06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c0a:	2b80      	cmp	r3, #128	; 0x80
 8007c0c:	d0ef      	beq.n	8007bee <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007c0e:	4b1f      	ldr	r3, [pc, #124]	; (8007c8c <xPortStartScheduler+0xd4>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f1c3 0307 	rsb	r3, r3, #7
 8007c16:	2b04      	cmp	r3, #4
 8007c18:	d009      	beq.n	8007c2e <xPortStartScheduler+0x76>
 8007c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c1e:	f383 8811 	msr	BASEPRI, r3
 8007c22:	f3bf 8f6f 	isb	sy
 8007c26:	f3bf 8f4f 	dsb	sy
 8007c2a:	60bb      	str	r3, [r7, #8]
 8007c2c:	e7fe      	b.n	8007c2c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007c2e:	4b17      	ldr	r3, [pc, #92]	; (8007c8c <xPortStartScheduler+0xd4>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	021b      	lsls	r3, r3, #8
 8007c34:	4a15      	ldr	r2, [pc, #84]	; (8007c8c <xPortStartScheduler+0xd4>)
 8007c36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007c38:	4b14      	ldr	r3, [pc, #80]	; (8007c8c <xPortStartScheduler+0xd4>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007c40:	4a12      	ldr	r2, [pc, #72]	; (8007c8c <xPortStartScheduler+0xd4>)
 8007c42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	b2da      	uxtb	r2, r3
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007c4c:	4b10      	ldr	r3, [pc, #64]	; (8007c90 <xPortStartScheduler+0xd8>)
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	4a0f      	ldr	r2, [pc, #60]	; (8007c90 <xPortStartScheduler+0xd8>)
 8007c52:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007c56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007c58:	4b0d      	ldr	r3, [pc, #52]	; (8007c90 <xPortStartScheduler+0xd8>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a0c      	ldr	r2, [pc, #48]	; (8007c90 <xPortStartScheduler+0xd8>)
 8007c5e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007c62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007c64:	f000 f8b0 	bl	8007dc8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007c68:	4b0a      	ldr	r3, [pc, #40]	; (8007c94 <xPortStartScheduler+0xdc>)
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007c6e:	f7ff ff93 	bl	8007b98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007c72:	f7ff fb5d 	bl	8007330 <vTaskSwitchContext>
	prvTaskExitError();
 8007c76:	f7ff ff4f 	bl	8007b18 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007c7a:	2300      	movs	r3, #0
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3710      	adds	r7, #16
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}
 8007c84:	e000e400 	.word	0xe000e400
 8007c88:	2000059c 	.word	0x2000059c
 8007c8c:	200005a0 	.word	0x200005a0
 8007c90:	e000ed20 	.word	0xe000ed20
 8007c94:	200000e0 	.word	0x200000e0

08007c98 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b083      	sub	sp, #12
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ca2:	f383 8811 	msr	BASEPRI, r3
 8007ca6:	f3bf 8f6f 	isb	sy
 8007caa:	f3bf 8f4f 	dsb	sy
 8007cae:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007cb0:	4b0e      	ldr	r3, [pc, #56]	; (8007cec <vPortEnterCritical+0x54>)
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	3301      	adds	r3, #1
 8007cb6:	4a0d      	ldr	r2, [pc, #52]	; (8007cec <vPortEnterCritical+0x54>)
 8007cb8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007cba:	4b0c      	ldr	r3, [pc, #48]	; (8007cec <vPortEnterCritical+0x54>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	2b01      	cmp	r3, #1
 8007cc0:	d10e      	bne.n	8007ce0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007cc2:	4b0b      	ldr	r3, [pc, #44]	; (8007cf0 <vPortEnterCritical+0x58>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	b2db      	uxtb	r3, r3
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d009      	beq.n	8007ce0 <vPortEnterCritical+0x48>
 8007ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cd0:	f383 8811 	msr	BASEPRI, r3
 8007cd4:	f3bf 8f6f 	isb	sy
 8007cd8:	f3bf 8f4f 	dsb	sy
 8007cdc:	603b      	str	r3, [r7, #0]
 8007cde:	e7fe      	b.n	8007cde <vPortEnterCritical+0x46>
	}
}
 8007ce0:	bf00      	nop
 8007ce2:	370c      	adds	r7, #12
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bc80      	pop	{r7}
 8007ce8:	4770      	bx	lr
 8007cea:	bf00      	nop
 8007cec:	200000e0 	.word	0x200000e0
 8007cf0:	e000ed04 	.word	0xe000ed04

08007cf4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b083      	sub	sp, #12
 8007cf8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007cfa:	4b10      	ldr	r3, [pc, #64]	; (8007d3c <vPortExitCritical+0x48>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d109      	bne.n	8007d16 <vPortExitCritical+0x22>
 8007d02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d06:	f383 8811 	msr	BASEPRI, r3
 8007d0a:	f3bf 8f6f 	isb	sy
 8007d0e:	f3bf 8f4f 	dsb	sy
 8007d12:	607b      	str	r3, [r7, #4]
 8007d14:	e7fe      	b.n	8007d14 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8007d16:	4b09      	ldr	r3, [pc, #36]	; (8007d3c <vPortExitCritical+0x48>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	3b01      	subs	r3, #1
 8007d1c:	4a07      	ldr	r2, [pc, #28]	; (8007d3c <vPortExitCritical+0x48>)
 8007d1e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007d20:	4b06      	ldr	r3, [pc, #24]	; (8007d3c <vPortExitCritical+0x48>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d104      	bne.n	8007d32 <vPortExitCritical+0x3e>
 8007d28:	2300      	movs	r3, #0
 8007d2a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8007d32:	bf00      	nop
 8007d34:	370c      	adds	r7, #12
 8007d36:	46bd      	mov	sp, r7
 8007d38:	bc80      	pop	{r7}
 8007d3a:	4770      	bx	lr
 8007d3c:	200000e0 	.word	0x200000e0

08007d40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007d40:	f3ef 8009 	mrs	r0, PSP
 8007d44:	f3bf 8f6f 	isb	sy
 8007d48:	4b0d      	ldr	r3, [pc, #52]	; (8007d80 <pxCurrentTCBConst>)
 8007d4a:	681a      	ldr	r2, [r3, #0]
 8007d4c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007d50:	6010      	str	r0, [r2, #0]
 8007d52:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007d56:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007d5a:	f380 8811 	msr	BASEPRI, r0
 8007d5e:	f7ff fae7 	bl	8007330 <vTaskSwitchContext>
 8007d62:	f04f 0000 	mov.w	r0, #0
 8007d66:	f380 8811 	msr	BASEPRI, r0
 8007d6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007d6e:	6819      	ldr	r1, [r3, #0]
 8007d70:	6808      	ldr	r0, [r1, #0]
 8007d72:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007d76:	f380 8809 	msr	PSP, r0
 8007d7a:	f3bf 8f6f 	isb	sy
 8007d7e:	4770      	bx	lr

08007d80 <pxCurrentTCBConst>:
 8007d80:	20000468 	.word	0x20000468
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007d84:	bf00      	nop
 8007d86:	bf00      	nop

08007d88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b082      	sub	sp, #8
 8007d8c:	af00      	add	r7, sp, #0
	__asm volatile
 8007d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d92:	f383 8811 	msr	BASEPRI, r3
 8007d96:	f3bf 8f6f 	isb	sy
 8007d9a:	f3bf 8f4f 	dsb	sy
 8007d9e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007da0:	f7ff fa0a 	bl	80071b8 <xTaskIncrementTick>
 8007da4:	4603      	mov	r3, r0
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d003      	beq.n	8007db2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007daa:	4b06      	ldr	r3, [pc, #24]	; (8007dc4 <SysTick_Handler+0x3c>)
 8007dac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007db0:	601a      	str	r2, [r3, #0]
 8007db2:	2300      	movs	r3, #0
 8007db4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8007dbc:	bf00      	nop
 8007dbe:	3708      	adds	r7, #8
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}
 8007dc4:	e000ed04 	.word	0xe000ed04

08007dc8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007dc8:	b480      	push	{r7}
 8007dca:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007dcc:	4b0a      	ldr	r3, [pc, #40]	; (8007df8 <vPortSetupTimerInterrupt+0x30>)
 8007dce:	2200      	movs	r2, #0
 8007dd0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007dd2:	4b0a      	ldr	r3, [pc, #40]	; (8007dfc <vPortSetupTimerInterrupt+0x34>)
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007dd8:	4b09      	ldr	r3, [pc, #36]	; (8007e00 <vPortSetupTimerInterrupt+0x38>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	4a09      	ldr	r2, [pc, #36]	; (8007e04 <vPortSetupTimerInterrupt+0x3c>)
 8007dde:	fba2 2303 	umull	r2, r3, r2, r3
 8007de2:	099b      	lsrs	r3, r3, #6
 8007de4:	4a08      	ldr	r2, [pc, #32]	; (8007e08 <vPortSetupTimerInterrupt+0x40>)
 8007de6:	3b01      	subs	r3, #1
 8007de8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007dea:	4b03      	ldr	r3, [pc, #12]	; (8007df8 <vPortSetupTimerInterrupt+0x30>)
 8007dec:	2207      	movs	r2, #7
 8007dee:	601a      	str	r2, [r3, #0]
}
 8007df0:	bf00      	nop
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bc80      	pop	{r7}
 8007df6:	4770      	bx	lr
 8007df8:	e000e010 	.word	0xe000e010
 8007dfc:	e000e018 	.word	0xe000e018
 8007e00:	20000000 	.word	0x20000000
 8007e04:	10624dd3 	.word	0x10624dd3
 8007e08:	e000e014 	.word	0xe000e014

08007e0c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b08a      	sub	sp, #40	; 0x28
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007e14:	2300      	movs	r3, #0
 8007e16:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007e18:	f7ff f894 	bl	8006f44 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007e1c:	4b57      	ldr	r3, [pc, #348]	; (8007f7c <pvPortMalloc+0x170>)
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d101      	bne.n	8007e28 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007e24:	f000 f90c 	bl	8008040 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007e28:	4b55      	ldr	r3, [pc, #340]	; (8007f80 <pvPortMalloc+0x174>)
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	4013      	ands	r3, r2
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	f040 808c 	bne.w	8007f4e <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d01c      	beq.n	8007e76 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8007e3c:	2208      	movs	r2, #8
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	4413      	add	r3, r2
 8007e42:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f003 0307 	and.w	r3, r3, #7
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d013      	beq.n	8007e76 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f023 0307 	bic.w	r3, r3, #7
 8007e54:	3308      	adds	r3, #8
 8007e56:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f003 0307 	and.w	r3, r3, #7
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d009      	beq.n	8007e76 <pvPortMalloc+0x6a>
	__asm volatile
 8007e62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e66:	f383 8811 	msr	BASEPRI, r3
 8007e6a:	f3bf 8f6f 	isb	sy
 8007e6e:	f3bf 8f4f 	dsb	sy
 8007e72:	617b      	str	r3, [r7, #20]
 8007e74:	e7fe      	b.n	8007e74 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d068      	beq.n	8007f4e <pvPortMalloc+0x142>
 8007e7c:	4b41      	ldr	r3, [pc, #260]	; (8007f84 <pvPortMalloc+0x178>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	687a      	ldr	r2, [r7, #4]
 8007e82:	429a      	cmp	r2, r3
 8007e84:	d863      	bhi.n	8007f4e <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007e86:	4b40      	ldr	r3, [pc, #256]	; (8007f88 <pvPortMalloc+0x17c>)
 8007e88:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007e8a:	4b3f      	ldr	r3, [pc, #252]	; (8007f88 <pvPortMalloc+0x17c>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007e90:	e004      	b.n	8007e9c <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8007e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e94:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e9e:	685b      	ldr	r3, [r3, #4]
 8007ea0:	687a      	ldr	r2, [r7, #4]
 8007ea2:	429a      	cmp	r2, r3
 8007ea4:	d903      	bls.n	8007eae <pvPortMalloc+0xa2>
 8007ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d1f1      	bne.n	8007e92 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007eae:	4b33      	ldr	r3, [pc, #204]	; (8007f7c <pvPortMalloc+0x170>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007eb4:	429a      	cmp	r2, r3
 8007eb6:	d04a      	beq.n	8007f4e <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007eb8:	6a3b      	ldr	r3, [r7, #32]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	2208      	movs	r2, #8
 8007ebe:	4413      	add	r3, r2
 8007ec0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ec4:	681a      	ldr	r2, [r3, #0]
 8007ec6:	6a3b      	ldr	r3, [r7, #32]
 8007ec8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ecc:	685a      	ldr	r2, [r3, #4]
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	1ad2      	subs	r2, r2, r3
 8007ed2:	2308      	movs	r3, #8
 8007ed4:	005b      	lsls	r3, r3, #1
 8007ed6:	429a      	cmp	r2, r3
 8007ed8:	d91e      	bls.n	8007f18 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007eda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	4413      	add	r3, r2
 8007ee0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ee2:	69bb      	ldr	r3, [r7, #24]
 8007ee4:	f003 0307 	and.w	r3, r3, #7
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d009      	beq.n	8007f00 <pvPortMalloc+0xf4>
 8007eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ef0:	f383 8811 	msr	BASEPRI, r3
 8007ef4:	f3bf 8f6f 	isb	sy
 8007ef8:	f3bf 8f4f 	dsb	sy
 8007efc:	613b      	str	r3, [r7, #16]
 8007efe:	e7fe      	b.n	8007efe <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f02:	685a      	ldr	r2, [r3, #4]
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	1ad2      	subs	r2, r2, r3
 8007f08:	69bb      	ldr	r3, [r7, #24]
 8007f0a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f0e:	687a      	ldr	r2, [r7, #4]
 8007f10:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007f12:	69b8      	ldr	r0, [r7, #24]
 8007f14:	f000 f8f6 	bl	8008104 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007f18:	4b1a      	ldr	r3, [pc, #104]	; (8007f84 <pvPortMalloc+0x178>)
 8007f1a:	681a      	ldr	r2, [r3, #0]
 8007f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f1e:	685b      	ldr	r3, [r3, #4]
 8007f20:	1ad3      	subs	r3, r2, r3
 8007f22:	4a18      	ldr	r2, [pc, #96]	; (8007f84 <pvPortMalloc+0x178>)
 8007f24:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007f26:	4b17      	ldr	r3, [pc, #92]	; (8007f84 <pvPortMalloc+0x178>)
 8007f28:	681a      	ldr	r2, [r3, #0]
 8007f2a:	4b18      	ldr	r3, [pc, #96]	; (8007f8c <pvPortMalloc+0x180>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	429a      	cmp	r2, r3
 8007f30:	d203      	bcs.n	8007f3a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007f32:	4b14      	ldr	r3, [pc, #80]	; (8007f84 <pvPortMalloc+0x178>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a15      	ldr	r2, [pc, #84]	; (8007f8c <pvPortMalloc+0x180>)
 8007f38:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f3c:	685a      	ldr	r2, [r3, #4]
 8007f3e:	4b10      	ldr	r3, [pc, #64]	; (8007f80 <pvPortMalloc+0x174>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	431a      	orrs	r2, r3
 8007f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f46:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007f4e:	f7ff f807 	bl	8006f60 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007f52:	69fb      	ldr	r3, [r7, #28]
 8007f54:	f003 0307 	and.w	r3, r3, #7
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d009      	beq.n	8007f70 <pvPortMalloc+0x164>
 8007f5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f60:	f383 8811 	msr	BASEPRI, r3
 8007f64:	f3bf 8f6f 	isb	sy
 8007f68:	f3bf 8f4f 	dsb	sy
 8007f6c:	60fb      	str	r3, [r7, #12]
 8007f6e:	e7fe      	b.n	8007f6e <pvPortMalloc+0x162>
	return pvReturn;
 8007f70:	69fb      	ldr	r3, [r7, #28]
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3728      	adds	r7, #40	; 0x28
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}
 8007f7a:	bf00      	nop
 8007f7c:	2000278c 	.word	0x2000278c
 8007f80:	20002798 	.word	0x20002798
 8007f84:	20002790 	.word	0x20002790
 8007f88:	20002784 	.word	0x20002784
 8007f8c:	20002794 	.word	0x20002794

08007f90 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b086      	sub	sp, #24
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d046      	beq.n	8008030 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007fa2:	2308      	movs	r3, #8
 8007fa4:	425b      	negs	r3, r3
 8007fa6:	697a      	ldr	r2, [r7, #20]
 8007fa8:	4413      	add	r3, r2
 8007faa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007fb0:	693b      	ldr	r3, [r7, #16]
 8007fb2:	685a      	ldr	r2, [r3, #4]
 8007fb4:	4b20      	ldr	r3, [pc, #128]	; (8008038 <vPortFree+0xa8>)
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4013      	ands	r3, r2
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d109      	bne.n	8007fd2 <vPortFree+0x42>
 8007fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fc2:	f383 8811 	msr	BASEPRI, r3
 8007fc6:	f3bf 8f6f 	isb	sy
 8007fca:	f3bf 8f4f 	dsb	sy
 8007fce:	60fb      	str	r3, [r7, #12]
 8007fd0:	e7fe      	b.n	8007fd0 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007fd2:	693b      	ldr	r3, [r7, #16]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d009      	beq.n	8007fee <vPortFree+0x5e>
 8007fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fde:	f383 8811 	msr	BASEPRI, r3
 8007fe2:	f3bf 8f6f 	isb	sy
 8007fe6:	f3bf 8f4f 	dsb	sy
 8007fea:	60bb      	str	r3, [r7, #8]
 8007fec:	e7fe      	b.n	8007fec <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007fee:	693b      	ldr	r3, [r7, #16]
 8007ff0:	685a      	ldr	r2, [r3, #4]
 8007ff2:	4b11      	ldr	r3, [pc, #68]	; (8008038 <vPortFree+0xa8>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	4013      	ands	r3, r2
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d019      	beq.n	8008030 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007ffc:	693b      	ldr	r3, [r7, #16]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d115      	bne.n	8008030 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008004:	693b      	ldr	r3, [r7, #16]
 8008006:	685a      	ldr	r2, [r3, #4]
 8008008:	4b0b      	ldr	r3, [pc, #44]	; (8008038 <vPortFree+0xa8>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	43db      	mvns	r3, r3
 800800e:	401a      	ands	r2, r3
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008014:	f7fe ff96 	bl	8006f44 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008018:	693b      	ldr	r3, [r7, #16]
 800801a:	685a      	ldr	r2, [r3, #4]
 800801c:	4b07      	ldr	r3, [pc, #28]	; (800803c <vPortFree+0xac>)
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4413      	add	r3, r2
 8008022:	4a06      	ldr	r2, [pc, #24]	; (800803c <vPortFree+0xac>)
 8008024:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008026:	6938      	ldr	r0, [r7, #16]
 8008028:	f000 f86c 	bl	8008104 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800802c:	f7fe ff98 	bl	8006f60 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008030:	bf00      	nop
 8008032:	3718      	adds	r7, #24
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}
 8008038:	20002798 	.word	0x20002798
 800803c:	20002790 	.word	0x20002790

08008040 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008040:	b480      	push	{r7}
 8008042:	b085      	sub	sp, #20
 8008044:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008046:	f242 13e0 	movw	r3, #8672	; 0x21e0
 800804a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800804c:	4b27      	ldr	r3, [pc, #156]	; (80080ec <prvHeapInit+0xac>)
 800804e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	f003 0307 	and.w	r3, r3, #7
 8008056:	2b00      	cmp	r3, #0
 8008058:	d00c      	beq.n	8008074 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	3307      	adds	r3, #7
 800805e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	f023 0307 	bic.w	r3, r3, #7
 8008066:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008068:	68ba      	ldr	r2, [r7, #8]
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	1ad3      	subs	r3, r2, r3
 800806e:	4a1f      	ldr	r2, [pc, #124]	; (80080ec <prvHeapInit+0xac>)
 8008070:	4413      	add	r3, r2
 8008072:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008078:	4a1d      	ldr	r2, [pc, #116]	; (80080f0 <prvHeapInit+0xb0>)
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800807e:	4b1c      	ldr	r3, [pc, #112]	; (80080f0 <prvHeapInit+0xb0>)
 8008080:	2200      	movs	r2, #0
 8008082:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	68ba      	ldr	r2, [r7, #8]
 8008088:	4413      	add	r3, r2
 800808a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800808c:	2208      	movs	r2, #8
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	1a9b      	subs	r3, r3, r2
 8008092:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	f023 0307 	bic.w	r3, r3, #7
 800809a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	4a15      	ldr	r2, [pc, #84]	; (80080f4 <prvHeapInit+0xb4>)
 80080a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80080a2:	4b14      	ldr	r3, [pc, #80]	; (80080f4 <prvHeapInit+0xb4>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	2200      	movs	r2, #0
 80080a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80080aa:	4b12      	ldr	r3, [pc, #72]	; (80080f4 <prvHeapInit+0xb4>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	2200      	movs	r2, #0
 80080b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	68fa      	ldr	r2, [r7, #12]
 80080ba:	1ad2      	subs	r2, r2, r3
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80080c0:	4b0c      	ldr	r3, [pc, #48]	; (80080f4 <prvHeapInit+0xb4>)
 80080c2:	681a      	ldr	r2, [r3, #0]
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	685b      	ldr	r3, [r3, #4]
 80080cc:	4a0a      	ldr	r2, [pc, #40]	; (80080f8 <prvHeapInit+0xb8>)
 80080ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	685b      	ldr	r3, [r3, #4]
 80080d4:	4a09      	ldr	r2, [pc, #36]	; (80080fc <prvHeapInit+0xbc>)
 80080d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80080d8:	4b09      	ldr	r3, [pc, #36]	; (8008100 <prvHeapInit+0xc0>)
 80080da:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80080de:	601a      	str	r2, [r3, #0]
}
 80080e0:	bf00      	nop
 80080e2:	3714      	adds	r7, #20
 80080e4:	46bd      	mov	sp, r7
 80080e6:	bc80      	pop	{r7}
 80080e8:	4770      	bx	lr
 80080ea:	bf00      	nop
 80080ec:	200005a4 	.word	0x200005a4
 80080f0:	20002784 	.word	0x20002784
 80080f4:	2000278c 	.word	0x2000278c
 80080f8:	20002794 	.word	0x20002794
 80080fc:	20002790 	.word	0x20002790
 8008100:	20002798 	.word	0x20002798

08008104 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008104:	b480      	push	{r7}
 8008106:	b085      	sub	sp, #20
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800810c:	4b27      	ldr	r3, [pc, #156]	; (80081ac <prvInsertBlockIntoFreeList+0xa8>)
 800810e:	60fb      	str	r3, [r7, #12]
 8008110:	e002      	b.n	8008118 <prvInsertBlockIntoFreeList+0x14>
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	60fb      	str	r3, [r7, #12]
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	687a      	ldr	r2, [r7, #4]
 800811e:	429a      	cmp	r2, r3
 8008120:	d8f7      	bhi.n	8008112 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	68ba      	ldr	r2, [r7, #8]
 800812c:	4413      	add	r3, r2
 800812e:	687a      	ldr	r2, [r7, #4]
 8008130:	429a      	cmp	r2, r3
 8008132:	d108      	bne.n	8008146 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	685a      	ldr	r2, [r3, #4]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	685b      	ldr	r3, [r3, #4]
 800813c:	441a      	add	r2, r3
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	685b      	ldr	r3, [r3, #4]
 800814e:	68ba      	ldr	r2, [r7, #8]
 8008150:	441a      	add	r2, r3
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	429a      	cmp	r2, r3
 8008158:	d118      	bne.n	800818c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681a      	ldr	r2, [r3, #0]
 800815e:	4b14      	ldr	r3, [pc, #80]	; (80081b0 <prvInsertBlockIntoFreeList+0xac>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	429a      	cmp	r2, r3
 8008164:	d00d      	beq.n	8008182 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	685a      	ldr	r2, [r3, #4]
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	685b      	ldr	r3, [r3, #4]
 8008170:	441a      	add	r2, r3
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	681a      	ldr	r2, [r3, #0]
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	601a      	str	r2, [r3, #0]
 8008180:	e008      	b.n	8008194 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008182:	4b0b      	ldr	r3, [pc, #44]	; (80081b0 <prvInsertBlockIntoFreeList+0xac>)
 8008184:	681a      	ldr	r2, [r3, #0]
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	601a      	str	r2, [r3, #0]
 800818a:	e003      	b.n	8008194 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681a      	ldr	r2, [r3, #0]
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008194:	68fa      	ldr	r2, [r7, #12]
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	429a      	cmp	r2, r3
 800819a:	d002      	beq.n	80081a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	687a      	ldr	r2, [r7, #4]
 80081a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80081a2:	bf00      	nop
 80081a4:	3714      	adds	r7, #20
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bc80      	pop	{r7}
 80081aa:	4770      	bx	lr
 80081ac:	20002784 	.word	0x20002784
 80081b0:	2000278c 	.word	0x2000278c

080081b4 <SPI1_IRQHandler>:
#if SPI0_FUNC == ENABLE
	SPI_IntSerive(SCH_Spi1);
#endif
}
void SPI1_IRQHandler(void)
{
 80081b4:	b480      	push	{r7}
 80081b6:	af00      	add	r7, sp, #0
#if SPI1_FUNC == ENABLE
	SPI_IntSerive(SCH_Spi2);
#endif
}
 80081b8:	bf00      	nop
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bc80      	pop	{r7}
 80081be:	4770      	bx	lr

080081c0 <SPI_RW>:


SPI_HandleTypeDef *Spi_Arry[]={&hspi1,&hspi2,&hspi3};

SCH_U8 SPI_RW(Spi_T spi,SCH_U8 TxData)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b086      	sub	sp, #24
 80081c4:	af02      	add	r7, sp, #8
 80081c6:	4603      	mov	r3, r0
 80081c8:	460a      	mov	r2, r1
 80081ca:	71fb      	strb	r3, [r7, #7]
 80081cc:	4613      	mov	r3, r2
 80081ce:	71bb      	strb	r3, [r7, #6]
	SCH_U8 RxData;
	HAL_SPI_TransmitReceive(Spi_Arry[spi],&TxData,&RxData,1,HAL_MAX_DELAY);
 80081d0:	79fb      	ldrb	r3, [r7, #7]
 80081d2:	4a08      	ldr	r2, [pc, #32]	; (80081f4 <SPI_RW+0x34>)
 80081d4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80081d8:	f107 020f 	add.w	r2, r7, #15
 80081dc:	1db9      	adds	r1, r7, #6
 80081de:	f04f 33ff 	mov.w	r3, #4294967295
 80081e2:	9300      	str	r3, [sp, #0]
 80081e4:	2301      	movs	r3, #1
 80081e6:	f7fb f82e 	bl	8003246 <HAL_SPI_TransmitReceive>
	return RxData;
 80081ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3710      	adds	r7, #16
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}
 80081f4:	200000f0 	.word	0x200000f0

080081f8 <SPI_FLASH_ReadDeviceID>:

/*test spi demo 20200722 lhs*/
uint8_t SPI_FLASH_ReadDeviceID(void)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	af00      	add	r7, sp, #0
	
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_RESET);
 80081fc:	2200      	movs	r2, #0
 80081fe:	2110      	movs	r1, #16
 8008200:	4816      	ldr	r0, [pc, #88]	; (800825c <SPI_FLASH_ReadDeviceID+0x64>)
 8008202:	f7f9 faaf 	bl	8001764 <HAL_GPIO_WritePin>
	//HAL_SPI_Transmit(&hspi1,spi_tx_buff,4,HAL_MAX_DELAY);
	//HAL_SPI_Receive(&hspi1,spi_rx_buff,1,HAL_MAX_DELAY);	
	SPI_RW(SCH_Spi1,spi_tx_buff[0]);
 8008206:	4b16      	ldr	r3, [pc, #88]	; (8008260 <SPI_FLASH_ReadDeviceID+0x68>)
 8008208:	781b      	ldrb	r3, [r3, #0]
 800820a:	4619      	mov	r1, r3
 800820c:	2000      	movs	r0, #0
 800820e:	f7ff ffd7 	bl	80081c0 <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 8008212:	4b13      	ldr	r3, [pc, #76]	; (8008260 <SPI_FLASH_ReadDeviceID+0x68>)
 8008214:	785b      	ldrb	r3, [r3, #1]
 8008216:	4619      	mov	r1, r3
 8008218:	2000      	movs	r0, #0
 800821a:	f7ff ffd1 	bl	80081c0 <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 800821e:	4b10      	ldr	r3, [pc, #64]	; (8008260 <SPI_FLASH_ReadDeviceID+0x68>)
 8008220:	785b      	ldrb	r3, [r3, #1]
 8008222:	4619      	mov	r1, r3
 8008224:	2000      	movs	r0, #0
 8008226:	f7ff ffcb 	bl	80081c0 <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 800822a:	4b0d      	ldr	r3, [pc, #52]	; (8008260 <SPI_FLASH_ReadDeviceID+0x68>)
 800822c:	785b      	ldrb	r3, [r3, #1]
 800822e:	4619      	mov	r1, r3
 8008230:	2000      	movs	r0, #0
 8008232:	f7ff ffc5 	bl	80081c0 <SPI_RW>
	spi_rx_buff[0]=SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 8008236:	4b0a      	ldr	r3, [pc, #40]	; (8008260 <SPI_FLASH_ReadDeviceID+0x68>)
 8008238:	785b      	ldrb	r3, [r3, #1]
 800823a:	4619      	mov	r1, r3
 800823c:	2000      	movs	r0, #0
 800823e:	f7ff ffbf 	bl	80081c0 <SPI_RW>
 8008242:	4603      	mov	r3, r0
 8008244:	461a      	mov	r2, r3
 8008246:	4b07      	ldr	r3, [pc, #28]	; (8008264 <SPI_FLASH_ReadDeviceID+0x6c>)
 8008248:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 800824a:	2201      	movs	r2, #1
 800824c:	2110      	movs	r1, #16
 800824e:	4803      	ldr	r0, [pc, #12]	; (800825c <SPI_FLASH_ReadDeviceID+0x64>)
 8008250:	f7f9 fa88 	bl	8001764 <HAL_GPIO_WritePin>
	//printf("APP Begin -- DeviceId : %x \r\n", spi_rx_buff[0]);
	return(spi_rx_buff[0]);
 8008254:	4b03      	ldr	r3, [pc, #12]	; (8008264 <SPI_FLASH_ReadDeviceID+0x6c>)
 8008256:	781b      	ldrb	r3, [r3, #0]

}
 8008258:	4618      	mov	r0, r3
 800825a:	bd80      	pop	{r7, pc}
 800825c:	40010800 	.word	0x40010800
 8008260:	200000e4 	.word	0x200000e4
 8008264:	20002acc 	.word	0x20002acc

08008268 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800826c:	2200      	movs	r2, #0
 800826e:	4912      	ldr	r1, [pc, #72]	; (80082b8 <MX_USB_DEVICE_Init+0x50>)
 8008270:	4812      	ldr	r0, [pc, #72]	; (80082bc <MX_USB_DEVICE_Init+0x54>)
 8008272:	f7fd fa41 	bl	80056f8 <USBD_Init>
 8008276:	4603      	mov	r3, r0
 8008278:	2b00      	cmp	r3, #0
 800827a:	d001      	beq.n	8008280 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800827c:	f7f8 fbb0 	bl	80009e0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 8008280:	490f      	ldr	r1, [pc, #60]	; (80082c0 <MX_USB_DEVICE_Init+0x58>)
 8008282:	480e      	ldr	r0, [pc, #56]	; (80082bc <MX_USB_DEVICE_Init+0x54>)
 8008284:	f7fd fa63 	bl	800574e <USBD_RegisterClass>
 8008288:	4603      	mov	r3, r0
 800828a:	2b00      	cmp	r3, #0
 800828c:	d001      	beq.n	8008292 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800828e:	f7f8 fba7 	bl	80009e0 <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 8008292:	490c      	ldr	r1, [pc, #48]	; (80082c4 <MX_USB_DEVICE_Init+0x5c>)
 8008294:	4809      	ldr	r0, [pc, #36]	; (80082bc <MX_USB_DEVICE_Init+0x54>)
 8008296:	f7fd fa19 	bl	80056cc <USBD_CUSTOM_HID_RegisterInterface>
 800829a:	4603      	mov	r3, r0
 800829c:	2b00      	cmp	r3, #0
 800829e:	d001      	beq.n	80082a4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80082a0:	f7f8 fb9e 	bl	80009e0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80082a4:	4805      	ldr	r0, [pc, #20]	; (80082bc <MX_USB_DEVICE_Init+0x54>)
 80082a6:	f7fd fa6b 	bl	8005780 <USBD_Start>
 80082aa:	4603      	mov	r3, r0
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d001      	beq.n	80082b4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80082b0:	f7f8 fb96 	bl	80009e0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80082b4:	bf00      	nop
 80082b6:	bd80      	pop	{r7, pc}
 80082b8:	20000130 	.word	0x20000130
 80082bc:	20002ad8 	.word	0x20002ad8
 80082c0:	2000000c 	.word	0x2000000c
 80082c4:	20000120 	.word	0x20000120

080082c8 <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 80082c8:	b480      	push	{r7}
 80082ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80082cc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	46bd      	mov	sp, r7
 80082d2:	bc80      	pop	{r7}
 80082d4:	4770      	bx	lr

080082d6 <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 80082d6:	b480      	push	{r7}
 80082d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 80082da:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80082dc:	4618      	mov	r0, r3
 80082de:	46bd      	mov	sp, r7
 80082e0:	bc80      	pop	{r7}
 80082e2:	4770      	bx	lr

080082e4 <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t event_idx, uint8_t state)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b084      	sub	sp, #16
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	4603      	mov	r3, r0
 80082ec:	460a      	mov	r2, r1
 80082ee:	71fb      	strb	r3, [r7, #7]
 80082f0:	4613      	mov	r3, r2
 80082f2:	71bb      	strb	r3, [r7, #6]
    USB_Received_Count = USBD_GetRxCount( &hUsbDeviceFS,CUSTOM_HID_EPIN_ADDR  );
    printf("USB_Received_Count_in = %d \r\n",USB_Received_Count);
    */
    
  USBD_CUSTOM_HID_HandleTypeDef   *hhid;
  hhid = (USBD_CUSTOM_HID_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80082f4:	4b0f      	ldr	r3, [pc, #60]	; (8008334 <CUSTOM_HID_OutEvent_FS+0x50>)
 80082f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082fa:	60bb      	str	r3, [r7, #8]
    for(i=0;i<64;i++) 
 80082fc:	2300      	movs	r3, #0
 80082fe:	73fb      	strb	r3, [r7, #15]
 8008300:	e010      	b.n	8008324 <CUSTOM_HID_OutEvent_FS+0x40>
    {
        USB_Rx_Buf[i]=hhid->Report_buf[i];
 8008302:	7bfa      	ldrb	r2, [r7, #15]
 8008304:	7bfb      	ldrb	r3, [r7, #15]
 8008306:	68b9      	ldr	r1, [r7, #8]
 8008308:	5c89      	ldrb	r1, [r1, r2]
 800830a:	4a0b      	ldr	r2, [pc, #44]	; (8008338 <CUSTOM_HID_OutEvent_FS+0x54>)
 800830c:	54d1      	strb	r1, [r2, r3]
        printf("USB_Rx_Buf[%d] = 0x%x \r\n",i,USB_Rx_Buf[i]);
 800830e:	7bf9      	ldrb	r1, [r7, #15]
 8008310:	7bfb      	ldrb	r3, [r7, #15]
 8008312:	4a09      	ldr	r2, [pc, #36]	; (8008338 <CUSTOM_HID_OutEvent_FS+0x54>)
 8008314:	5cd3      	ldrb	r3, [r2, r3]
 8008316:	461a      	mov	r2, r3
 8008318:	4808      	ldr	r0, [pc, #32]	; (800833c <CUSTOM_HID_OutEvent_FS+0x58>)
 800831a:	f000 fbe5 	bl	8008ae8 <iprintf>
    for(i=0;i<64;i++) 
 800831e:	7bfb      	ldrb	r3, [r7, #15]
 8008320:	3301      	adds	r3, #1
 8008322:	73fb      	strb	r3, [r7, #15]
 8008324:	7bfb      	ldrb	r3, [r7, #15]
 8008326:	2b3f      	cmp	r3, #63	; 0x3f
 8008328:	d9eb      	bls.n	8008302 <CUSTOM_HID_OutEvent_FS+0x1e>
    } 
  return (USBD_OK);
 800832a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800832c:	4618      	mov	r0, r3
 800832e:	3710      	adds	r7, #16
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}
 8008334:	20002ad8 	.word	0x20002ad8
 8008338:	20002900 	.word	0x20002900
 800833c:	08009f44 	.word	0x08009f44

08008340 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008340:	b480      	push	{r7}
 8008342:	b083      	sub	sp, #12
 8008344:	af00      	add	r7, sp, #0
 8008346:	4603      	mov	r3, r0
 8008348:	6039      	str	r1, [r7, #0]
 800834a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	2212      	movs	r2, #18
 8008350:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008352:	4b03      	ldr	r3, [pc, #12]	; (8008360 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008354:	4618      	mov	r0, r3
 8008356:	370c      	adds	r7, #12
 8008358:	46bd      	mov	sp, r7
 800835a:	bc80      	pop	{r7}
 800835c:	4770      	bx	lr
 800835e:	bf00      	nop
 8008360:	2000014c 	.word	0x2000014c

08008364 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008364:	b480      	push	{r7}
 8008366:	b083      	sub	sp, #12
 8008368:	af00      	add	r7, sp, #0
 800836a:	4603      	mov	r3, r0
 800836c:	6039      	str	r1, [r7, #0]
 800836e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	2204      	movs	r2, #4
 8008374:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008376:	4b03      	ldr	r3, [pc, #12]	; (8008384 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008378:	4618      	mov	r0, r3
 800837a:	370c      	adds	r7, #12
 800837c:	46bd      	mov	sp, r7
 800837e:	bc80      	pop	{r7}
 8008380:	4770      	bx	lr
 8008382:	bf00      	nop
 8008384:	20000160 	.word	0x20000160

08008388 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b082      	sub	sp, #8
 800838c:	af00      	add	r7, sp, #0
 800838e:	4603      	mov	r3, r0
 8008390:	6039      	str	r1, [r7, #0]
 8008392:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008394:	79fb      	ldrb	r3, [r7, #7]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d105      	bne.n	80083a6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800839a:	683a      	ldr	r2, [r7, #0]
 800839c:	4907      	ldr	r1, [pc, #28]	; (80083bc <USBD_FS_ProductStrDescriptor+0x34>)
 800839e:	4808      	ldr	r0, [pc, #32]	; (80083c0 <USBD_FS_ProductStrDescriptor+0x38>)
 80083a0:	f7fe f959 	bl	8006656 <USBD_GetString>
 80083a4:	e004      	b.n	80083b0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80083a6:	683a      	ldr	r2, [r7, #0]
 80083a8:	4904      	ldr	r1, [pc, #16]	; (80083bc <USBD_FS_ProductStrDescriptor+0x34>)
 80083aa:	4805      	ldr	r0, [pc, #20]	; (80083c0 <USBD_FS_ProductStrDescriptor+0x38>)
 80083ac:	f7fe f953 	bl	8006656 <USBD_GetString>
  }
  return USBD_StrDesc;
 80083b0:	4b02      	ldr	r3, [pc, #8]	; (80083bc <USBD_FS_ProductStrDescriptor+0x34>)
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	3708      	adds	r7, #8
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}
 80083ba:	bf00      	nop
 80083bc:	20002d9c 	.word	0x20002d9c
 80083c0:	08009f60 	.word	0x08009f60

080083c4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b082      	sub	sp, #8
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	4603      	mov	r3, r0
 80083cc:	6039      	str	r1, [r7, #0]
 80083ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80083d0:	683a      	ldr	r2, [r7, #0]
 80083d2:	4904      	ldr	r1, [pc, #16]	; (80083e4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80083d4:	4804      	ldr	r0, [pc, #16]	; (80083e8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80083d6:	f7fe f93e 	bl	8006656 <USBD_GetString>
  return USBD_StrDesc;
 80083da:	4b02      	ldr	r3, [pc, #8]	; (80083e4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80083dc:	4618      	mov	r0, r3
 80083de:	3708      	adds	r7, #8
 80083e0:	46bd      	mov	sp, r7
 80083e2:	bd80      	pop	{r7, pc}
 80083e4:	20002d9c 	.word	0x20002d9c
 80083e8:	08009f80 	.word	0x08009f80

080083ec <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b082      	sub	sp, #8
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	4603      	mov	r3, r0
 80083f4:	6039      	str	r1, [r7, #0]
 80083f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	221a      	movs	r2, #26
 80083fc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80083fe:	f000 f843 	bl	8008488 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008402:	4b02      	ldr	r3, [pc, #8]	; (800840c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008404:	4618      	mov	r0, r3
 8008406:	3708      	adds	r7, #8
 8008408:	46bd      	mov	sp, r7
 800840a:	bd80      	pop	{r7, pc}
 800840c:	20000164 	.word	0x20000164

08008410 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b082      	sub	sp, #8
 8008414:	af00      	add	r7, sp, #0
 8008416:	4603      	mov	r3, r0
 8008418:	6039      	str	r1, [r7, #0]
 800841a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800841c:	79fb      	ldrb	r3, [r7, #7]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d105      	bne.n	800842e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008422:	683a      	ldr	r2, [r7, #0]
 8008424:	4907      	ldr	r1, [pc, #28]	; (8008444 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008426:	4808      	ldr	r0, [pc, #32]	; (8008448 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008428:	f7fe f915 	bl	8006656 <USBD_GetString>
 800842c:	e004      	b.n	8008438 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800842e:	683a      	ldr	r2, [r7, #0]
 8008430:	4904      	ldr	r1, [pc, #16]	; (8008444 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008432:	4805      	ldr	r0, [pc, #20]	; (8008448 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008434:	f7fe f90f 	bl	8006656 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008438:	4b02      	ldr	r3, [pc, #8]	; (8008444 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800843a:	4618      	mov	r0, r3
 800843c:	3708      	adds	r7, #8
 800843e:	46bd      	mov	sp, r7
 8008440:	bd80      	pop	{r7, pc}
 8008442:	bf00      	nop
 8008444:	20002d9c 	.word	0x20002d9c
 8008448:	08009f94 	.word	0x08009f94

0800844c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b082      	sub	sp, #8
 8008450:	af00      	add	r7, sp, #0
 8008452:	4603      	mov	r3, r0
 8008454:	6039      	str	r1, [r7, #0]
 8008456:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008458:	79fb      	ldrb	r3, [r7, #7]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d105      	bne.n	800846a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800845e:	683a      	ldr	r2, [r7, #0]
 8008460:	4907      	ldr	r1, [pc, #28]	; (8008480 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008462:	4808      	ldr	r0, [pc, #32]	; (8008484 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008464:	f7fe f8f7 	bl	8006656 <USBD_GetString>
 8008468:	e004      	b.n	8008474 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800846a:	683a      	ldr	r2, [r7, #0]
 800846c:	4904      	ldr	r1, [pc, #16]	; (8008480 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800846e:	4805      	ldr	r0, [pc, #20]	; (8008484 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008470:	f7fe f8f1 	bl	8006656 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008474:	4b02      	ldr	r3, [pc, #8]	; (8008480 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008476:	4618      	mov	r0, r3
 8008478:	3708      	adds	r7, #8
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}
 800847e:	bf00      	nop
 8008480:	20002d9c 	.word	0x20002d9c
 8008484:	08009fa8 	.word	0x08009fa8

08008488 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b084      	sub	sp, #16
 800848c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800848e:	4b0f      	ldr	r3, [pc, #60]	; (80084cc <Get_SerialNum+0x44>)
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008494:	4b0e      	ldr	r3, [pc, #56]	; (80084d0 <Get_SerialNum+0x48>)
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800849a:	4b0e      	ldr	r3, [pc, #56]	; (80084d4 <Get_SerialNum+0x4c>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80084a0:	68fa      	ldr	r2, [r7, #12]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	4413      	add	r3, r2
 80084a6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d009      	beq.n	80084c2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80084ae:	2208      	movs	r2, #8
 80084b0:	4909      	ldr	r1, [pc, #36]	; (80084d8 <Get_SerialNum+0x50>)
 80084b2:	68f8      	ldr	r0, [r7, #12]
 80084b4:	f000 f814 	bl	80084e0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80084b8:	2204      	movs	r2, #4
 80084ba:	4908      	ldr	r1, [pc, #32]	; (80084dc <Get_SerialNum+0x54>)
 80084bc:	68b8      	ldr	r0, [r7, #8]
 80084be:	f000 f80f 	bl	80084e0 <IntToUnicode>
  }
}
 80084c2:	bf00      	nop
 80084c4:	3710      	adds	r7, #16
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}
 80084ca:	bf00      	nop
 80084cc:	1ffff7e8 	.word	0x1ffff7e8
 80084d0:	1ffff7ec 	.word	0x1ffff7ec
 80084d4:	1ffff7f0 	.word	0x1ffff7f0
 80084d8:	20000166 	.word	0x20000166
 80084dc:	20000176 	.word	0x20000176

080084e0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80084e0:	b480      	push	{r7}
 80084e2:	b087      	sub	sp, #28
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	60f8      	str	r0, [r7, #12]
 80084e8:	60b9      	str	r1, [r7, #8]
 80084ea:	4613      	mov	r3, r2
 80084ec:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80084ee:	2300      	movs	r3, #0
 80084f0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80084f2:	2300      	movs	r3, #0
 80084f4:	75fb      	strb	r3, [r7, #23]
 80084f6:	e027      	b.n	8008548 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	0f1b      	lsrs	r3, r3, #28
 80084fc:	2b09      	cmp	r3, #9
 80084fe:	d80b      	bhi.n	8008518 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	0f1b      	lsrs	r3, r3, #28
 8008504:	b2da      	uxtb	r2, r3
 8008506:	7dfb      	ldrb	r3, [r7, #23]
 8008508:	005b      	lsls	r3, r3, #1
 800850a:	4619      	mov	r1, r3
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	440b      	add	r3, r1
 8008510:	3230      	adds	r2, #48	; 0x30
 8008512:	b2d2      	uxtb	r2, r2
 8008514:	701a      	strb	r2, [r3, #0]
 8008516:	e00a      	b.n	800852e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	0f1b      	lsrs	r3, r3, #28
 800851c:	b2da      	uxtb	r2, r3
 800851e:	7dfb      	ldrb	r3, [r7, #23]
 8008520:	005b      	lsls	r3, r3, #1
 8008522:	4619      	mov	r1, r3
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	440b      	add	r3, r1
 8008528:	3237      	adds	r2, #55	; 0x37
 800852a:	b2d2      	uxtb	r2, r2
 800852c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	011b      	lsls	r3, r3, #4
 8008532:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008534:	7dfb      	ldrb	r3, [r7, #23]
 8008536:	005b      	lsls	r3, r3, #1
 8008538:	3301      	adds	r3, #1
 800853a:	68ba      	ldr	r2, [r7, #8]
 800853c:	4413      	add	r3, r2
 800853e:	2200      	movs	r2, #0
 8008540:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008542:	7dfb      	ldrb	r3, [r7, #23]
 8008544:	3301      	adds	r3, #1
 8008546:	75fb      	strb	r3, [r7, #23]
 8008548:	7dfa      	ldrb	r2, [r7, #23]
 800854a:	79fb      	ldrb	r3, [r7, #7]
 800854c:	429a      	cmp	r2, r3
 800854e:	d3d3      	bcc.n	80084f8 <IntToUnicode+0x18>
  }
}
 8008550:	bf00      	nop
 8008552:	371c      	adds	r7, #28
 8008554:	46bd      	mov	sp, r7
 8008556:	bc80      	pop	{r7}
 8008558:	4770      	bx	lr
	...

0800855c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b084      	sub	sp, #16
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	4a11      	ldr	r2, [pc, #68]	; (80085b0 <HAL_PCD_MspInit+0x54>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d11b      	bne.n	80085a6 <HAL_PCD_MspInit+0x4a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800856e:	4b11      	ldr	r3, [pc, #68]	; (80085b4 <HAL_PCD_MspInit+0x58>)
 8008570:	69db      	ldr	r3, [r3, #28]
 8008572:	4a10      	ldr	r2, [pc, #64]	; (80085b4 <HAL_PCD_MspInit+0x58>)
 8008574:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008578:	61d3      	str	r3, [r2, #28]
 800857a:	4b0e      	ldr	r3, [pc, #56]	; (80085b4 <HAL_PCD_MspInit+0x58>)
 800857c:	69db      	ldr	r3, [r3, #28]
 800857e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008582:	60fb      	str	r3, [r7, #12]
 8008584:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 5, 0);
 8008586:	2200      	movs	r2, #0
 8008588:	2105      	movs	r1, #5
 800858a:	2013      	movs	r0, #19
 800858c:	f7f8 ff55 	bl	800143a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8008590:	2013      	movs	r0, #19
 8008592:	f7f8 ff6e 	bl	8001472 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8008596:	2200      	movs	r2, #0
 8008598:	2105      	movs	r1, #5
 800859a:	2014      	movs	r0, #20
 800859c:	f7f8 ff4d 	bl	800143a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80085a0:	2014      	movs	r0, #20
 80085a2:	f7f8 ff66 	bl	8001472 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80085a6:	bf00      	nop
 80085a8:	3710      	adds	r7, #16
 80085aa:	46bd      	mov	sp, r7
 80085ac:	bd80      	pop	{r7, pc}
 80085ae:	bf00      	nop
 80085b0:	40005c00 	.word	0x40005c00
 80085b4:	40021000 	.word	0x40021000

080085b8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b082      	sub	sp, #8
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f503 730c 	add.w	r3, r3, #560	; 0x230
 80085cc:	4619      	mov	r1, r3
 80085ce:	4610      	mov	r0, r2
 80085d0:	f7fd f91e 	bl	8005810 <USBD_LL_SetupStage>
}
 80085d4:	bf00      	nop
 80085d6:	3708      	adds	r7, #8
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}

080085dc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b082      	sub	sp, #8
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
 80085e4:	460b      	mov	r3, r1
 80085e6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 80085ee:	78fb      	ldrb	r3, [r7, #3]
 80085f0:	687a      	ldr	r2, [r7, #4]
 80085f2:	015b      	lsls	r3, r3, #5
 80085f4:	4413      	add	r3, r2
 80085f6:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 80085fa:	681a      	ldr	r2, [r3, #0]
 80085fc:	78fb      	ldrb	r3, [r7, #3]
 80085fe:	4619      	mov	r1, r3
 8008600:	f7fd f951 	bl	80058a6 <USBD_LL_DataOutStage>
}
 8008604:	bf00      	nop
 8008606:	3708      	adds	r7, #8
 8008608:	46bd      	mov	sp, r7
 800860a:	bd80      	pop	{r7, pc}

0800860c <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b082      	sub	sp, #8
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
 8008614:	460b      	mov	r3, r1
 8008616:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 800861e:	78fb      	ldrb	r3, [r7, #3]
 8008620:	687a      	ldr	r2, [r7, #4]
 8008622:	015b      	lsls	r3, r3, #5
 8008624:	4413      	add	r3, r2
 8008626:	333c      	adds	r3, #60	; 0x3c
 8008628:	681a      	ldr	r2, [r3, #0]
 800862a:	78fb      	ldrb	r3, [r7, #3]
 800862c:	4619      	mov	r1, r3
 800862e:	f7fd f9ab 	bl	8005988 <USBD_LL_DataInStage>
}
 8008632:	bf00      	nop
 8008634:	3708      	adds	r7, #8
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}

0800863a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800863a:	b580      	push	{r7, lr}
 800863c:	b082      	sub	sp, #8
 800863e:	af00      	add	r7, sp, #0
 8008640:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008648:	4618      	mov	r0, r3
 800864a:	f7fd fabb 	bl	8005bc4 <USBD_LL_SOF>
}
 800864e:	bf00      	nop
 8008650:	3708      	adds	r7, #8
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}

08008656 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8008656:	b580      	push	{r7, lr}
 8008658:	b084      	sub	sp, #16
 800865a:	af00      	add	r7, sp, #0
 800865c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800865e:	2301      	movs	r3, #1
 8008660:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	689b      	ldr	r3, [r3, #8]
 8008666:	2b02      	cmp	r3, #2
 8008668:	d001      	beq.n	800866e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800866a:	f7f8 f9b9 	bl	80009e0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008674:	7bfa      	ldrb	r2, [r7, #15]
 8008676:	4611      	mov	r1, r2
 8008678:	4618      	mov	r0, r3
 800867a:	f7fd fa6b 	bl	8005b54 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008684:	4618      	mov	r0, r3
 8008686:	f7fd fa24 	bl	8005ad2 <USBD_LL_Reset>
}
 800868a:	bf00      	nop
 800868c:	3710      	adds	r7, #16
 800868e:	46bd      	mov	sp, r7
 8008690:	bd80      	pop	{r7, pc}
	...

08008694 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b082      	sub	sp, #8
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80086a2:	4618      	mov	r0, r3
 80086a4:	f7fd fa65 	bl	8005b72 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	699b      	ldr	r3, [r3, #24]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d005      	beq.n	80086bc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80086b0:	4b04      	ldr	r3, [pc, #16]	; (80086c4 <HAL_PCD_SuspendCallback+0x30>)
 80086b2:	691b      	ldr	r3, [r3, #16]
 80086b4:	4a03      	ldr	r2, [pc, #12]	; (80086c4 <HAL_PCD_SuspendCallback+0x30>)
 80086b6:	f043 0306 	orr.w	r3, r3, #6
 80086ba:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80086bc:	bf00      	nop
 80086be:	3708      	adds	r7, #8
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}
 80086c4:	e000ed00 	.word	0xe000ed00

080086c8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b082      	sub	sp, #8
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80086d6:	4618      	mov	r0, r3
 80086d8:	f7fd fa5f 	bl	8005b9a <USBD_LL_Resume>
}
 80086dc:	bf00      	nop
 80086de:	3708      	adds	r7, #8
 80086e0:	46bd      	mov	sp, r7
 80086e2:	bd80      	pop	{r7, pc}

080086e4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b082      	sub	sp, #8
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80086ec:	4a23      	ldr	r2, [pc, #140]	; (800877c <USBD_LL_Init+0x98>)
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	4a21      	ldr	r2, [pc, #132]	; (800877c <USBD_LL_Init+0x98>)
 80086f8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 80086fc:	4b1f      	ldr	r3, [pc, #124]	; (800877c <USBD_LL_Init+0x98>)
 80086fe:	4a20      	ldr	r2, [pc, #128]	; (8008780 <USBD_LL_Init+0x9c>)
 8008700:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8008702:	4b1e      	ldr	r3, [pc, #120]	; (800877c <USBD_LL_Init+0x98>)
 8008704:	2208      	movs	r2, #8
 8008706:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8008708:	4b1c      	ldr	r3, [pc, #112]	; (800877c <USBD_LL_Init+0x98>)
 800870a:	2202      	movs	r2, #2
 800870c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800870e:	4b1b      	ldr	r3, [pc, #108]	; (800877c <USBD_LL_Init+0x98>)
 8008710:	2200      	movs	r2, #0
 8008712:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8008714:	4b19      	ldr	r3, [pc, #100]	; (800877c <USBD_LL_Init+0x98>)
 8008716:	2200      	movs	r2, #0
 8008718:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800871a:	4b18      	ldr	r3, [pc, #96]	; (800877c <USBD_LL_Init+0x98>)
 800871c:	2200      	movs	r2, #0
 800871e:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8008720:	4816      	ldr	r0, [pc, #88]	; (800877c <USBD_LL_Init+0x98>)
 8008722:	f7f9 f95f 	bl	80019e4 <HAL_PCD_Init>
 8008726:	4603      	mov	r3, r0
 8008728:	2b00      	cmp	r3, #0
 800872a:	d001      	beq.n	8008730 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800872c:	f7f8 f958 	bl	80009e0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008736:	2318      	movs	r3, #24
 8008738:	2200      	movs	r2, #0
 800873a:	2100      	movs	r1, #0
 800873c:	f7f9 ffe4 	bl	8002708 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008746:	2358      	movs	r3, #88	; 0x58
 8008748:	2200      	movs	r2, #0
 800874a:	2180      	movs	r1, #128	; 0x80
 800874c:	f7f9 ffdc 	bl	8002708 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CUSTOM_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPIN_ADDR , PCD_SNG_BUF, 0x98);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008756:	2398      	movs	r3, #152	; 0x98
 8008758:	2200      	movs	r2, #0
 800875a:	2181      	movs	r1, #129	; 0x81
 800875c:	f7f9 ffd4 	bl	8002708 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008766:	23d8      	movs	r3, #216	; 0xd8
 8008768:	2200      	movs	r2, #0
 800876a:	2101      	movs	r1, #1
 800876c:	f7f9 ffcc 	bl	8002708 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CUSTOM_HID */
  return USBD_OK;
 8008770:	2300      	movs	r3, #0
}
 8008772:	4618      	mov	r0, r3
 8008774:	3708      	adds	r7, #8
 8008776:	46bd      	mov	sp, r7
 8008778:	bd80      	pop	{r7, pc}
 800877a:	bf00      	nop
 800877c:	20002f9c 	.word	0x20002f9c
 8008780:	40005c00 	.word	0x40005c00

08008784 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b084      	sub	sp, #16
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800878c:	2300      	movs	r3, #0
 800878e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008790:	2300      	movs	r3, #0
 8008792:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800879a:	4618      	mov	r0, r3
 800879c:	f7f9 fa03 	bl	8001ba6 <HAL_PCD_Start>
 80087a0:	4603      	mov	r3, r0
 80087a2:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 80087a4:	7bfb      	ldrb	r3, [r7, #15]
 80087a6:	4618      	mov	r0, r3
 80087a8:	f000 f934 	bl	8008a14 <USBD_Get_USB_Status>
 80087ac:	4603      	mov	r3, r0
 80087ae:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80087b0:	7bbb      	ldrb	r3, [r7, #14]
}
 80087b2:	4618      	mov	r0, r3
 80087b4:	3710      	adds	r7, #16
 80087b6:	46bd      	mov	sp, r7
 80087b8:	bd80      	pop	{r7, pc}

080087ba <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80087ba:	b580      	push	{r7, lr}
 80087bc:	b084      	sub	sp, #16
 80087be:	af00      	add	r7, sp, #0
 80087c0:	6078      	str	r0, [r7, #4]
 80087c2:	4608      	mov	r0, r1
 80087c4:	4611      	mov	r1, r2
 80087c6:	461a      	mov	r2, r3
 80087c8:	4603      	mov	r3, r0
 80087ca:	70fb      	strb	r3, [r7, #3]
 80087cc:	460b      	mov	r3, r1
 80087ce:	70bb      	strb	r3, [r7, #2]
 80087d0:	4613      	mov	r3, r2
 80087d2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80087d4:	2300      	movs	r3, #0
 80087d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80087d8:	2300      	movs	r3, #0
 80087da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80087e2:	78bb      	ldrb	r3, [r7, #2]
 80087e4:	883a      	ldrh	r2, [r7, #0]
 80087e6:	78f9      	ldrb	r1, [r7, #3]
 80087e8:	f7f9 fb36 	bl	8001e58 <HAL_PCD_EP_Open>
 80087ec:	4603      	mov	r3, r0
 80087ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80087f0:	7bfb      	ldrb	r3, [r7, #15]
 80087f2:	4618      	mov	r0, r3
 80087f4:	f000 f90e 	bl	8008a14 <USBD_Get_USB_Status>
 80087f8:	4603      	mov	r3, r0
 80087fa:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 80087fc:	7bbb      	ldrb	r3, [r7, #14]
}
 80087fe:	4618      	mov	r0, r3
 8008800:	3710      	adds	r7, #16
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}

08008806 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008806:	b580      	push	{r7, lr}
 8008808:	b084      	sub	sp, #16
 800880a:	af00      	add	r7, sp, #0
 800880c:	6078      	str	r0, [r7, #4]
 800880e:	460b      	mov	r3, r1
 8008810:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008812:	2300      	movs	r3, #0
 8008814:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008816:	2300      	movs	r3, #0
 8008818:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008820:	78fa      	ldrb	r2, [r7, #3]
 8008822:	4611      	mov	r1, r2
 8008824:	4618      	mov	r0, r3
 8008826:	f7f9 fb77 	bl	8001f18 <HAL_PCD_EP_Close>
 800882a:	4603      	mov	r3, r0
 800882c:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 800882e:	7bfb      	ldrb	r3, [r7, #15]
 8008830:	4618      	mov	r0, r3
 8008832:	f000 f8ef 	bl	8008a14 <USBD_Get_USB_Status>
 8008836:	4603      	mov	r3, r0
 8008838:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 800883a:	7bbb      	ldrb	r3, [r7, #14]
}
 800883c:	4618      	mov	r0, r3
 800883e:	3710      	adds	r7, #16
 8008840:	46bd      	mov	sp, r7
 8008842:	bd80      	pop	{r7, pc}

08008844 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b084      	sub	sp, #16
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
 800884c:	460b      	mov	r3, r1
 800884e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008850:	2300      	movs	r3, #0
 8008852:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008854:	2300      	movs	r3, #0
 8008856:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800885e:	78fa      	ldrb	r2, [r7, #3]
 8008860:	4611      	mov	r1, r2
 8008862:	4618      	mov	r0, r3
 8008864:	f7f9 fc0d 	bl	8002082 <HAL_PCD_EP_SetStall>
 8008868:	4603      	mov	r3, r0
 800886a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800886c:	7bfb      	ldrb	r3, [r7, #15]
 800886e:	4618      	mov	r0, r3
 8008870:	f000 f8d0 	bl	8008a14 <USBD_Get_USB_Status>
 8008874:	4603      	mov	r3, r0
 8008876:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8008878:	7bbb      	ldrb	r3, [r7, #14]
}
 800887a:	4618      	mov	r0, r3
 800887c:	3710      	adds	r7, #16
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}

08008882 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008882:	b580      	push	{r7, lr}
 8008884:	b084      	sub	sp, #16
 8008886:	af00      	add	r7, sp, #0
 8008888:	6078      	str	r0, [r7, #4]
 800888a:	460b      	mov	r3, r1
 800888c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800888e:	2300      	movs	r3, #0
 8008890:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008892:	2300      	movs	r3, #0
 8008894:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800889c:	78fa      	ldrb	r2, [r7, #3]
 800889e:	4611      	mov	r1, r2
 80088a0:	4618      	mov	r0, r3
 80088a2:	f7f9 fc48 	bl	8002136 <HAL_PCD_EP_ClrStall>
 80088a6:	4603      	mov	r3, r0
 80088a8:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 80088aa:	7bfb      	ldrb	r3, [r7, #15]
 80088ac:	4618      	mov	r0, r3
 80088ae:	f000 f8b1 	bl	8008a14 <USBD_Get_USB_Status>
 80088b2:	4603      	mov	r3, r0
 80088b4:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 80088b6:	7bbb      	ldrb	r3, [r7, #14]
}
 80088b8:	4618      	mov	r0, r3
 80088ba:	3710      	adds	r7, #16
 80088bc:	46bd      	mov	sp, r7
 80088be:	bd80      	pop	{r7, pc}

080088c0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80088c0:	b480      	push	{r7}
 80088c2:	b085      	sub	sp, #20
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
 80088c8:	460b      	mov	r3, r1
 80088ca:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80088d2:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 80088d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	da08      	bge.n	80088ee <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 80088dc:	78fb      	ldrb	r3, [r7, #3]
 80088de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80088e2:	68fa      	ldr	r2, [r7, #12]
 80088e4:	015b      	lsls	r3, r3, #5
 80088e6:	4413      	add	r3, r2
 80088e8:	332a      	adds	r3, #42	; 0x2a
 80088ea:	781b      	ldrb	r3, [r3, #0]
 80088ec:	e008      	b.n	8008900 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 80088ee:	78fb      	ldrb	r3, [r7, #3]
 80088f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80088f4:	68fa      	ldr	r2, [r7, #12]
 80088f6:	015b      	lsls	r3, r3, #5
 80088f8:	4413      	add	r3, r2
 80088fa:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 80088fe:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008900:	4618      	mov	r0, r3
 8008902:	3714      	adds	r7, #20
 8008904:	46bd      	mov	sp, r7
 8008906:	bc80      	pop	{r7}
 8008908:	4770      	bx	lr

0800890a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800890a:	b580      	push	{r7, lr}
 800890c:	b084      	sub	sp, #16
 800890e:	af00      	add	r7, sp, #0
 8008910:	6078      	str	r0, [r7, #4]
 8008912:	460b      	mov	r3, r1
 8008914:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008916:	2300      	movs	r3, #0
 8008918:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800891a:	2300      	movs	r3, #0
 800891c:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008924:	78fa      	ldrb	r2, [r7, #3]
 8008926:	4611      	mov	r1, r2
 8008928:	4618      	mov	r0, r3
 800892a:	f7f9 fa70 	bl	8001e0e <HAL_PCD_SetAddress>
 800892e:	4603      	mov	r3, r0
 8008930:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008932:	7bfb      	ldrb	r3, [r7, #15]
 8008934:	4618      	mov	r0, r3
 8008936:	f000 f86d 	bl	8008a14 <USBD_Get_USB_Status>
 800893a:	4603      	mov	r3, r0
 800893c:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800893e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008940:	4618      	mov	r0, r3
 8008942:	3710      	adds	r7, #16
 8008944:	46bd      	mov	sp, r7
 8008946:	bd80      	pop	{r7, pc}

08008948 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b086      	sub	sp, #24
 800894c:	af00      	add	r7, sp, #0
 800894e:	60f8      	str	r0, [r7, #12]
 8008950:	607a      	str	r2, [r7, #4]
 8008952:	461a      	mov	r2, r3
 8008954:	460b      	mov	r3, r1
 8008956:	72fb      	strb	r3, [r7, #11]
 8008958:	4613      	mov	r3, r2
 800895a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800895c:	2300      	movs	r3, #0
 800895e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008960:	2300      	movs	r3, #0
 8008962:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800896a:	893b      	ldrh	r3, [r7, #8]
 800896c:	7af9      	ldrb	r1, [r7, #11]
 800896e:	687a      	ldr	r2, [r7, #4]
 8008970:	f7f9 fb4e 	bl	8002010 <HAL_PCD_EP_Transmit>
 8008974:	4603      	mov	r3, r0
 8008976:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008978:	7dfb      	ldrb	r3, [r7, #23]
 800897a:	4618      	mov	r0, r3
 800897c:	f000 f84a 	bl	8008a14 <USBD_Get_USB_Status>
 8008980:	4603      	mov	r3, r0
 8008982:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 8008984:	7dbb      	ldrb	r3, [r7, #22]
}
 8008986:	4618      	mov	r0, r3
 8008988:	3718      	adds	r7, #24
 800898a:	46bd      	mov	sp, r7
 800898c:	bd80      	pop	{r7, pc}

0800898e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800898e:	b580      	push	{r7, lr}
 8008990:	b086      	sub	sp, #24
 8008992:	af00      	add	r7, sp, #0
 8008994:	60f8      	str	r0, [r7, #12]
 8008996:	607a      	str	r2, [r7, #4]
 8008998:	461a      	mov	r2, r3
 800899a:	460b      	mov	r3, r1
 800899c:	72fb      	strb	r3, [r7, #11]
 800899e:	4613      	mov	r3, r2
 80089a0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80089a2:	2300      	movs	r3, #0
 80089a4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80089a6:	2300      	movs	r3, #0
 80089a8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80089b0:	893b      	ldrh	r3, [r7, #8]
 80089b2:	7af9      	ldrb	r1, [r7, #11]
 80089b4:	687a      	ldr	r2, [r7, #4]
 80089b6:	f7f9 faf1 	bl	8001f9c <HAL_PCD_EP_Receive>
 80089ba:	4603      	mov	r3, r0
 80089bc:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 80089be:	7dfb      	ldrb	r3, [r7, #23]
 80089c0:	4618      	mov	r0, r3
 80089c2:	f000 f827 	bl	8008a14 <USBD_Get_USB_Status>
 80089c6:	4603      	mov	r3, r0
 80089c8:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 80089ca:	7dbb      	ldrb	r3, [r7, #22]
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	3718      	adds	r7, #24
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bd80      	pop	{r7, pc}

080089d4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80089d4:	b480      	push	{r7}
 80089d6:	b083      	sub	sp, #12
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 80089dc:	4b02      	ldr	r3, [pc, #8]	; (80089e8 <USBD_static_malloc+0x14>)
}
 80089de:	4618      	mov	r0, r3
 80089e0:	370c      	adds	r7, #12
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bc80      	pop	{r7}
 80089e6:	4770      	bx	lr
 80089e8:	2000279c 	.word	0x2000279c

080089ec <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b083      	sub	sp, #12
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]

}
 80089f4:	bf00      	nop
 80089f6:	370c      	adds	r7, #12
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bc80      	pop	{r7}
 80089fc:	4770      	bx	lr

080089fe <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80089fe:	b480      	push	{r7}
 8008a00:	b083      	sub	sp, #12
 8008a02:	af00      	add	r7, sp, #0
 8008a04:	6078      	str	r0, [r7, #4]
 8008a06:	460b      	mov	r3, r1
 8008a08:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8008a0a:	bf00      	nop
 8008a0c:	370c      	adds	r7, #12
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bc80      	pop	{r7}
 8008a12:	4770      	bx	lr

08008a14 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008a14:	b480      	push	{r7}
 8008a16:	b085      	sub	sp, #20
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008a1e:	2300      	movs	r3, #0
 8008a20:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008a22:	79fb      	ldrb	r3, [r7, #7]
 8008a24:	2b03      	cmp	r3, #3
 8008a26:	d817      	bhi.n	8008a58 <USBD_Get_USB_Status+0x44>
 8008a28:	a201      	add	r2, pc, #4	; (adr r2, 8008a30 <USBD_Get_USB_Status+0x1c>)
 8008a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a2e:	bf00      	nop
 8008a30:	08008a41 	.word	0x08008a41
 8008a34:	08008a47 	.word	0x08008a47
 8008a38:	08008a4d 	.word	0x08008a4d
 8008a3c:	08008a53 	.word	0x08008a53
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008a40:	2300      	movs	r3, #0
 8008a42:	73fb      	strb	r3, [r7, #15]
    break;
 8008a44:	e00b      	b.n	8008a5e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008a46:	2302      	movs	r3, #2
 8008a48:	73fb      	strb	r3, [r7, #15]
    break;
 8008a4a:	e008      	b.n	8008a5e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	73fb      	strb	r3, [r7, #15]
    break;
 8008a50:	e005      	b.n	8008a5e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008a52:	2302      	movs	r3, #2
 8008a54:	73fb      	strb	r3, [r7, #15]
    break;
 8008a56:	e002      	b.n	8008a5e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008a58:	2302      	movs	r3, #2
 8008a5a:	73fb      	strb	r3, [r7, #15]
    break;
 8008a5c:	bf00      	nop
  }
  return usb_status;
 8008a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	3714      	adds	r7, #20
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bc80      	pop	{r7}
 8008a68:	4770      	bx	lr
 8008a6a:	bf00      	nop

08008a6c <__errno>:
 8008a6c:	4b01      	ldr	r3, [pc, #4]	; (8008a74 <__errno+0x8>)
 8008a6e:	6818      	ldr	r0, [r3, #0]
 8008a70:	4770      	bx	lr
 8008a72:	bf00      	nop
 8008a74:	20000180 	.word	0x20000180

08008a78 <__libc_init_array>:
 8008a78:	b570      	push	{r4, r5, r6, lr}
 8008a7a:	2500      	movs	r5, #0
 8008a7c:	4e0c      	ldr	r6, [pc, #48]	; (8008ab0 <__libc_init_array+0x38>)
 8008a7e:	4c0d      	ldr	r4, [pc, #52]	; (8008ab4 <__libc_init_array+0x3c>)
 8008a80:	1ba4      	subs	r4, r4, r6
 8008a82:	10a4      	asrs	r4, r4, #2
 8008a84:	42a5      	cmp	r5, r4
 8008a86:	d109      	bne.n	8008a9c <__libc_init_array+0x24>
 8008a88:	f001 f942 	bl	8009d10 <_init>
 8008a8c:	2500      	movs	r5, #0
 8008a8e:	4e0a      	ldr	r6, [pc, #40]	; (8008ab8 <__libc_init_array+0x40>)
 8008a90:	4c0a      	ldr	r4, [pc, #40]	; (8008abc <__libc_init_array+0x44>)
 8008a92:	1ba4      	subs	r4, r4, r6
 8008a94:	10a4      	asrs	r4, r4, #2
 8008a96:	42a5      	cmp	r5, r4
 8008a98:	d105      	bne.n	8008aa6 <__libc_init_array+0x2e>
 8008a9a:	bd70      	pop	{r4, r5, r6, pc}
 8008a9c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008aa0:	4798      	blx	r3
 8008aa2:	3501      	adds	r5, #1
 8008aa4:	e7ee      	b.n	8008a84 <__libc_init_array+0xc>
 8008aa6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008aaa:	4798      	blx	r3
 8008aac:	3501      	adds	r5, #1
 8008aae:	e7f2      	b.n	8008a96 <__libc_init_array+0x1e>
 8008ab0:	0800a070 	.word	0x0800a070
 8008ab4:	0800a070 	.word	0x0800a070
 8008ab8:	0800a070 	.word	0x0800a070
 8008abc:	0800a074 	.word	0x0800a074

08008ac0 <memcpy>:
 8008ac0:	b510      	push	{r4, lr}
 8008ac2:	1e43      	subs	r3, r0, #1
 8008ac4:	440a      	add	r2, r1
 8008ac6:	4291      	cmp	r1, r2
 8008ac8:	d100      	bne.n	8008acc <memcpy+0xc>
 8008aca:	bd10      	pop	{r4, pc}
 8008acc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ad0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ad4:	e7f7      	b.n	8008ac6 <memcpy+0x6>

08008ad6 <memset>:
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	4402      	add	r2, r0
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d100      	bne.n	8008ae0 <memset+0xa>
 8008ade:	4770      	bx	lr
 8008ae0:	f803 1b01 	strb.w	r1, [r3], #1
 8008ae4:	e7f9      	b.n	8008ada <memset+0x4>
	...

08008ae8 <iprintf>:
 8008ae8:	b40f      	push	{r0, r1, r2, r3}
 8008aea:	4b0a      	ldr	r3, [pc, #40]	; (8008b14 <iprintf+0x2c>)
 8008aec:	b513      	push	{r0, r1, r4, lr}
 8008aee:	681c      	ldr	r4, [r3, #0]
 8008af0:	b124      	cbz	r4, 8008afc <iprintf+0x14>
 8008af2:	69a3      	ldr	r3, [r4, #24]
 8008af4:	b913      	cbnz	r3, 8008afc <iprintf+0x14>
 8008af6:	4620      	mov	r0, r4
 8008af8:	f000 fa4a 	bl	8008f90 <__sinit>
 8008afc:	ab05      	add	r3, sp, #20
 8008afe:	9a04      	ldr	r2, [sp, #16]
 8008b00:	68a1      	ldr	r1, [r4, #8]
 8008b02:	4620      	mov	r0, r4
 8008b04:	9301      	str	r3, [sp, #4]
 8008b06:	f000 fd51 	bl	80095ac <_vfiprintf_r>
 8008b0a:	b002      	add	sp, #8
 8008b0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b10:	b004      	add	sp, #16
 8008b12:	4770      	bx	lr
 8008b14:	20000180 	.word	0x20000180

08008b18 <_puts_r>:
 8008b18:	b570      	push	{r4, r5, r6, lr}
 8008b1a:	460e      	mov	r6, r1
 8008b1c:	4605      	mov	r5, r0
 8008b1e:	b118      	cbz	r0, 8008b28 <_puts_r+0x10>
 8008b20:	6983      	ldr	r3, [r0, #24]
 8008b22:	b90b      	cbnz	r3, 8008b28 <_puts_r+0x10>
 8008b24:	f000 fa34 	bl	8008f90 <__sinit>
 8008b28:	69ab      	ldr	r3, [r5, #24]
 8008b2a:	68ac      	ldr	r4, [r5, #8]
 8008b2c:	b913      	cbnz	r3, 8008b34 <_puts_r+0x1c>
 8008b2e:	4628      	mov	r0, r5
 8008b30:	f000 fa2e 	bl	8008f90 <__sinit>
 8008b34:	4b23      	ldr	r3, [pc, #140]	; (8008bc4 <_puts_r+0xac>)
 8008b36:	429c      	cmp	r4, r3
 8008b38:	d117      	bne.n	8008b6a <_puts_r+0x52>
 8008b3a:	686c      	ldr	r4, [r5, #4]
 8008b3c:	89a3      	ldrh	r3, [r4, #12]
 8008b3e:	071b      	lsls	r3, r3, #28
 8008b40:	d51d      	bpl.n	8008b7e <_puts_r+0x66>
 8008b42:	6923      	ldr	r3, [r4, #16]
 8008b44:	b1db      	cbz	r3, 8008b7e <_puts_r+0x66>
 8008b46:	3e01      	subs	r6, #1
 8008b48:	68a3      	ldr	r3, [r4, #8]
 8008b4a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008b4e:	3b01      	subs	r3, #1
 8008b50:	60a3      	str	r3, [r4, #8]
 8008b52:	b9e9      	cbnz	r1, 8008b90 <_puts_r+0x78>
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	da2e      	bge.n	8008bb6 <_puts_r+0x9e>
 8008b58:	4622      	mov	r2, r4
 8008b5a:	210a      	movs	r1, #10
 8008b5c:	4628      	mov	r0, r5
 8008b5e:	f000 f867 	bl	8008c30 <__swbuf_r>
 8008b62:	3001      	adds	r0, #1
 8008b64:	d011      	beq.n	8008b8a <_puts_r+0x72>
 8008b66:	200a      	movs	r0, #10
 8008b68:	e011      	b.n	8008b8e <_puts_r+0x76>
 8008b6a:	4b17      	ldr	r3, [pc, #92]	; (8008bc8 <_puts_r+0xb0>)
 8008b6c:	429c      	cmp	r4, r3
 8008b6e:	d101      	bne.n	8008b74 <_puts_r+0x5c>
 8008b70:	68ac      	ldr	r4, [r5, #8]
 8008b72:	e7e3      	b.n	8008b3c <_puts_r+0x24>
 8008b74:	4b15      	ldr	r3, [pc, #84]	; (8008bcc <_puts_r+0xb4>)
 8008b76:	429c      	cmp	r4, r3
 8008b78:	bf08      	it	eq
 8008b7a:	68ec      	ldreq	r4, [r5, #12]
 8008b7c:	e7de      	b.n	8008b3c <_puts_r+0x24>
 8008b7e:	4621      	mov	r1, r4
 8008b80:	4628      	mov	r0, r5
 8008b82:	f000 f8a7 	bl	8008cd4 <__swsetup_r>
 8008b86:	2800      	cmp	r0, #0
 8008b88:	d0dd      	beq.n	8008b46 <_puts_r+0x2e>
 8008b8a:	f04f 30ff 	mov.w	r0, #4294967295
 8008b8e:	bd70      	pop	{r4, r5, r6, pc}
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	da04      	bge.n	8008b9e <_puts_r+0x86>
 8008b94:	69a2      	ldr	r2, [r4, #24]
 8008b96:	429a      	cmp	r2, r3
 8008b98:	dc06      	bgt.n	8008ba8 <_puts_r+0x90>
 8008b9a:	290a      	cmp	r1, #10
 8008b9c:	d004      	beq.n	8008ba8 <_puts_r+0x90>
 8008b9e:	6823      	ldr	r3, [r4, #0]
 8008ba0:	1c5a      	adds	r2, r3, #1
 8008ba2:	6022      	str	r2, [r4, #0]
 8008ba4:	7019      	strb	r1, [r3, #0]
 8008ba6:	e7cf      	b.n	8008b48 <_puts_r+0x30>
 8008ba8:	4622      	mov	r2, r4
 8008baa:	4628      	mov	r0, r5
 8008bac:	f000 f840 	bl	8008c30 <__swbuf_r>
 8008bb0:	3001      	adds	r0, #1
 8008bb2:	d1c9      	bne.n	8008b48 <_puts_r+0x30>
 8008bb4:	e7e9      	b.n	8008b8a <_puts_r+0x72>
 8008bb6:	200a      	movs	r0, #10
 8008bb8:	6823      	ldr	r3, [r4, #0]
 8008bba:	1c5a      	adds	r2, r3, #1
 8008bbc:	6022      	str	r2, [r4, #0]
 8008bbe:	7018      	strb	r0, [r3, #0]
 8008bc0:	e7e5      	b.n	8008b8e <_puts_r+0x76>
 8008bc2:	bf00      	nop
 8008bc4:	08009ffc 	.word	0x08009ffc
 8008bc8:	0800a01c 	.word	0x0800a01c
 8008bcc:	08009fdc 	.word	0x08009fdc

08008bd0 <puts>:
 8008bd0:	4b02      	ldr	r3, [pc, #8]	; (8008bdc <puts+0xc>)
 8008bd2:	4601      	mov	r1, r0
 8008bd4:	6818      	ldr	r0, [r3, #0]
 8008bd6:	f7ff bf9f 	b.w	8008b18 <_puts_r>
 8008bda:	bf00      	nop
 8008bdc:	20000180 	.word	0x20000180

08008be0 <siprintf>:
 8008be0:	b40e      	push	{r1, r2, r3}
 8008be2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008be6:	b500      	push	{lr}
 8008be8:	b09c      	sub	sp, #112	; 0x70
 8008bea:	ab1d      	add	r3, sp, #116	; 0x74
 8008bec:	9002      	str	r0, [sp, #8]
 8008bee:	9006      	str	r0, [sp, #24]
 8008bf0:	9107      	str	r1, [sp, #28]
 8008bf2:	9104      	str	r1, [sp, #16]
 8008bf4:	4808      	ldr	r0, [pc, #32]	; (8008c18 <siprintf+0x38>)
 8008bf6:	4909      	ldr	r1, [pc, #36]	; (8008c1c <siprintf+0x3c>)
 8008bf8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008bfc:	9105      	str	r1, [sp, #20]
 8008bfe:	6800      	ldr	r0, [r0, #0]
 8008c00:	a902      	add	r1, sp, #8
 8008c02:	9301      	str	r3, [sp, #4]
 8008c04:	f000 fbb2 	bl	800936c <_svfiprintf_r>
 8008c08:	2200      	movs	r2, #0
 8008c0a:	9b02      	ldr	r3, [sp, #8]
 8008c0c:	701a      	strb	r2, [r3, #0]
 8008c0e:	b01c      	add	sp, #112	; 0x70
 8008c10:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c14:	b003      	add	sp, #12
 8008c16:	4770      	bx	lr
 8008c18:	20000180 	.word	0x20000180
 8008c1c:	ffff0208 	.word	0xffff0208

08008c20 <strcpy>:
 8008c20:	4603      	mov	r3, r0
 8008c22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008c26:	f803 2b01 	strb.w	r2, [r3], #1
 8008c2a:	2a00      	cmp	r2, #0
 8008c2c:	d1f9      	bne.n	8008c22 <strcpy+0x2>
 8008c2e:	4770      	bx	lr

08008c30 <__swbuf_r>:
 8008c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c32:	460e      	mov	r6, r1
 8008c34:	4614      	mov	r4, r2
 8008c36:	4605      	mov	r5, r0
 8008c38:	b118      	cbz	r0, 8008c42 <__swbuf_r+0x12>
 8008c3a:	6983      	ldr	r3, [r0, #24]
 8008c3c:	b90b      	cbnz	r3, 8008c42 <__swbuf_r+0x12>
 8008c3e:	f000 f9a7 	bl	8008f90 <__sinit>
 8008c42:	4b21      	ldr	r3, [pc, #132]	; (8008cc8 <__swbuf_r+0x98>)
 8008c44:	429c      	cmp	r4, r3
 8008c46:	d12a      	bne.n	8008c9e <__swbuf_r+0x6e>
 8008c48:	686c      	ldr	r4, [r5, #4]
 8008c4a:	69a3      	ldr	r3, [r4, #24]
 8008c4c:	60a3      	str	r3, [r4, #8]
 8008c4e:	89a3      	ldrh	r3, [r4, #12]
 8008c50:	071a      	lsls	r2, r3, #28
 8008c52:	d52e      	bpl.n	8008cb2 <__swbuf_r+0x82>
 8008c54:	6923      	ldr	r3, [r4, #16]
 8008c56:	b363      	cbz	r3, 8008cb2 <__swbuf_r+0x82>
 8008c58:	6923      	ldr	r3, [r4, #16]
 8008c5a:	6820      	ldr	r0, [r4, #0]
 8008c5c:	b2f6      	uxtb	r6, r6
 8008c5e:	1ac0      	subs	r0, r0, r3
 8008c60:	6963      	ldr	r3, [r4, #20]
 8008c62:	4637      	mov	r7, r6
 8008c64:	4283      	cmp	r3, r0
 8008c66:	dc04      	bgt.n	8008c72 <__swbuf_r+0x42>
 8008c68:	4621      	mov	r1, r4
 8008c6a:	4628      	mov	r0, r5
 8008c6c:	f000 f926 	bl	8008ebc <_fflush_r>
 8008c70:	bb28      	cbnz	r0, 8008cbe <__swbuf_r+0x8e>
 8008c72:	68a3      	ldr	r3, [r4, #8]
 8008c74:	3001      	adds	r0, #1
 8008c76:	3b01      	subs	r3, #1
 8008c78:	60a3      	str	r3, [r4, #8]
 8008c7a:	6823      	ldr	r3, [r4, #0]
 8008c7c:	1c5a      	adds	r2, r3, #1
 8008c7e:	6022      	str	r2, [r4, #0]
 8008c80:	701e      	strb	r6, [r3, #0]
 8008c82:	6963      	ldr	r3, [r4, #20]
 8008c84:	4283      	cmp	r3, r0
 8008c86:	d004      	beq.n	8008c92 <__swbuf_r+0x62>
 8008c88:	89a3      	ldrh	r3, [r4, #12]
 8008c8a:	07db      	lsls	r3, r3, #31
 8008c8c:	d519      	bpl.n	8008cc2 <__swbuf_r+0x92>
 8008c8e:	2e0a      	cmp	r6, #10
 8008c90:	d117      	bne.n	8008cc2 <__swbuf_r+0x92>
 8008c92:	4621      	mov	r1, r4
 8008c94:	4628      	mov	r0, r5
 8008c96:	f000 f911 	bl	8008ebc <_fflush_r>
 8008c9a:	b190      	cbz	r0, 8008cc2 <__swbuf_r+0x92>
 8008c9c:	e00f      	b.n	8008cbe <__swbuf_r+0x8e>
 8008c9e:	4b0b      	ldr	r3, [pc, #44]	; (8008ccc <__swbuf_r+0x9c>)
 8008ca0:	429c      	cmp	r4, r3
 8008ca2:	d101      	bne.n	8008ca8 <__swbuf_r+0x78>
 8008ca4:	68ac      	ldr	r4, [r5, #8]
 8008ca6:	e7d0      	b.n	8008c4a <__swbuf_r+0x1a>
 8008ca8:	4b09      	ldr	r3, [pc, #36]	; (8008cd0 <__swbuf_r+0xa0>)
 8008caa:	429c      	cmp	r4, r3
 8008cac:	bf08      	it	eq
 8008cae:	68ec      	ldreq	r4, [r5, #12]
 8008cb0:	e7cb      	b.n	8008c4a <__swbuf_r+0x1a>
 8008cb2:	4621      	mov	r1, r4
 8008cb4:	4628      	mov	r0, r5
 8008cb6:	f000 f80d 	bl	8008cd4 <__swsetup_r>
 8008cba:	2800      	cmp	r0, #0
 8008cbc:	d0cc      	beq.n	8008c58 <__swbuf_r+0x28>
 8008cbe:	f04f 37ff 	mov.w	r7, #4294967295
 8008cc2:	4638      	mov	r0, r7
 8008cc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cc6:	bf00      	nop
 8008cc8:	08009ffc 	.word	0x08009ffc
 8008ccc:	0800a01c 	.word	0x0800a01c
 8008cd0:	08009fdc 	.word	0x08009fdc

08008cd4 <__swsetup_r>:
 8008cd4:	4b32      	ldr	r3, [pc, #200]	; (8008da0 <__swsetup_r+0xcc>)
 8008cd6:	b570      	push	{r4, r5, r6, lr}
 8008cd8:	681d      	ldr	r5, [r3, #0]
 8008cda:	4606      	mov	r6, r0
 8008cdc:	460c      	mov	r4, r1
 8008cde:	b125      	cbz	r5, 8008cea <__swsetup_r+0x16>
 8008ce0:	69ab      	ldr	r3, [r5, #24]
 8008ce2:	b913      	cbnz	r3, 8008cea <__swsetup_r+0x16>
 8008ce4:	4628      	mov	r0, r5
 8008ce6:	f000 f953 	bl	8008f90 <__sinit>
 8008cea:	4b2e      	ldr	r3, [pc, #184]	; (8008da4 <__swsetup_r+0xd0>)
 8008cec:	429c      	cmp	r4, r3
 8008cee:	d10f      	bne.n	8008d10 <__swsetup_r+0x3c>
 8008cf0:	686c      	ldr	r4, [r5, #4]
 8008cf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cf6:	b29a      	uxth	r2, r3
 8008cf8:	0715      	lsls	r5, r2, #28
 8008cfa:	d42c      	bmi.n	8008d56 <__swsetup_r+0x82>
 8008cfc:	06d0      	lsls	r0, r2, #27
 8008cfe:	d411      	bmi.n	8008d24 <__swsetup_r+0x50>
 8008d00:	2209      	movs	r2, #9
 8008d02:	6032      	str	r2, [r6, #0]
 8008d04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d08:	81a3      	strh	r3, [r4, #12]
 8008d0a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d0e:	e03e      	b.n	8008d8e <__swsetup_r+0xba>
 8008d10:	4b25      	ldr	r3, [pc, #148]	; (8008da8 <__swsetup_r+0xd4>)
 8008d12:	429c      	cmp	r4, r3
 8008d14:	d101      	bne.n	8008d1a <__swsetup_r+0x46>
 8008d16:	68ac      	ldr	r4, [r5, #8]
 8008d18:	e7eb      	b.n	8008cf2 <__swsetup_r+0x1e>
 8008d1a:	4b24      	ldr	r3, [pc, #144]	; (8008dac <__swsetup_r+0xd8>)
 8008d1c:	429c      	cmp	r4, r3
 8008d1e:	bf08      	it	eq
 8008d20:	68ec      	ldreq	r4, [r5, #12]
 8008d22:	e7e6      	b.n	8008cf2 <__swsetup_r+0x1e>
 8008d24:	0751      	lsls	r1, r2, #29
 8008d26:	d512      	bpl.n	8008d4e <__swsetup_r+0x7a>
 8008d28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d2a:	b141      	cbz	r1, 8008d3e <__swsetup_r+0x6a>
 8008d2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008d30:	4299      	cmp	r1, r3
 8008d32:	d002      	beq.n	8008d3a <__swsetup_r+0x66>
 8008d34:	4630      	mov	r0, r6
 8008d36:	f000 fa19 	bl	800916c <_free_r>
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	6363      	str	r3, [r4, #52]	; 0x34
 8008d3e:	89a3      	ldrh	r3, [r4, #12]
 8008d40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008d44:	81a3      	strh	r3, [r4, #12]
 8008d46:	2300      	movs	r3, #0
 8008d48:	6063      	str	r3, [r4, #4]
 8008d4a:	6923      	ldr	r3, [r4, #16]
 8008d4c:	6023      	str	r3, [r4, #0]
 8008d4e:	89a3      	ldrh	r3, [r4, #12]
 8008d50:	f043 0308 	orr.w	r3, r3, #8
 8008d54:	81a3      	strh	r3, [r4, #12]
 8008d56:	6923      	ldr	r3, [r4, #16]
 8008d58:	b94b      	cbnz	r3, 8008d6e <__swsetup_r+0x9a>
 8008d5a:	89a3      	ldrh	r3, [r4, #12]
 8008d5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008d60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008d64:	d003      	beq.n	8008d6e <__swsetup_r+0x9a>
 8008d66:	4621      	mov	r1, r4
 8008d68:	4630      	mov	r0, r6
 8008d6a:	f000 f9bf 	bl	80090ec <__smakebuf_r>
 8008d6e:	89a2      	ldrh	r2, [r4, #12]
 8008d70:	f012 0301 	ands.w	r3, r2, #1
 8008d74:	d00c      	beq.n	8008d90 <__swsetup_r+0xbc>
 8008d76:	2300      	movs	r3, #0
 8008d78:	60a3      	str	r3, [r4, #8]
 8008d7a:	6963      	ldr	r3, [r4, #20]
 8008d7c:	425b      	negs	r3, r3
 8008d7e:	61a3      	str	r3, [r4, #24]
 8008d80:	6923      	ldr	r3, [r4, #16]
 8008d82:	b953      	cbnz	r3, 8008d9a <__swsetup_r+0xc6>
 8008d84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d88:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8008d8c:	d1ba      	bne.n	8008d04 <__swsetup_r+0x30>
 8008d8e:	bd70      	pop	{r4, r5, r6, pc}
 8008d90:	0792      	lsls	r2, r2, #30
 8008d92:	bf58      	it	pl
 8008d94:	6963      	ldrpl	r3, [r4, #20]
 8008d96:	60a3      	str	r3, [r4, #8]
 8008d98:	e7f2      	b.n	8008d80 <__swsetup_r+0xac>
 8008d9a:	2000      	movs	r0, #0
 8008d9c:	e7f7      	b.n	8008d8e <__swsetup_r+0xba>
 8008d9e:	bf00      	nop
 8008da0:	20000180 	.word	0x20000180
 8008da4:	08009ffc 	.word	0x08009ffc
 8008da8:	0800a01c 	.word	0x0800a01c
 8008dac:	08009fdc 	.word	0x08009fdc

08008db0 <__sflush_r>:
 8008db0:	898a      	ldrh	r2, [r1, #12]
 8008db2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008db6:	4605      	mov	r5, r0
 8008db8:	0710      	lsls	r0, r2, #28
 8008dba:	460c      	mov	r4, r1
 8008dbc:	d458      	bmi.n	8008e70 <__sflush_r+0xc0>
 8008dbe:	684b      	ldr	r3, [r1, #4]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	dc05      	bgt.n	8008dd0 <__sflush_r+0x20>
 8008dc4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	dc02      	bgt.n	8008dd0 <__sflush_r+0x20>
 8008dca:	2000      	movs	r0, #0
 8008dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008dd0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008dd2:	2e00      	cmp	r6, #0
 8008dd4:	d0f9      	beq.n	8008dca <__sflush_r+0x1a>
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008ddc:	682f      	ldr	r7, [r5, #0]
 8008dde:	6a21      	ldr	r1, [r4, #32]
 8008de0:	602b      	str	r3, [r5, #0]
 8008de2:	d032      	beq.n	8008e4a <__sflush_r+0x9a>
 8008de4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008de6:	89a3      	ldrh	r3, [r4, #12]
 8008de8:	075a      	lsls	r2, r3, #29
 8008dea:	d505      	bpl.n	8008df8 <__sflush_r+0x48>
 8008dec:	6863      	ldr	r3, [r4, #4]
 8008dee:	1ac0      	subs	r0, r0, r3
 8008df0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008df2:	b10b      	cbz	r3, 8008df8 <__sflush_r+0x48>
 8008df4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008df6:	1ac0      	subs	r0, r0, r3
 8008df8:	2300      	movs	r3, #0
 8008dfa:	4602      	mov	r2, r0
 8008dfc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008dfe:	6a21      	ldr	r1, [r4, #32]
 8008e00:	4628      	mov	r0, r5
 8008e02:	47b0      	blx	r6
 8008e04:	1c43      	adds	r3, r0, #1
 8008e06:	89a3      	ldrh	r3, [r4, #12]
 8008e08:	d106      	bne.n	8008e18 <__sflush_r+0x68>
 8008e0a:	6829      	ldr	r1, [r5, #0]
 8008e0c:	291d      	cmp	r1, #29
 8008e0e:	d848      	bhi.n	8008ea2 <__sflush_r+0xf2>
 8008e10:	4a29      	ldr	r2, [pc, #164]	; (8008eb8 <__sflush_r+0x108>)
 8008e12:	40ca      	lsrs	r2, r1
 8008e14:	07d6      	lsls	r6, r2, #31
 8008e16:	d544      	bpl.n	8008ea2 <__sflush_r+0xf2>
 8008e18:	2200      	movs	r2, #0
 8008e1a:	6062      	str	r2, [r4, #4]
 8008e1c:	6922      	ldr	r2, [r4, #16]
 8008e1e:	04d9      	lsls	r1, r3, #19
 8008e20:	6022      	str	r2, [r4, #0]
 8008e22:	d504      	bpl.n	8008e2e <__sflush_r+0x7e>
 8008e24:	1c42      	adds	r2, r0, #1
 8008e26:	d101      	bne.n	8008e2c <__sflush_r+0x7c>
 8008e28:	682b      	ldr	r3, [r5, #0]
 8008e2a:	b903      	cbnz	r3, 8008e2e <__sflush_r+0x7e>
 8008e2c:	6560      	str	r0, [r4, #84]	; 0x54
 8008e2e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e30:	602f      	str	r7, [r5, #0]
 8008e32:	2900      	cmp	r1, #0
 8008e34:	d0c9      	beq.n	8008dca <__sflush_r+0x1a>
 8008e36:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e3a:	4299      	cmp	r1, r3
 8008e3c:	d002      	beq.n	8008e44 <__sflush_r+0x94>
 8008e3e:	4628      	mov	r0, r5
 8008e40:	f000 f994 	bl	800916c <_free_r>
 8008e44:	2000      	movs	r0, #0
 8008e46:	6360      	str	r0, [r4, #52]	; 0x34
 8008e48:	e7c0      	b.n	8008dcc <__sflush_r+0x1c>
 8008e4a:	2301      	movs	r3, #1
 8008e4c:	4628      	mov	r0, r5
 8008e4e:	47b0      	blx	r6
 8008e50:	1c41      	adds	r1, r0, #1
 8008e52:	d1c8      	bne.n	8008de6 <__sflush_r+0x36>
 8008e54:	682b      	ldr	r3, [r5, #0]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d0c5      	beq.n	8008de6 <__sflush_r+0x36>
 8008e5a:	2b1d      	cmp	r3, #29
 8008e5c:	d001      	beq.n	8008e62 <__sflush_r+0xb2>
 8008e5e:	2b16      	cmp	r3, #22
 8008e60:	d101      	bne.n	8008e66 <__sflush_r+0xb6>
 8008e62:	602f      	str	r7, [r5, #0]
 8008e64:	e7b1      	b.n	8008dca <__sflush_r+0x1a>
 8008e66:	89a3      	ldrh	r3, [r4, #12]
 8008e68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e6c:	81a3      	strh	r3, [r4, #12]
 8008e6e:	e7ad      	b.n	8008dcc <__sflush_r+0x1c>
 8008e70:	690f      	ldr	r7, [r1, #16]
 8008e72:	2f00      	cmp	r7, #0
 8008e74:	d0a9      	beq.n	8008dca <__sflush_r+0x1a>
 8008e76:	0793      	lsls	r3, r2, #30
 8008e78:	bf18      	it	ne
 8008e7a:	2300      	movne	r3, #0
 8008e7c:	680e      	ldr	r6, [r1, #0]
 8008e7e:	bf08      	it	eq
 8008e80:	694b      	ldreq	r3, [r1, #20]
 8008e82:	eba6 0807 	sub.w	r8, r6, r7
 8008e86:	600f      	str	r7, [r1, #0]
 8008e88:	608b      	str	r3, [r1, #8]
 8008e8a:	f1b8 0f00 	cmp.w	r8, #0
 8008e8e:	dd9c      	ble.n	8008dca <__sflush_r+0x1a>
 8008e90:	4643      	mov	r3, r8
 8008e92:	463a      	mov	r2, r7
 8008e94:	6a21      	ldr	r1, [r4, #32]
 8008e96:	4628      	mov	r0, r5
 8008e98:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008e9a:	47b0      	blx	r6
 8008e9c:	2800      	cmp	r0, #0
 8008e9e:	dc06      	bgt.n	8008eae <__sflush_r+0xfe>
 8008ea0:	89a3      	ldrh	r3, [r4, #12]
 8008ea2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ea6:	81a3      	strh	r3, [r4, #12]
 8008ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8008eac:	e78e      	b.n	8008dcc <__sflush_r+0x1c>
 8008eae:	4407      	add	r7, r0
 8008eb0:	eba8 0800 	sub.w	r8, r8, r0
 8008eb4:	e7e9      	b.n	8008e8a <__sflush_r+0xda>
 8008eb6:	bf00      	nop
 8008eb8:	20400001 	.word	0x20400001

08008ebc <_fflush_r>:
 8008ebc:	b538      	push	{r3, r4, r5, lr}
 8008ebe:	690b      	ldr	r3, [r1, #16]
 8008ec0:	4605      	mov	r5, r0
 8008ec2:	460c      	mov	r4, r1
 8008ec4:	b1db      	cbz	r3, 8008efe <_fflush_r+0x42>
 8008ec6:	b118      	cbz	r0, 8008ed0 <_fflush_r+0x14>
 8008ec8:	6983      	ldr	r3, [r0, #24]
 8008eca:	b90b      	cbnz	r3, 8008ed0 <_fflush_r+0x14>
 8008ecc:	f000 f860 	bl	8008f90 <__sinit>
 8008ed0:	4b0c      	ldr	r3, [pc, #48]	; (8008f04 <_fflush_r+0x48>)
 8008ed2:	429c      	cmp	r4, r3
 8008ed4:	d109      	bne.n	8008eea <_fflush_r+0x2e>
 8008ed6:	686c      	ldr	r4, [r5, #4]
 8008ed8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008edc:	b17b      	cbz	r3, 8008efe <_fflush_r+0x42>
 8008ede:	4621      	mov	r1, r4
 8008ee0:	4628      	mov	r0, r5
 8008ee2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ee6:	f7ff bf63 	b.w	8008db0 <__sflush_r>
 8008eea:	4b07      	ldr	r3, [pc, #28]	; (8008f08 <_fflush_r+0x4c>)
 8008eec:	429c      	cmp	r4, r3
 8008eee:	d101      	bne.n	8008ef4 <_fflush_r+0x38>
 8008ef0:	68ac      	ldr	r4, [r5, #8]
 8008ef2:	e7f1      	b.n	8008ed8 <_fflush_r+0x1c>
 8008ef4:	4b05      	ldr	r3, [pc, #20]	; (8008f0c <_fflush_r+0x50>)
 8008ef6:	429c      	cmp	r4, r3
 8008ef8:	bf08      	it	eq
 8008efa:	68ec      	ldreq	r4, [r5, #12]
 8008efc:	e7ec      	b.n	8008ed8 <_fflush_r+0x1c>
 8008efe:	2000      	movs	r0, #0
 8008f00:	bd38      	pop	{r3, r4, r5, pc}
 8008f02:	bf00      	nop
 8008f04:	08009ffc 	.word	0x08009ffc
 8008f08:	0800a01c 	.word	0x0800a01c
 8008f0c:	08009fdc 	.word	0x08009fdc

08008f10 <std>:
 8008f10:	2300      	movs	r3, #0
 8008f12:	b510      	push	{r4, lr}
 8008f14:	4604      	mov	r4, r0
 8008f16:	e9c0 3300 	strd	r3, r3, [r0]
 8008f1a:	6083      	str	r3, [r0, #8]
 8008f1c:	8181      	strh	r1, [r0, #12]
 8008f1e:	6643      	str	r3, [r0, #100]	; 0x64
 8008f20:	81c2      	strh	r2, [r0, #14]
 8008f22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008f26:	6183      	str	r3, [r0, #24]
 8008f28:	4619      	mov	r1, r3
 8008f2a:	2208      	movs	r2, #8
 8008f2c:	305c      	adds	r0, #92	; 0x5c
 8008f2e:	f7ff fdd2 	bl	8008ad6 <memset>
 8008f32:	4b05      	ldr	r3, [pc, #20]	; (8008f48 <std+0x38>)
 8008f34:	6224      	str	r4, [r4, #32]
 8008f36:	6263      	str	r3, [r4, #36]	; 0x24
 8008f38:	4b04      	ldr	r3, [pc, #16]	; (8008f4c <std+0x3c>)
 8008f3a:	62a3      	str	r3, [r4, #40]	; 0x28
 8008f3c:	4b04      	ldr	r3, [pc, #16]	; (8008f50 <std+0x40>)
 8008f3e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008f40:	4b04      	ldr	r3, [pc, #16]	; (8008f54 <std+0x44>)
 8008f42:	6323      	str	r3, [r4, #48]	; 0x30
 8008f44:	bd10      	pop	{r4, pc}
 8008f46:	bf00      	nop
 8008f48:	08009b09 	.word	0x08009b09
 8008f4c:	08009b2b 	.word	0x08009b2b
 8008f50:	08009b63 	.word	0x08009b63
 8008f54:	08009b87 	.word	0x08009b87

08008f58 <_cleanup_r>:
 8008f58:	4901      	ldr	r1, [pc, #4]	; (8008f60 <_cleanup_r+0x8>)
 8008f5a:	f000 b885 	b.w	8009068 <_fwalk_reent>
 8008f5e:	bf00      	nop
 8008f60:	08008ebd 	.word	0x08008ebd

08008f64 <__sfmoreglue>:
 8008f64:	b570      	push	{r4, r5, r6, lr}
 8008f66:	2568      	movs	r5, #104	; 0x68
 8008f68:	1e4a      	subs	r2, r1, #1
 8008f6a:	4355      	muls	r5, r2
 8008f6c:	460e      	mov	r6, r1
 8008f6e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008f72:	f000 f947 	bl	8009204 <_malloc_r>
 8008f76:	4604      	mov	r4, r0
 8008f78:	b140      	cbz	r0, 8008f8c <__sfmoreglue+0x28>
 8008f7a:	2100      	movs	r1, #0
 8008f7c:	e9c0 1600 	strd	r1, r6, [r0]
 8008f80:	300c      	adds	r0, #12
 8008f82:	60a0      	str	r0, [r4, #8]
 8008f84:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008f88:	f7ff fda5 	bl	8008ad6 <memset>
 8008f8c:	4620      	mov	r0, r4
 8008f8e:	bd70      	pop	{r4, r5, r6, pc}

08008f90 <__sinit>:
 8008f90:	6983      	ldr	r3, [r0, #24]
 8008f92:	b510      	push	{r4, lr}
 8008f94:	4604      	mov	r4, r0
 8008f96:	bb33      	cbnz	r3, 8008fe6 <__sinit+0x56>
 8008f98:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8008f9c:	6503      	str	r3, [r0, #80]	; 0x50
 8008f9e:	4b12      	ldr	r3, [pc, #72]	; (8008fe8 <__sinit+0x58>)
 8008fa0:	4a12      	ldr	r2, [pc, #72]	; (8008fec <__sinit+0x5c>)
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	6282      	str	r2, [r0, #40]	; 0x28
 8008fa6:	4298      	cmp	r0, r3
 8008fa8:	bf04      	itt	eq
 8008faa:	2301      	moveq	r3, #1
 8008fac:	6183      	streq	r3, [r0, #24]
 8008fae:	f000 f81f 	bl	8008ff0 <__sfp>
 8008fb2:	6060      	str	r0, [r4, #4]
 8008fb4:	4620      	mov	r0, r4
 8008fb6:	f000 f81b 	bl	8008ff0 <__sfp>
 8008fba:	60a0      	str	r0, [r4, #8]
 8008fbc:	4620      	mov	r0, r4
 8008fbe:	f000 f817 	bl	8008ff0 <__sfp>
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	60e0      	str	r0, [r4, #12]
 8008fc6:	2104      	movs	r1, #4
 8008fc8:	6860      	ldr	r0, [r4, #4]
 8008fca:	f7ff ffa1 	bl	8008f10 <std>
 8008fce:	2201      	movs	r2, #1
 8008fd0:	2109      	movs	r1, #9
 8008fd2:	68a0      	ldr	r0, [r4, #8]
 8008fd4:	f7ff ff9c 	bl	8008f10 <std>
 8008fd8:	2202      	movs	r2, #2
 8008fda:	2112      	movs	r1, #18
 8008fdc:	68e0      	ldr	r0, [r4, #12]
 8008fde:	f7ff ff97 	bl	8008f10 <std>
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	61a3      	str	r3, [r4, #24]
 8008fe6:	bd10      	pop	{r4, pc}
 8008fe8:	08009fd8 	.word	0x08009fd8
 8008fec:	08008f59 	.word	0x08008f59

08008ff0 <__sfp>:
 8008ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ff2:	4b1b      	ldr	r3, [pc, #108]	; (8009060 <__sfp+0x70>)
 8008ff4:	4607      	mov	r7, r0
 8008ff6:	681e      	ldr	r6, [r3, #0]
 8008ff8:	69b3      	ldr	r3, [r6, #24]
 8008ffa:	b913      	cbnz	r3, 8009002 <__sfp+0x12>
 8008ffc:	4630      	mov	r0, r6
 8008ffe:	f7ff ffc7 	bl	8008f90 <__sinit>
 8009002:	3648      	adds	r6, #72	; 0x48
 8009004:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009008:	3b01      	subs	r3, #1
 800900a:	d503      	bpl.n	8009014 <__sfp+0x24>
 800900c:	6833      	ldr	r3, [r6, #0]
 800900e:	b133      	cbz	r3, 800901e <__sfp+0x2e>
 8009010:	6836      	ldr	r6, [r6, #0]
 8009012:	e7f7      	b.n	8009004 <__sfp+0x14>
 8009014:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009018:	b16d      	cbz	r5, 8009036 <__sfp+0x46>
 800901a:	3468      	adds	r4, #104	; 0x68
 800901c:	e7f4      	b.n	8009008 <__sfp+0x18>
 800901e:	2104      	movs	r1, #4
 8009020:	4638      	mov	r0, r7
 8009022:	f7ff ff9f 	bl	8008f64 <__sfmoreglue>
 8009026:	6030      	str	r0, [r6, #0]
 8009028:	2800      	cmp	r0, #0
 800902a:	d1f1      	bne.n	8009010 <__sfp+0x20>
 800902c:	230c      	movs	r3, #12
 800902e:	4604      	mov	r4, r0
 8009030:	603b      	str	r3, [r7, #0]
 8009032:	4620      	mov	r0, r4
 8009034:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009036:	4b0b      	ldr	r3, [pc, #44]	; (8009064 <__sfp+0x74>)
 8009038:	6665      	str	r5, [r4, #100]	; 0x64
 800903a:	e9c4 5500 	strd	r5, r5, [r4]
 800903e:	60a5      	str	r5, [r4, #8]
 8009040:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8009044:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8009048:	2208      	movs	r2, #8
 800904a:	4629      	mov	r1, r5
 800904c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009050:	f7ff fd41 	bl	8008ad6 <memset>
 8009054:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009058:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800905c:	e7e9      	b.n	8009032 <__sfp+0x42>
 800905e:	bf00      	nop
 8009060:	08009fd8 	.word	0x08009fd8
 8009064:	ffff0001 	.word	0xffff0001

08009068 <_fwalk_reent>:
 8009068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800906c:	4680      	mov	r8, r0
 800906e:	4689      	mov	r9, r1
 8009070:	2600      	movs	r6, #0
 8009072:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009076:	b914      	cbnz	r4, 800907e <_fwalk_reent+0x16>
 8009078:	4630      	mov	r0, r6
 800907a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800907e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8009082:	3f01      	subs	r7, #1
 8009084:	d501      	bpl.n	800908a <_fwalk_reent+0x22>
 8009086:	6824      	ldr	r4, [r4, #0]
 8009088:	e7f5      	b.n	8009076 <_fwalk_reent+0xe>
 800908a:	89ab      	ldrh	r3, [r5, #12]
 800908c:	2b01      	cmp	r3, #1
 800908e:	d907      	bls.n	80090a0 <_fwalk_reent+0x38>
 8009090:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009094:	3301      	adds	r3, #1
 8009096:	d003      	beq.n	80090a0 <_fwalk_reent+0x38>
 8009098:	4629      	mov	r1, r5
 800909a:	4640      	mov	r0, r8
 800909c:	47c8      	blx	r9
 800909e:	4306      	orrs	r6, r0
 80090a0:	3568      	adds	r5, #104	; 0x68
 80090a2:	e7ee      	b.n	8009082 <_fwalk_reent+0x1a>

080090a4 <__swhatbuf_r>:
 80090a4:	b570      	push	{r4, r5, r6, lr}
 80090a6:	460e      	mov	r6, r1
 80090a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090ac:	b096      	sub	sp, #88	; 0x58
 80090ae:	2900      	cmp	r1, #0
 80090b0:	4614      	mov	r4, r2
 80090b2:	461d      	mov	r5, r3
 80090b4:	da07      	bge.n	80090c6 <__swhatbuf_r+0x22>
 80090b6:	2300      	movs	r3, #0
 80090b8:	602b      	str	r3, [r5, #0]
 80090ba:	89b3      	ldrh	r3, [r6, #12]
 80090bc:	061a      	lsls	r2, r3, #24
 80090be:	d410      	bmi.n	80090e2 <__swhatbuf_r+0x3e>
 80090c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090c4:	e00e      	b.n	80090e4 <__swhatbuf_r+0x40>
 80090c6:	466a      	mov	r2, sp
 80090c8:	f000 fd84 	bl	8009bd4 <_fstat_r>
 80090cc:	2800      	cmp	r0, #0
 80090ce:	dbf2      	blt.n	80090b6 <__swhatbuf_r+0x12>
 80090d0:	9a01      	ldr	r2, [sp, #4]
 80090d2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80090d6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80090da:	425a      	negs	r2, r3
 80090dc:	415a      	adcs	r2, r3
 80090de:	602a      	str	r2, [r5, #0]
 80090e0:	e7ee      	b.n	80090c0 <__swhatbuf_r+0x1c>
 80090e2:	2340      	movs	r3, #64	; 0x40
 80090e4:	2000      	movs	r0, #0
 80090e6:	6023      	str	r3, [r4, #0]
 80090e8:	b016      	add	sp, #88	; 0x58
 80090ea:	bd70      	pop	{r4, r5, r6, pc}

080090ec <__smakebuf_r>:
 80090ec:	898b      	ldrh	r3, [r1, #12]
 80090ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80090f0:	079d      	lsls	r5, r3, #30
 80090f2:	4606      	mov	r6, r0
 80090f4:	460c      	mov	r4, r1
 80090f6:	d507      	bpl.n	8009108 <__smakebuf_r+0x1c>
 80090f8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80090fc:	6023      	str	r3, [r4, #0]
 80090fe:	6123      	str	r3, [r4, #16]
 8009100:	2301      	movs	r3, #1
 8009102:	6163      	str	r3, [r4, #20]
 8009104:	b002      	add	sp, #8
 8009106:	bd70      	pop	{r4, r5, r6, pc}
 8009108:	ab01      	add	r3, sp, #4
 800910a:	466a      	mov	r2, sp
 800910c:	f7ff ffca 	bl	80090a4 <__swhatbuf_r>
 8009110:	9900      	ldr	r1, [sp, #0]
 8009112:	4605      	mov	r5, r0
 8009114:	4630      	mov	r0, r6
 8009116:	f000 f875 	bl	8009204 <_malloc_r>
 800911a:	b948      	cbnz	r0, 8009130 <__smakebuf_r+0x44>
 800911c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009120:	059a      	lsls	r2, r3, #22
 8009122:	d4ef      	bmi.n	8009104 <__smakebuf_r+0x18>
 8009124:	f023 0303 	bic.w	r3, r3, #3
 8009128:	f043 0302 	orr.w	r3, r3, #2
 800912c:	81a3      	strh	r3, [r4, #12]
 800912e:	e7e3      	b.n	80090f8 <__smakebuf_r+0xc>
 8009130:	4b0d      	ldr	r3, [pc, #52]	; (8009168 <__smakebuf_r+0x7c>)
 8009132:	62b3      	str	r3, [r6, #40]	; 0x28
 8009134:	89a3      	ldrh	r3, [r4, #12]
 8009136:	6020      	str	r0, [r4, #0]
 8009138:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800913c:	81a3      	strh	r3, [r4, #12]
 800913e:	9b00      	ldr	r3, [sp, #0]
 8009140:	6120      	str	r0, [r4, #16]
 8009142:	6163      	str	r3, [r4, #20]
 8009144:	9b01      	ldr	r3, [sp, #4]
 8009146:	b15b      	cbz	r3, 8009160 <__smakebuf_r+0x74>
 8009148:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800914c:	4630      	mov	r0, r6
 800914e:	f000 fd53 	bl	8009bf8 <_isatty_r>
 8009152:	b128      	cbz	r0, 8009160 <__smakebuf_r+0x74>
 8009154:	89a3      	ldrh	r3, [r4, #12]
 8009156:	f023 0303 	bic.w	r3, r3, #3
 800915a:	f043 0301 	orr.w	r3, r3, #1
 800915e:	81a3      	strh	r3, [r4, #12]
 8009160:	89a3      	ldrh	r3, [r4, #12]
 8009162:	431d      	orrs	r5, r3
 8009164:	81a5      	strh	r5, [r4, #12]
 8009166:	e7cd      	b.n	8009104 <__smakebuf_r+0x18>
 8009168:	08008f59 	.word	0x08008f59

0800916c <_free_r>:
 800916c:	b538      	push	{r3, r4, r5, lr}
 800916e:	4605      	mov	r5, r0
 8009170:	2900      	cmp	r1, #0
 8009172:	d043      	beq.n	80091fc <_free_r+0x90>
 8009174:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009178:	1f0c      	subs	r4, r1, #4
 800917a:	2b00      	cmp	r3, #0
 800917c:	bfb8      	it	lt
 800917e:	18e4      	addlt	r4, r4, r3
 8009180:	f000 fd83 	bl	8009c8a <__malloc_lock>
 8009184:	4a1e      	ldr	r2, [pc, #120]	; (8009200 <_free_r+0x94>)
 8009186:	6813      	ldr	r3, [r2, #0]
 8009188:	4610      	mov	r0, r2
 800918a:	b933      	cbnz	r3, 800919a <_free_r+0x2e>
 800918c:	6063      	str	r3, [r4, #4]
 800918e:	6014      	str	r4, [r2, #0]
 8009190:	4628      	mov	r0, r5
 8009192:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009196:	f000 bd79 	b.w	8009c8c <__malloc_unlock>
 800919a:	42a3      	cmp	r3, r4
 800919c:	d90b      	bls.n	80091b6 <_free_r+0x4a>
 800919e:	6821      	ldr	r1, [r4, #0]
 80091a0:	1862      	adds	r2, r4, r1
 80091a2:	4293      	cmp	r3, r2
 80091a4:	bf01      	itttt	eq
 80091a6:	681a      	ldreq	r2, [r3, #0]
 80091a8:	685b      	ldreq	r3, [r3, #4]
 80091aa:	1852      	addeq	r2, r2, r1
 80091ac:	6022      	streq	r2, [r4, #0]
 80091ae:	6063      	str	r3, [r4, #4]
 80091b0:	6004      	str	r4, [r0, #0]
 80091b2:	e7ed      	b.n	8009190 <_free_r+0x24>
 80091b4:	4613      	mov	r3, r2
 80091b6:	685a      	ldr	r2, [r3, #4]
 80091b8:	b10a      	cbz	r2, 80091be <_free_r+0x52>
 80091ba:	42a2      	cmp	r2, r4
 80091bc:	d9fa      	bls.n	80091b4 <_free_r+0x48>
 80091be:	6819      	ldr	r1, [r3, #0]
 80091c0:	1858      	adds	r0, r3, r1
 80091c2:	42a0      	cmp	r0, r4
 80091c4:	d10b      	bne.n	80091de <_free_r+0x72>
 80091c6:	6820      	ldr	r0, [r4, #0]
 80091c8:	4401      	add	r1, r0
 80091ca:	1858      	adds	r0, r3, r1
 80091cc:	4282      	cmp	r2, r0
 80091ce:	6019      	str	r1, [r3, #0]
 80091d0:	d1de      	bne.n	8009190 <_free_r+0x24>
 80091d2:	6810      	ldr	r0, [r2, #0]
 80091d4:	6852      	ldr	r2, [r2, #4]
 80091d6:	4401      	add	r1, r0
 80091d8:	6019      	str	r1, [r3, #0]
 80091da:	605a      	str	r2, [r3, #4]
 80091dc:	e7d8      	b.n	8009190 <_free_r+0x24>
 80091de:	d902      	bls.n	80091e6 <_free_r+0x7a>
 80091e0:	230c      	movs	r3, #12
 80091e2:	602b      	str	r3, [r5, #0]
 80091e4:	e7d4      	b.n	8009190 <_free_r+0x24>
 80091e6:	6820      	ldr	r0, [r4, #0]
 80091e8:	1821      	adds	r1, r4, r0
 80091ea:	428a      	cmp	r2, r1
 80091ec:	bf01      	itttt	eq
 80091ee:	6811      	ldreq	r1, [r2, #0]
 80091f0:	6852      	ldreq	r2, [r2, #4]
 80091f2:	1809      	addeq	r1, r1, r0
 80091f4:	6021      	streq	r1, [r4, #0]
 80091f6:	6062      	str	r2, [r4, #4]
 80091f8:	605c      	str	r4, [r3, #4]
 80091fa:	e7c9      	b.n	8009190 <_free_r+0x24>
 80091fc:	bd38      	pop	{r3, r4, r5, pc}
 80091fe:	bf00      	nop
 8009200:	200027f4 	.word	0x200027f4

08009204 <_malloc_r>:
 8009204:	b570      	push	{r4, r5, r6, lr}
 8009206:	1ccd      	adds	r5, r1, #3
 8009208:	f025 0503 	bic.w	r5, r5, #3
 800920c:	3508      	adds	r5, #8
 800920e:	2d0c      	cmp	r5, #12
 8009210:	bf38      	it	cc
 8009212:	250c      	movcc	r5, #12
 8009214:	2d00      	cmp	r5, #0
 8009216:	4606      	mov	r6, r0
 8009218:	db01      	blt.n	800921e <_malloc_r+0x1a>
 800921a:	42a9      	cmp	r1, r5
 800921c:	d903      	bls.n	8009226 <_malloc_r+0x22>
 800921e:	230c      	movs	r3, #12
 8009220:	6033      	str	r3, [r6, #0]
 8009222:	2000      	movs	r0, #0
 8009224:	bd70      	pop	{r4, r5, r6, pc}
 8009226:	f000 fd30 	bl	8009c8a <__malloc_lock>
 800922a:	4a21      	ldr	r2, [pc, #132]	; (80092b0 <_malloc_r+0xac>)
 800922c:	6814      	ldr	r4, [r2, #0]
 800922e:	4621      	mov	r1, r4
 8009230:	b991      	cbnz	r1, 8009258 <_malloc_r+0x54>
 8009232:	4c20      	ldr	r4, [pc, #128]	; (80092b4 <_malloc_r+0xb0>)
 8009234:	6823      	ldr	r3, [r4, #0]
 8009236:	b91b      	cbnz	r3, 8009240 <_malloc_r+0x3c>
 8009238:	4630      	mov	r0, r6
 800923a:	f000 fc55 	bl	8009ae8 <_sbrk_r>
 800923e:	6020      	str	r0, [r4, #0]
 8009240:	4629      	mov	r1, r5
 8009242:	4630      	mov	r0, r6
 8009244:	f000 fc50 	bl	8009ae8 <_sbrk_r>
 8009248:	1c43      	adds	r3, r0, #1
 800924a:	d124      	bne.n	8009296 <_malloc_r+0x92>
 800924c:	230c      	movs	r3, #12
 800924e:	4630      	mov	r0, r6
 8009250:	6033      	str	r3, [r6, #0]
 8009252:	f000 fd1b 	bl	8009c8c <__malloc_unlock>
 8009256:	e7e4      	b.n	8009222 <_malloc_r+0x1e>
 8009258:	680b      	ldr	r3, [r1, #0]
 800925a:	1b5b      	subs	r3, r3, r5
 800925c:	d418      	bmi.n	8009290 <_malloc_r+0x8c>
 800925e:	2b0b      	cmp	r3, #11
 8009260:	d90f      	bls.n	8009282 <_malloc_r+0x7e>
 8009262:	600b      	str	r3, [r1, #0]
 8009264:	18cc      	adds	r4, r1, r3
 8009266:	50cd      	str	r5, [r1, r3]
 8009268:	4630      	mov	r0, r6
 800926a:	f000 fd0f 	bl	8009c8c <__malloc_unlock>
 800926e:	f104 000b 	add.w	r0, r4, #11
 8009272:	1d23      	adds	r3, r4, #4
 8009274:	f020 0007 	bic.w	r0, r0, #7
 8009278:	1ac3      	subs	r3, r0, r3
 800927a:	d0d3      	beq.n	8009224 <_malloc_r+0x20>
 800927c:	425a      	negs	r2, r3
 800927e:	50e2      	str	r2, [r4, r3]
 8009280:	e7d0      	b.n	8009224 <_malloc_r+0x20>
 8009282:	684b      	ldr	r3, [r1, #4]
 8009284:	428c      	cmp	r4, r1
 8009286:	bf16      	itet	ne
 8009288:	6063      	strne	r3, [r4, #4]
 800928a:	6013      	streq	r3, [r2, #0]
 800928c:	460c      	movne	r4, r1
 800928e:	e7eb      	b.n	8009268 <_malloc_r+0x64>
 8009290:	460c      	mov	r4, r1
 8009292:	6849      	ldr	r1, [r1, #4]
 8009294:	e7cc      	b.n	8009230 <_malloc_r+0x2c>
 8009296:	1cc4      	adds	r4, r0, #3
 8009298:	f024 0403 	bic.w	r4, r4, #3
 800929c:	42a0      	cmp	r0, r4
 800929e:	d005      	beq.n	80092ac <_malloc_r+0xa8>
 80092a0:	1a21      	subs	r1, r4, r0
 80092a2:	4630      	mov	r0, r6
 80092a4:	f000 fc20 	bl	8009ae8 <_sbrk_r>
 80092a8:	3001      	adds	r0, #1
 80092aa:	d0cf      	beq.n	800924c <_malloc_r+0x48>
 80092ac:	6025      	str	r5, [r4, #0]
 80092ae:	e7db      	b.n	8009268 <_malloc_r+0x64>
 80092b0:	200027f4 	.word	0x200027f4
 80092b4:	200027f8 	.word	0x200027f8

080092b8 <__ssputs_r>:
 80092b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092bc:	688e      	ldr	r6, [r1, #8]
 80092be:	4682      	mov	sl, r0
 80092c0:	429e      	cmp	r6, r3
 80092c2:	460c      	mov	r4, r1
 80092c4:	4690      	mov	r8, r2
 80092c6:	4699      	mov	r9, r3
 80092c8:	d837      	bhi.n	800933a <__ssputs_r+0x82>
 80092ca:	898a      	ldrh	r2, [r1, #12]
 80092cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80092d0:	d031      	beq.n	8009336 <__ssputs_r+0x7e>
 80092d2:	2302      	movs	r3, #2
 80092d4:	6825      	ldr	r5, [r4, #0]
 80092d6:	6909      	ldr	r1, [r1, #16]
 80092d8:	1a6f      	subs	r7, r5, r1
 80092da:	6965      	ldr	r5, [r4, #20]
 80092dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80092e0:	fb95 f5f3 	sdiv	r5, r5, r3
 80092e4:	f109 0301 	add.w	r3, r9, #1
 80092e8:	443b      	add	r3, r7
 80092ea:	429d      	cmp	r5, r3
 80092ec:	bf38      	it	cc
 80092ee:	461d      	movcc	r5, r3
 80092f0:	0553      	lsls	r3, r2, #21
 80092f2:	d530      	bpl.n	8009356 <__ssputs_r+0x9e>
 80092f4:	4629      	mov	r1, r5
 80092f6:	f7ff ff85 	bl	8009204 <_malloc_r>
 80092fa:	4606      	mov	r6, r0
 80092fc:	b950      	cbnz	r0, 8009314 <__ssputs_r+0x5c>
 80092fe:	230c      	movs	r3, #12
 8009300:	f04f 30ff 	mov.w	r0, #4294967295
 8009304:	f8ca 3000 	str.w	r3, [sl]
 8009308:	89a3      	ldrh	r3, [r4, #12]
 800930a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800930e:	81a3      	strh	r3, [r4, #12]
 8009310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009314:	463a      	mov	r2, r7
 8009316:	6921      	ldr	r1, [r4, #16]
 8009318:	f7ff fbd2 	bl	8008ac0 <memcpy>
 800931c:	89a3      	ldrh	r3, [r4, #12]
 800931e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009322:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009326:	81a3      	strh	r3, [r4, #12]
 8009328:	6126      	str	r6, [r4, #16]
 800932a:	443e      	add	r6, r7
 800932c:	6026      	str	r6, [r4, #0]
 800932e:	464e      	mov	r6, r9
 8009330:	6165      	str	r5, [r4, #20]
 8009332:	1bed      	subs	r5, r5, r7
 8009334:	60a5      	str	r5, [r4, #8]
 8009336:	454e      	cmp	r6, r9
 8009338:	d900      	bls.n	800933c <__ssputs_r+0x84>
 800933a:	464e      	mov	r6, r9
 800933c:	4632      	mov	r2, r6
 800933e:	4641      	mov	r1, r8
 8009340:	6820      	ldr	r0, [r4, #0]
 8009342:	f000 fc89 	bl	8009c58 <memmove>
 8009346:	68a3      	ldr	r3, [r4, #8]
 8009348:	2000      	movs	r0, #0
 800934a:	1b9b      	subs	r3, r3, r6
 800934c:	60a3      	str	r3, [r4, #8]
 800934e:	6823      	ldr	r3, [r4, #0]
 8009350:	441e      	add	r6, r3
 8009352:	6026      	str	r6, [r4, #0]
 8009354:	e7dc      	b.n	8009310 <__ssputs_r+0x58>
 8009356:	462a      	mov	r2, r5
 8009358:	f000 fc99 	bl	8009c8e <_realloc_r>
 800935c:	4606      	mov	r6, r0
 800935e:	2800      	cmp	r0, #0
 8009360:	d1e2      	bne.n	8009328 <__ssputs_r+0x70>
 8009362:	6921      	ldr	r1, [r4, #16]
 8009364:	4650      	mov	r0, sl
 8009366:	f7ff ff01 	bl	800916c <_free_r>
 800936a:	e7c8      	b.n	80092fe <__ssputs_r+0x46>

0800936c <_svfiprintf_r>:
 800936c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009370:	461d      	mov	r5, r3
 8009372:	898b      	ldrh	r3, [r1, #12]
 8009374:	b09d      	sub	sp, #116	; 0x74
 8009376:	061f      	lsls	r7, r3, #24
 8009378:	4680      	mov	r8, r0
 800937a:	460c      	mov	r4, r1
 800937c:	4616      	mov	r6, r2
 800937e:	d50f      	bpl.n	80093a0 <_svfiprintf_r+0x34>
 8009380:	690b      	ldr	r3, [r1, #16]
 8009382:	b96b      	cbnz	r3, 80093a0 <_svfiprintf_r+0x34>
 8009384:	2140      	movs	r1, #64	; 0x40
 8009386:	f7ff ff3d 	bl	8009204 <_malloc_r>
 800938a:	6020      	str	r0, [r4, #0]
 800938c:	6120      	str	r0, [r4, #16]
 800938e:	b928      	cbnz	r0, 800939c <_svfiprintf_r+0x30>
 8009390:	230c      	movs	r3, #12
 8009392:	f8c8 3000 	str.w	r3, [r8]
 8009396:	f04f 30ff 	mov.w	r0, #4294967295
 800939a:	e0c8      	b.n	800952e <_svfiprintf_r+0x1c2>
 800939c:	2340      	movs	r3, #64	; 0x40
 800939e:	6163      	str	r3, [r4, #20]
 80093a0:	2300      	movs	r3, #0
 80093a2:	9309      	str	r3, [sp, #36]	; 0x24
 80093a4:	2320      	movs	r3, #32
 80093a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80093aa:	2330      	movs	r3, #48	; 0x30
 80093ac:	f04f 0b01 	mov.w	fp, #1
 80093b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80093b4:	9503      	str	r5, [sp, #12]
 80093b6:	4637      	mov	r7, r6
 80093b8:	463d      	mov	r5, r7
 80093ba:	f815 3b01 	ldrb.w	r3, [r5], #1
 80093be:	b10b      	cbz	r3, 80093c4 <_svfiprintf_r+0x58>
 80093c0:	2b25      	cmp	r3, #37	; 0x25
 80093c2:	d13e      	bne.n	8009442 <_svfiprintf_r+0xd6>
 80093c4:	ebb7 0a06 	subs.w	sl, r7, r6
 80093c8:	d00b      	beq.n	80093e2 <_svfiprintf_r+0x76>
 80093ca:	4653      	mov	r3, sl
 80093cc:	4632      	mov	r2, r6
 80093ce:	4621      	mov	r1, r4
 80093d0:	4640      	mov	r0, r8
 80093d2:	f7ff ff71 	bl	80092b8 <__ssputs_r>
 80093d6:	3001      	adds	r0, #1
 80093d8:	f000 80a4 	beq.w	8009524 <_svfiprintf_r+0x1b8>
 80093dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093de:	4453      	add	r3, sl
 80093e0:	9309      	str	r3, [sp, #36]	; 0x24
 80093e2:	783b      	ldrb	r3, [r7, #0]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	f000 809d 	beq.w	8009524 <_svfiprintf_r+0x1b8>
 80093ea:	2300      	movs	r3, #0
 80093ec:	f04f 32ff 	mov.w	r2, #4294967295
 80093f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093f4:	9304      	str	r3, [sp, #16]
 80093f6:	9307      	str	r3, [sp, #28]
 80093f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80093fc:	931a      	str	r3, [sp, #104]	; 0x68
 80093fe:	462f      	mov	r7, r5
 8009400:	2205      	movs	r2, #5
 8009402:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009406:	4850      	ldr	r0, [pc, #320]	; (8009548 <_svfiprintf_r+0x1dc>)
 8009408:	f000 fc18 	bl	8009c3c <memchr>
 800940c:	9b04      	ldr	r3, [sp, #16]
 800940e:	b9d0      	cbnz	r0, 8009446 <_svfiprintf_r+0xda>
 8009410:	06d9      	lsls	r1, r3, #27
 8009412:	bf44      	itt	mi
 8009414:	2220      	movmi	r2, #32
 8009416:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800941a:	071a      	lsls	r2, r3, #28
 800941c:	bf44      	itt	mi
 800941e:	222b      	movmi	r2, #43	; 0x2b
 8009420:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009424:	782a      	ldrb	r2, [r5, #0]
 8009426:	2a2a      	cmp	r2, #42	; 0x2a
 8009428:	d015      	beq.n	8009456 <_svfiprintf_r+0xea>
 800942a:	462f      	mov	r7, r5
 800942c:	2000      	movs	r0, #0
 800942e:	250a      	movs	r5, #10
 8009430:	9a07      	ldr	r2, [sp, #28]
 8009432:	4639      	mov	r1, r7
 8009434:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009438:	3b30      	subs	r3, #48	; 0x30
 800943a:	2b09      	cmp	r3, #9
 800943c:	d94d      	bls.n	80094da <_svfiprintf_r+0x16e>
 800943e:	b1b8      	cbz	r0, 8009470 <_svfiprintf_r+0x104>
 8009440:	e00f      	b.n	8009462 <_svfiprintf_r+0xf6>
 8009442:	462f      	mov	r7, r5
 8009444:	e7b8      	b.n	80093b8 <_svfiprintf_r+0x4c>
 8009446:	4a40      	ldr	r2, [pc, #256]	; (8009548 <_svfiprintf_r+0x1dc>)
 8009448:	463d      	mov	r5, r7
 800944a:	1a80      	subs	r0, r0, r2
 800944c:	fa0b f000 	lsl.w	r0, fp, r0
 8009450:	4318      	orrs	r0, r3
 8009452:	9004      	str	r0, [sp, #16]
 8009454:	e7d3      	b.n	80093fe <_svfiprintf_r+0x92>
 8009456:	9a03      	ldr	r2, [sp, #12]
 8009458:	1d11      	adds	r1, r2, #4
 800945a:	6812      	ldr	r2, [r2, #0]
 800945c:	9103      	str	r1, [sp, #12]
 800945e:	2a00      	cmp	r2, #0
 8009460:	db01      	blt.n	8009466 <_svfiprintf_r+0xfa>
 8009462:	9207      	str	r2, [sp, #28]
 8009464:	e004      	b.n	8009470 <_svfiprintf_r+0x104>
 8009466:	4252      	negs	r2, r2
 8009468:	f043 0302 	orr.w	r3, r3, #2
 800946c:	9207      	str	r2, [sp, #28]
 800946e:	9304      	str	r3, [sp, #16]
 8009470:	783b      	ldrb	r3, [r7, #0]
 8009472:	2b2e      	cmp	r3, #46	; 0x2e
 8009474:	d10c      	bne.n	8009490 <_svfiprintf_r+0x124>
 8009476:	787b      	ldrb	r3, [r7, #1]
 8009478:	2b2a      	cmp	r3, #42	; 0x2a
 800947a:	d133      	bne.n	80094e4 <_svfiprintf_r+0x178>
 800947c:	9b03      	ldr	r3, [sp, #12]
 800947e:	3702      	adds	r7, #2
 8009480:	1d1a      	adds	r2, r3, #4
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	9203      	str	r2, [sp, #12]
 8009486:	2b00      	cmp	r3, #0
 8009488:	bfb8      	it	lt
 800948a:	f04f 33ff 	movlt.w	r3, #4294967295
 800948e:	9305      	str	r3, [sp, #20]
 8009490:	4d2e      	ldr	r5, [pc, #184]	; (800954c <_svfiprintf_r+0x1e0>)
 8009492:	2203      	movs	r2, #3
 8009494:	7839      	ldrb	r1, [r7, #0]
 8009496:	4628      	mov	r0, r5
 8009498:	f000 fbd0 	bl	8009c3c <memchr>
 800949c:	b138      	cbz	r0, 80094ae <_svfiprintf_r+0x142>
 800949e:	2340      	movs	r3, #64	; 0x40
 80094a0:	1b40      	subs	r0, r0, r5
 80094a2:	fa03 f000 	lsl.w	r0, r3, r0
 80094a6:	9b04      	ldr	r3, [sp, #16]
 80094a8:	3701      	adds	r7, #1
 80094aa:	4303      	orrs	r3, r0
 80094ac:	9304      	str	r3, [sp, #16]
 80094ae:	7839      	ldrb	r1, [r7, #0]
 80094b0:	2206      	movs	r2, #6
 80094b2:	4827      	ldr	r0, [pc, #156]	; (8009550 <_svfiprintf_r+0x1e4>)
 80094b4:	1c7e      	adds	r6, r7, #1
 80094b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80094ba:	f000 fbbf 	bl	8009c3c <memchr>
 80094be:	2800      	cmp	r0, #0
 80094c0:	d038      	beq.n	8009534 <_svfiprintf_r+0x1c8>
 80094c2:	4b24      	ldr	r3, [pc, #144]	; (8009554 <_svfiprintf_r+0x1e8>)
 80094c4:	bb13      	cbnz	r3, 800950c <_svfiprintf_r+0x1a0>
 80094c6:	9b03      	ldr	r3, [sp, #12]
 80094c8:	3307      	adds	r3, #7
 80094ca:	f023 0307 	bic.w	r3, r3, #7
 80094ce:	3308      	adds	r3, #8
 80094d0:	9303      	str	r3, [sp, #12]
 80094d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094d4:	444b      	add	r3, r9
 80094d6:	9309      	str	r3, [sp, #36]	; 0x24
 80094d8:	e76d      	b.n	80093b6 <_svfiprintf_r+0x4a>
 80094da:	fb05 3202 	mla	r2, r5, r2, r3
 80094de:	2001      	movs	r0, #1
 80094e0:	460f      	mov	r7, r1
 80094e2:	e7a6      	b.n	8009432 <_svfiprintf_r+0xc6>
 80094e4:	2300      	movs	r3, #0
 80094e6:	250a      	movs	r5, #10
 80094e8:	4619      	mov	r1, r3
 80094ea:	3701      	adds	r7, #1
 80094ec:	9305      	str	r3, [sp, #20]
 80094ee:	4638      	mov	r0, r7
 80094f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094f4:	3a30      	subs	r2, #48	; 0x30
 80094f6:	2a09      	cmp	r2, #9
 80094f8:	d903      	bls.n	8009502 <_svfiprintf_r+0x196>
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d0c8      	beq.n	8009490 <_svfiprintf_r+0x124>
 80094fe:	9105      	str	r1, [sp, #20]
 8009500:	e7c6      	b.n	8009490 <_svfiprintf_r+0x124>
 8009502:	fb05 2101 	mla	r1, r5, r1, r2
 8009506:	2301      	movs	r3, #1
 8009508:	4607      	mov	r7, r0
 800950a:	e7f0      	b.n	80094ee <_svfiprintf_r+0x182>
 800950c:	ab03      	add	r3, sp, #12
 800950e:	9300      	str	r3, [sp, #0]
 8009510:	4622      	mov	r2, r4
 8009512:	4b11      	ldr	r3, [pc, #68]	; (8009558 <_svfiprintf_r+0x1ec>)
 8009514:	a904      	add	r1, sp, #16
 8009516:	4640      	mov	r0, r8
 8009518:	f3af 8000 	nop.w
 800951c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009520:	4681      	mov	r9, r0
 8009522:	d1d6      	bne.n	80094d2 <_svfiprintf_r+0x166>
 8009524:	89a3      	ldrh	r3, [r4, #12]
 8009526:	065b      	lsls	r3, r3, #25
 8009528:	f53f af35 	bmi.w	8009396 <_svfiprintf_r+0x2a>
 800952c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800952e:	b01d      	add	sp, #116	; 0x74
 8009530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009534:	ab03      	add	r3, sp, #12
 8009536:	9300      	str	r3, [sp, #0]
 8009538:	4622      	mov	r2, r4
 800953a:	4b07      	ldr	r3, [pc, #28]	; (8009558 <_svfiprintf_r+0x1ec>)
 800953c:	a904      	add	r1, sp, #16
 800953e:	4640      	mov	r0, r8
 8009540:	f000 f9c0 	bl	80098c4 <_printf_i>
 8009544:	e7ea      	b.n	800951c <_svfiprintf_r+0x1b0>
 8009546:	bf00      	nop
 8009548:	0800a03c 	.word	0x0800a03c
 800954c:	0800a042 	.word	0x0800a042
 8009550:	0800a046 	.word	0x0800a046
 8009554:	00000000 	.word	0x00000000
 8009558:	080092b9 	.word	0x080092b9

0800955c <__sfputc_r>:
 800955c:	6893      	ldr	r3, [r2, #8]
 800955e:	b410      	push	{r4}
 8009560:	3b01      	subs	r3, #1
 8009562:	2b00      	cmp	r3, #0
 8009564:	6093      	str	r3, [r2, #8]
 8009566:	da07      	bge.n	8009578 <__sfputc_r+0x1c>
 8009568:	6994      	ldr	r4, [r2, #24]
 800956a:	42a3      	cmp	r3, r4
 800956c:	db01      	blt.n	8009572 <__sfputc_r+0x16>
 800956e:	290a      	cmp	r1, #10
 8009570:	d102      	bne.n	8009578 <__sfputc_r+0x1c>
 8009572:	bc10      	pop	{r4}
 8009574:	f7ff bb5c 	b.w	8008c30 <__swbuf_r>
 8009578:	6813      	ldr	r3, [r2, #0]
 800957a:	1c58      	adds	r0, r3, #1
 800957c:	6010      	str	r0, [r2, #0]
 800957e:	7019      	strb	r1, [r3, #0]
 8009580:	4608      	mov	r0, r1
 8009582:	bc10      	pop	{r4}
 8009584:	4770      	bx	lr

08009586 <__sfputs_r>:
 8009586:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009588:	4606      	mov	r6, r0
 800958a:	460f      	mov	r7, r1
 800958c:	4614      	mov	r4, r2
 800958e:	18d5      	adds	r5, r2, r3
 8009590:	42ac      	cmp	r4, r5
 8009592:	d101      	bne.n	8009598 <__sfputs_r+0x12>
 8009594:	2000      	movs	r0, #0
 8009596:	e007      	b.n	80095a8 <__sfputs_r+0x22>
 8009598:	463a      	mov	r2, r7
 800959a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800959e:	4630      	mov	r0, r6
 80095a0:	f7ff ffdc 	bl	800955c <__sfputc_r>
 80095a4:	1c43      	adds	r3, r0, #1
 80095a6:	d1f3      	bne.n	8009590 <__sfputs_r+0xa>
 80095a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080095ac <_vfiprintf_r>:
 80095ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095b0:	460c      	mov	r4, r1
 80095b2:	b09d      	sub	sp, #116	; 0x74
 80095b4:	4617      	mov	r7, r2
 80095b6:	461d      	mov	r5, r3
 80095b8:	4606      	mov	r6, r0
 80095ba:	b118      	cbz	r0, 80095c4 <_vfiprintf_r+0x18>
 80095bc:	6983      	ldr	r3, [r0, #24]
 80095be:	b90b      	cbnz	r3, 80095c4 <_vfiprintf_r+0x18>
 80095c0:	f7ff fce6 	bl	8008f90 <__sinit>
 80095c4:	4b7c      	ldr	r3, [pc, #496]	; (80097b8 <_vfiprintf_r+0x20c>)
 80095c6:	429c      	cmp	r4, r3
 80095c8:	d158      	bne.n	800967c <_vfiprintf_r+0xd0>
 80095ca:	6874      	ldr	r4, [r6, #4]
 80095cc:	89a3      	ldrh	r3, [r4, #12]
 80095ce:	0718      	lsls	r0, r3, #28
 80095d0:	d55e      	bpl.n	8009690 <_vfiprintf_r+0xe4>
 80095d2:	6923      	ldr	r3, [r4, #16]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d05b      	beq.n	8009690 <_vfiprintf_r+0xe4>
 80095d8:	2300      	movs	r3, #0
 80095da:	9309      	str	r3, [sp, #36]	; 0x24
 80095dc:	2320      	movs	r3, #32
 80095de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80095e2:	2330      	movs	r3, #48	; 0x30
 80095e4:	f04f 0b01 	mov.w	fp, #1
 80095e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80095ec:	9503      	str	r5, [sp, #12]
 80095ee:	46b8      	mov	r8, r7
 80095f0:	4645      	mov	r5, r8
 80095f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80095f6:	b10b      	cbz	r3, 80095fc <_vfiprintf_r+0x50>
 80095f8:	2b25      	cmp	r3, #37	; 0x25
 80095fa:	d154      	bne.n	80096a6 <_vfiprintf_r+0xfa>
 80095fc:	ebb8 0a07 	subs.w	sl, r8, r7
 8009600:	d00b      	beq.n	800961a <_vfiprintf_r+0x6e>
 8009602:	4653      	mov	r3, sl
 8009604:	463a      	mov	r2, r7
 8009606:	4621      	mov	r1, r4
 8009608:	4630      	mov	r0, r6
 800960a:	f7ff ffbc 	bl	8009586 <__sfputs_r>
 800960e:	3001      	adds	r0, #1
 8009610:	f000 80c2 	beq.w	8009798 <_vfiprintf_r+0x1ec>
 8009614:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009616:	4453      	add	r3, sl
 8009618:	9309      	str	r3, [sp, #36]	; 0x24
 800961a:	f898 3000 	ldrb.w	r3, [r8]
 800961e:	2b00      	cmp	r3, #0
 8009620:	f000 80ba 	beq.w	8009798 <_vfiprintf_r+0x1ec>
 8009624:	2300      	movs	r3, #0
 8009626:	f04f 32ff 	mov.w	r2, #4294967295
 800962a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800962e:	9304      	str	r3, [sp, #16]
 8009630:	9307      	str	r3, [sp, #28]
 8009632:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009636:	931a      	str	r3, [sp, #104]	; 0x68
 8009638:	46a8      	mov	r8, r5
 800963a:	2205      	movs	r2, #5
 800963c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8009640:	485e      	ldr	r0, [pc, #376]	; (80097bc <_vfiprintf_r+0x210>)
 8009642:	f000 fafb 	bl	8009c3c <memchr>
 8009646:	9b04      	ldr	r3, [sp, #16]
 8009648:	bb78      	cbnz	r0, 80096aa <_vfiprintf_r+0xfe>
 800964a:	06d9      	lsls	r1, r3, #27
 800964c:	bf44      	itt	mi
 800964e:	2220      	movmi	r2, #32
 8009650:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009654:	071a      	lsls	r2, r3, #28
 8009656:	bf44      	itt	mi
 8009658:	222b      	movmi	r2, #43	; 0x2b
 800965a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800965e:	782a      	ldrb	r2, [r5, #0]
 8009660:	2a2a      	cmp	r2, #42	; 0x2a
 8009662:	d02a      	beq.n	80096ba <_vfiprintf_r+0x10e>
 8009664:	46a8      	mov	r8, r5
 8009666:	2000      	movs	r0, #0
 8009668:	250a      	movs	r5, #10
 800966a:	9a07      	ldr	r2, [sp, #28]
 800966c:	4641      	mov	r1, r8
 800966e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009672:	3b30      	subs	r3, #48	; 0x30
 8009674:	2b09      	cmp	r3, #9
 8009676:	d969      	bls.n	800974c <_vfiprintf_r+0x1a0>
 8009678:	b360      	cbz	r0, 80096d4 <_vfiprintf_r+0x128>
 800967a:	e024      	b.n	80096c6 <_vfiprintf_r+0x11a>
 800967c:	4b50      	ldr	r3, [pc, #320]	; (80097c0 <_vfiprintf_r+0x214>)
 800967e:	429c      	cmp	r4, r3
 8009680:	d101      	bne.n	8009686 <_vfiprintf_r+0xda>
 8009682:	68b4      	ldr	r4, [r6, #8]
 8009684:	e7a2      	b.n	80095cc <_vfiprintf_r+0x20>
 8009686:	4b4f      	ldr	r3, [pc, #316]	; (80097c4 <_vfiprintf_r+0x218>)
 8009688:	429c      	cmp	r4, r3
 800968a:	bf08      	it	eq
 800968c:	68f4      	ldreq	r4, [r6, #12]
 800968e:	e79d      	b.n	80095cc <_vfiprintf_r+0x20>
 8009690:	4621      	mov	r1, r4
 8009692:	4630      	mov	r0, r6
 8009694:	f7ff fb1e 	bl	8008cd4 <__swsetup_r>
 8009698:	2800      	cmp	r0, #0
 800969a:	d09d      	beq.n	80095d8 <_vfiprintf_r+0x2c>
 800969c:	f04f 30ff 	mov.w	r0, #4294967295
 80096a0:	b01d      	add	sp, #116	; 0x74
 80096a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096a6:	46a8      	mov	r8, r5
 80096a8:	e7a2      	b.n	80095f0 <_vfiprintf_r+0x44>
 80096aa:	4a44      	ldr	r2, [pc, #272]	; (80097bc <_vfiprintf_r+0x210>)
 80096ac:	4645      	mov	r5, r8
 80096ae:	1a80      	subs	r0, r0, r2
 80096b0:	fa0b f000 	lsl.w	r0, fp, r0
 80096b4:	4318      	orrs	r0, r3
 80096b6:	9004      	str	r0, [sp, #16]
 80096b8:	e7be      	b.n	8009638 <_vfiprintf_r+0x8c>
 80096ba:	9a03      	ldr	r2, [sp, #12]
 80096bc:	1d11      	adds	r1, r2, #4
 80096be:	6812      	ldr	r2, [r2, #0]
 80096c0:	9103      	str	r1, [sp, #12]
 80096c2:	2a00      	cmp	r2, #0
 80096c4:	db01      	blt.n	80096ca <_vfiprintf_r+0x11e>
 80096c6:	9207      	str	r2, [sp, #28]
 80096c8:	e004      	b.n	80096d4 <_vfiprintf_r+0x128>
 80096ca:	4252      	negs	r2, r2
 80096cc:	f043 0302 	orr.w	r3, r3, #2
 80096d0:	9207      	str	r2, [sp, #28]
 80096d2:	9304      	str	r3, [sp, #16]
 80096d4:	f898 3000 	ldrb.w	r3, [r8]
 80096d8:	2b2e      	cmp	r3, #46	; 0x2e
 80096da:	d10e      	bne.n	80096fa <_vfiprintf_r+0x14e>
 80096dc:	f898 3001 	ldrb.w	r3, [r8, #1]
 80096e0:	2b2a      	cmp	r3, #42	; 0x2a
 80096e2:	d138      	bne.n	8009756 <_vfiprintf_r+0x1aa>
 80096e4:	9b03      	ldr	r3, [sp, #12]
 80096e6:	f108 0802 	add.w	r8, r8, #2
 80096ea:	1d1a      	adds	r2, r3, #4
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	9203      	str	r2, [sp, #12]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	bfb8      	it	lt
 80096f4:	f04f 33ff 	movlt.w	r3, #4294967295
 80096f8:	9305      	str	r3, [sp, #20]
 80096fa:	4d33      	ldr	r5, [pc, #204]	; (80097c8 <_vfiprintf_r+0x21c>)
 80096fc:	2203      	movs	r2, #3
 80096fe:	f898 1000 	ldrb.w	r1, [r8]
 8009702:	4628      	mov	r0, r5
 8009704:	f000 fa9a 	bl	8009c3c <memchr>
 8009708:	b140      	cbz	r0, 800971c <_vfiprintf_r+0x170>
 800970a:	2340      	movs	r3, #64	; 0x40
 800970c:	1b40      	subs	r0, r0, r5
 800970e:	fa03 f000 	lsl.w	r0, r3, r0
 8009712:	9b04      	ldr	r3, [sp, #16]
 8009714:	f108 0801 	add.w	r8, r8, #1
 8009718:	4303      	orrs	r3, r0
 800971a:	9304      	str	r3, [sp, #16]
 800971c:	f898 1000 	ldrb.w	r1, [r8]
 8009720:	2206      	movs	r2, #6
 8009722:	482a      	ldr	r0, [pc, #168]	; (80097cc <_vfiprintf_r+0x220>)
 8009724:	f108 0701 	add.w	r7, r8, #1
 8009728:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800972c:	f000 fa86 	bl	8009c3c <memchr>
 8009730:	2800      	cmp	r0, #0
 8009732:	d037      	beq.n	80097a4 <_vfiprintf_r+0x1f8>
 8009734:	4b26      	ldr	r3, [pc, #152]	; (80097d0 <_vfiprintf_r+0x224>)
 8009736:	bb1b      	cbnz	r3, 8009780 <_vfiprintf_r+0x1d4>
 8009738:	9b03      	ldr	r3, [sp, #12]
 800973a:	3307      	adds	r3, #7
 800973c:	f023 0307 	bic.w	r3, r3, #7
 8009740:	3308      	adds	r3, #8
 8009742:	9303      	str	r3, [sp, #12]
 8009744:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009746:	444b      	add	r3, r9
 8009748:	9309      	str	r3, [sp, #36]	; 0x24
 800974a:	e750      	b.n	80095ee <_vfiprintf_r+0x42>
 800974c:	fb05 3202 	mla	r2, r5, r2, r3
 8009750:	2001      	movs	r0, #1
 8009752:	4688      	mov	r8, r1
 8009754:	e78a      	b.n	800966c <_vfiprintf_r+0xc0>
 8009756:	2300      	movs	r3, #0
 8009758:	250a      	movs	r5, #10
 800975a:	4619      	mov	r1, r3
 800975c:	f108 0801 	add.w	r8, r8, #1
 8009760:	9305      	str	r3, [sp, #20]
 8009762:	4640      	mov	r0, r8
 8009764:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009768:	3a30      	subs	r2, #48	; 0x30
 800976a:	2a09      	cmp	r2, #9
 800976c:	d903      	bls.n	8009776 <_vfiprintf_r+0x1ca>
 800976e:	2b00      	cmp	r3, #0
 8009770:	d0c3      	beq.n	80096fa <_vfiprintf_r+0x14e>
 8009772:	9105      	str	r1, [sp, #20]
 8009774:	e7c1      	b.n	80096fa <_vfiprintf_r+0x14e>
 8009776:	fb05 2101 	mla	r1, r5, r1, r2
 800977a:	2301      	movs	r3, #1
 800977c:	4680      	mov	r8, r0
 800977e:	e7f0      	b.n	8009762 <_vfiprintf_r+0x1b6>
 8009780:	ab03      	add	r3, sp, #12
 8009782:	9300      	str	r3, [sp, #0]
 8009784:	4622      	mov	r2, r4
 8009786:	4b13      	ldr	r3, [pc, #76]	; (80097d4 <_vfiprintf_r+0x228>)
 8009788:	a904      	add	r1, sp, #16
 800978a:	4630      	mov	r0, r6
 800978c:	f3af 8000 	nop.w
 8009790:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009794:	4681      	mov	r9, r0
 8009796:	d1d5      	bne.n	8009744 <_vfiprintf_r+0x198>
 8009798:	89a3      	ldrh	r3, [r4, #12]
 800979a:	065b      	lsls	r3, r3, #25
 800979c:	f53f af7e 	bmi.w	800969c <_vfiprintf_r+0xf0>
 80097a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80097a2:	e77d      	b.n	80096a0 <_vfiprintf_r+0xf4>
 80097a4:	ab03      	add	r3, sp, #12
 80097a6:	9300      	str	r3, [sp, #0]
 80097a8:	4622      	mov	r2, r4
 80097aa:	4b0a      	ldr	r3, [pc, #40]	; (80097d4 <_vfiprintf_r+0x228>)
 80097ac:	a904      	add	r1, sp, #16
 80097ae:	4630      	mov	r0, r6
 80097b0:	f000 f888 	bl	80098c4 <_printf_i>
 80097b4:	e7ec      	b.n	8009790 <_vfiprintf_r+0x1e4>
 80097b6:	bf00      	nop
 80097b8:	08009ffc 	.word	0x08009ffc
 80097bc:	0800a03c 	.word	0x0800a03c
 80097c0:	0800a01c 	.word	0x0800a01c
 80097c4:	08009fdc 	.word	0x08009fdc
 80097c8:	0800a042 	.word	0x0800a042
 80097cc:	0800a046 	.word	0x0800a046
 80097d0:	00000000 	.word	0x00000000
 80097d4:	08009587 	.word	0x08009587

080097d8 <_printf_common>:
 80097d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097dc:	4691      	mov	r9, r2
 80097de:	461f      	mov	r7, r3
 80097e0:	688a      	ldr	r2, [r1, #8]
 80097e2:	690b      	ldr	r3, [r1, #16]
 80097e4:	4606      	mov	r6, r0
 80097e6:	4293      	cmp	r3, r2
 80097e8:	bfb8      	it	lt
 80097ea:	4613      	movlt	r3, r2
 80097ec:	f8c9 3000 	str.w	r3, [r9]
 80097f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80097f4:	460c      	mov	r4, r1
 80097f6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80097fa:	b112      	cbz	r2, 8009802 <_printf_common+0x2a>
 80097fc:	3301      	adds	r3, #1
 80097fe:	f8c9 3000 	str.w	r3, [r9]
 8009802:	6823      	ldr	r3, [r4, #0]
 8009804:	0699      	lsls	r1, r3, #26
 8009806:	bf42      	ittt	mi
 8009808:	f8d9 3000 	ldrmi.w	r3, [r9]
 800980c:	3302      	addmi	r3, #2
 800980e:	f8c9 3000 	strmi.w	r3, [r9]
 8009812:	6825      	ldr	r5, [r4, #0]
 8009814:	f015 0506 	ands.w	r5, r5, #6
 8009818:	d107      	bne.n	800982a <_printf_common+0x52>
 800981a:	f104 0a19 	add.w	sl, r4, #25
 800981e:	68e3      	ldr	r3, [r4, #12]
 8009820:	f8d9 2000 	ldr.w	r2, [r9]
 8009824:	1a9b      	subs	r3, r3, r2
 8009826:	42ab      	cmp	r3, r5
 8009828:	dc29      	bgt.n	800987e <_printf_common+0xa6>
 800982a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800982e:	6822      	ldr	r2, [r4, #0]
 8009830:	3300      	adds	r3, #0
 8009832:	bf18      	it	ne
 8009834:	2301      	movne	r3, #1
 8009836:	0692      	lsls	r2, r2, #26
 8009838:	d42e      	bmi.n	8009898 <_printf_common+0xc0>
 800983a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800983e:	4639      	mov	r1, r7
 8009840:	4630      	mov	r0, r6
 8009842:	47c0      	blx	r8
 8009844:	3001      	adds	r0, #1
 8009846:	d021      	beq.n	800988c <_printf_common+0xb4>
 8009848:	6823      	ldr	r3, [r4, #0]
 800984a:	68e5      	ldr	r5, [r4, #12]
 800984c:	f003 0306 	and.w	r3, r3, #6
 8009850:	2b04      	cmp	r3, #4
 8009852:	bf18      	it	ne
 8009854:	2500      	movne	r5, #0
 8009856:	f8d9 2000 	ldr.w	r2, [r9]
 800985a:	f04f 0900 	mov.w	r9, #0
 800985e:	bf08      	it	eq
 8009860:	1aad      	subeq	r5, r5, r2
 8009862:	68a3      	ldr	r3, [r4, #8]
 8009864:	6922      	ldr	r2, [r4, #16]
 8009866:	bf08      	it	eq
 8009868:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800986c:	4293      	cmp	r3, r2
 800986e:	bfc4      	itt	gt
 8009870:	1a9b      	subgt	r3, r3, r2
 8009872:	18ed      	addgt	r5, r5, r3
 8009874:	341a      	adds	r4, #26
 8009876:	454d      	cmp	r5, r9
 8009878:	d11a      	bne.n	80098b0 <_printf_common+0xd8>
 800987a:	2000      	movs	r0, #0
 800987c:	e008      	b.n	8009890 <_printf_common+0xb8>
 800987e:	2301      	movs	r3, #1
 8009880:	4652      	mov	r2, sl
 8009882:	4639      	mov	r1, r7
 8009884:	4630      	mov	r0, r6
 8009886:	47c0      	blx	r8
 8009888:	3001      	adds	r0, #1
 800988a:	d103      	bne.n	8009894 <_printf_common+0xbc>
 800988c:	f04f 30ff 	mov.w	r0, #4294967295
 8009890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009894:	3501      	adds	r5, #1
 8009896:	e7c2      	b.n	800981e <_printf_common+0x46>
 8009898:	2030      	movs	r0, #48	; 0x30
 800989a:	18e1      	adds	r1, r4, r3
 800989c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80098a0:	1c5a      	adds	r2, r3, #1
 80098a2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80098a6:	4422      	add	r2, r4
 80098a8:	3302      	adds	r3, #2
 80098aa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80098ae:	e7c4      	b.n	800983a <_printf_common+0x62>
 80098b0:	2301      	movs	r3, #1
 80098b2:	4622      	mov	r2, r4
 80098b4:	4639      	mov	r1, r7
 80098b6:	4630      	mov	r0, r6
 80098b8:	47c0      	blx	r8
 80098ba:	3001      	adds	r0, #1
 80098bc:	d0e6      	beq.n	800988c <_printf_common+0xb4>
 80098be:	f109 0901 	add.w	r9, r9, #1
 80098c2:	e7d8      	b.n	8009876 <_printf_common+0x9e>

080098c4 <_printf_i>:
 80098c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80098c8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80098cc:	460c      	mov	r4, r1
 80098ce:	7e09      	ldrb	r1, [r1, #24]
 80098d0:	b085      	sub	sp, #20
 80098d2:	296e      	cmp	r1, #110	; 0x6e
 80098d4:	4617      	mov	r7, r2
 80098d6:	4606      	mov	r6, r0
 80098d8:	4698      	mov	r8, r3
 80098da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80098dc:	f000 80b3 	beq.w	8009a46 <_printf_i+0x182>
 80098e0:	d822      	bhi.n	8009928 <_printf_i+0x64>
 80098e2:	2963      	cmp	r1, #99	; 0x63
 80098e4:	d036      	beq.n	8009954 <_printf_i+0x90>
 80098e6:	d80a      	bhi.n	80098fe <_printf_i+0x3a>
 80098e8:	2900      	cmp	r1, #0
 80098ea:	f000 80b9 	beq.w	8009a60 <_printf_i+0x19c>
 80098ee:	2958      	cmp	r1, #88	; 0x58
 80098f0:	f000 8083 	beq.w	80099fa <_printf_i+0x136>
 80098f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80098f8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80098fc:	e032      	b.n	8009964 <_printf_i+0xa0>
 80098fe:	2964      	cmp	r1, #100	; 0x64
 8009900:	d001      	beq.n	8009906 <_printf_i+0x42>
 8009902:	2969      	cmp	r1, #105	; 0x69
 8009904:	d1f6      	bne.n	80098f4 <_printf_i+0x30>
 8009906:	6820      	ldr	r0, [r4, #0]
 8009908:	6813      	ldr	r3, [r2, #0]
 800990a:	0605      	lsls	r5, r0, #24
 800990c:	f103 0104 	add.w	r1, r3, #4
 8009910:	d52a      	bpl.n	8009968 <_printf_i+0xa4>
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	6011      	str	r1, [r2, #0]
 8009916:	2b00      	cmp	r3, #0
 8009918:	da03      	bge.n	8009922 <_printf_i+0x5e>
 800991a:	222d      	movs	r2, #45	; 0x2d
 800991c:	425b      	negs	r3, r3
 800991e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009922:	486f      	ldr	r0, [pc, #444]	; (8009ae0 <_printf_i+0x21c>)
 8009924:	220a      	movs	r2, #10
 8009926:	e039      	b.n	800999c <_printf_i+0xd8>
 8009928:	2973      	cmp	r1, #115	; 0x73
 800992a:	f000 809d 	beq.w	8009a68 <_printf_i+0x1a4>
 800992e:	d808      	bhi.n	8009942 <_printf_i+0x7e>
 8009930:	296f      	cmp	r1, #111	; 0x6f
 8009932:	d020      	beq.n	8009976 <_printf_i+0xb2>
 8009934:	2970      	cmp	r1, #112	; 0x70
 8009936:	d1dd      	bne.n	80098f4 <_printf_i+0x30>
 8009938:	6823      	ldr	r3, [r4, #0]
 800993a:	f043 0320 	orr.w	r3, r3, #32
 800993e:	6023      	str	r3, [r4, #0]
 8009940:	e003      	b.n	800994a <_printf_i+0x86>
 8009942:	2975      	cmp	r1, #117	; 0x75
 8009944:	d017      	beq.n	8009976 <_printf_i+0xb2>
 8009946:	2978      	cmp	r1, #120	; 0x78
 8009948:	d1d4      	bne.n	80098f4 <_printf_i+0x30>
 800994a:	2378      	movs	r3, #120	; 0x78
 800994c:	4865      	ldr	r0, [pc, #404]	; (8009ae4 <_printf_i+0x220>)
 800994e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009952:	e055      	b.n	8009a00 <_printf_i+0x13c>
 8009954:	6813      	ldr	r3, [r2, #0]
 8009956:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800995a:	1d19      	adds	r1, r3, #4
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	6011      	str	r1, [r2, #0]
 8009960:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009964:	2301      	movs	r3, #1
 8009966:	e08c      	b.n	8009a82 <_printf_i+0x1be>
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800996e:	6011      	str	r1, [r2, #0]
 8009970:	bf18      	it	ne
 8009972:	b21b      	sxthne	r3, r3
 8009974:	e7cf      	b.n	8009916 <_printf_i+0x52>
 8009976:	6813      	ldr	r3, [r2, #0]
 8009978:	6825      	ldr	r5, [r4, #0]
 800997a:	1d18      	adds	r0, r3, #4
 800997c:	6010      	str	r0, [r2, #0]
 800997e:	0628      	lsls	r0, r5, #24
 8009980:	d501      	bpl.n	8009986 <_printf_i+0xc2>
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	e002      	b.n	800998c <_printf_i+0xc8>
 8009986:	0668      	lsls	r0, r5, #25
 8009988:	d5fb      	bpl.n	8009982 <_printf_i+0xbe>
 800998a:	881b      	ldrh	r3, [r3, #0]
 800998c:	296f      	cmp	r1, #111	; 0x6f
 800998e:	bf14      	ite	ne
 8009990:	220a      	movne	r2, #10
 8009992:	2208      	moveq	r2, #8
 8009994:	4852      	ldr	r0, [pc, #328]	; (8009ae0 <_printf_i+0x21c>)
 8009996:	2100      	movs	r1, #0
 8009998:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800999c:	6865      	ldr	r5, [r4, #4]
 800999e:	2d00      	cmp	r5, #0
 80099a0:	60a5      	str	r5, [r4, #8]
 80099a2:	f2c0 8095 	blt.w	8009ad0 <_printf_i+0x20c>
 80099a6:	6821      	ldr	r1, [r4, #0]
 80099a8:	f021 0104 	bic.w	r1, r1, #4
 80099ac:	6021      	str	r1, [r4, #0]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d13d      	bne.n	8009a2e <_printf_i+0x16a>
 80099b2:	2d00      	cmp	r5, #0
 80099b4:	f040 808e 	bne.w	8009ad4 <_printf_i+0x210>
 80099b8:	4665      	mov	r5, ip
 80099ba:	2a08      	cmp	r2, #8
 80099bc:	d10b      	bne.n	80099d6 <_printf_i+0x112>
 80099be:	6823      	ldr	r3, [r4, #0]
 80099c0:	07db      	lsls	r3, r3, #31
 80099c2:	d508      	bpl.n	80099d6 <_printf_i+0x112>
 80099c4:	6923      	ldr	r3, [r4, #16]
 80099c6:	6862      	ldr	r2, [r4, #4]
 80099c8:	429a      	cmp	r2, r3
 80099ca:	bfde      	ittt	le
 80099cc:	2330      	movle	r3, #48	; 0x30
 80099ce:	f805 3c01 	strble.w	r3, [r5, #-1]
 80099d2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80099d6:	ebac 0305 	sub.w	r3, ip, r5
 80099da:	6123      	str	r3, [r4, #16]
 80099dc:	f8cd 8000 	str.w	r8, [sp]
 80099e0:	463b      	mov	r3, r7
 80099e2:	aa03      	add	r2, sp, #12
 80099e4:	4621      	mov	r1, r4
 80099e6:	4630      	mov	r0, r6
 80099e8:	f7ff fef6 	bl	80097d8 <_printf_common>
 80099ec:	3001      	adds	r0, #1
 80099ee:	d14d      	bne.n	8009a8c <_printf_i+0x1c8>
 80099f0:	f04f 30ff 	mov.w	r0, #4294967295
 80099f4:	b005      	add	sp, #20
 80099f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80099fa:	4839      	ldr	r0, [pc, #228]	; (8009ae0 <_printf_i+0x21c>)
 80099fc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009a00:	6813      	ldr	r3, [r2, #0]
 8009a02:	6821      	ldr	r1, [r4, #0]
 8009a04:	1d1d      	adds	r5, r3, #4
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	6015      	str	r5, [r2, #0]
 8009a0a:	060a      	lsls	r2, r1, #24
 8009a0c:	d50b      	bpl.n	8009a26 <_printf_i+0x162>
 8009a0e:	07ca      	lsls	r2, r1, #31
 8009a10:	bf44      	itt	mi
 8009a12:	f041 0120 	orrmi.w	r1, r1, #32
 8009a16:	6021      	strmi	r1, [r4, #0]
 8009a18:	b91b      	cbnz	r3, 8009a22 <_printf_i+0x15e>
 8009a1a:	6822      	ldr	r2, [r4, #0]
 8009a1c:	f022 0220 	bic.w	r2, r2, #32
 8009a20:	6022      	str	r2, [r4, #0]
 8009a22:	2210      	movs	r2, #16
 8009a24:	e7b7      	b.n	8009996 <_printf_i+0xd2>
 8009a26:	064d      	lsls	r5, r1, #25
 8009a28:	bf48      	it	mi
 8009a2a:	b29b      	uxthmi	r3, r3
 8009a2c:	e7ef      	b.n	8009a0e <_printf_i+0x14a>
 8009a2e:	4665      	mov	r5, ip
 8009a30:	fbb3 f1f2 	udiv	r1, r3, r2
 8009a34:	fb02 3311 	mls	r3, r2, r1, r3
 8009a38:	5cc3      	ldrb	r3, [r0, r3]
 8009a3a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009a3e:	460b      	mov	r3, r1
 8009a40:	2900      	cmp	r1, #0
 8009a42:	d1f5      	bne.n	8009a30 <_printf_i+0x16c>
 8009a44:	e7b9      	b.n	80099ba <_printf_i+0xf6>
 8009a46:	6813      	ldr	r3, [r2, #0]
 8009a48:	6825      	ldr	r5, [r4, #0]
 8009a4a:	1d18      	adds	r0, r3, #4
 8009a4c:	6961      	ldr	r1, [r4, #20]
 8009a4e:	6010      	str	r0, [r2, #0]
 8009a50:	0628      	lsls	r0, r5, #24
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	d501      	bpl.n	8009a5a <_printf_i+0x196>
 8009a56:	6019      	str	r1, [r3, #0]
 8009a58:	e002      	b.n	8009a60 <_printf_i+0x19c>
 8009a5a:	066a      	lsls	r2, r5, #25
 8009a5c:	d5fb      	bpl.n	8009a56 <_printf_i+0x192>
 8009a5e:	8019      	strh	r1, [r3, #0]
 8009a60:	2300      	movs	r3, #0
 8009a62:	4665      	mov	r5, ip
 8009a64:	6123      	str	r3, [r4, #16]
 8009a66:	e7b9      	b.n	80099dc <_printf_i+0x118>
 8009a68:	6813      	ldr	r3, [r2, #0]
 8009a6a:	1d19      	adds	r1, r3, #4
 8009a6c:	6011      	str	r1, [r2, #0]
 8009a6e:	681d      	ldr	r5, [r3, #0]
 8009a70:	6862      	ldr	r2, [r4, #4]
 8009a72:	2100      	movs	r1, #0
 8009a74:	4628      	mov	r0, r5
 8009a76:	f000 f8e1 	bl	8009c3c <memchr>
 8009a7a:	b108      	cbz	r0, 8009a80 <_printf_i+0x1bc>
 8009a7c:	1b40      	subs	r0, r0, r5
 8009a7e:	6060      	str	r0, [r4, #4]
 8009a80:	6863      	ldr	r3, [r4, #4]
 8009a82:	6123      	str	r3, [r4, #16]
 8009a84:	2300      	movs	r3, #0
 8009a86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a8a:	e7a7      	b.n	80099dc <_printf_i+0x118>
 8009a8c:	6923      	ldr	r3, [r4, #16]
 8009a8e:	462a      	mov	r2, r5
 8009a90:	4639      	mov	r1, r7
 8009a92:	4630      	mov	r0, r6
 8009a94:	47c0      	blx	r8
 8009a96:	3001      	adds	r0, #1
 8009a98:	d0aa      	beq.n	80099f0 <_printf_i+0x12c>
 8009a9a:	6823      	ldr	r3, [r4, #0]
 8009a9c:	079b      	lsls	r3, r3, #30
 8009a9e:	d413      	bmi.n	8009ac8 <_printf_i+0x204>
 8009aa0:	68e0      	ldr	r0, [r4, #12]
 8009aa2:	9b03      	ldr	r3, [sp, #12]
 8009aa4:	4298      	cmp	r0, r3
 8009aa6:	bfb8      	it	lt
 8009aa8:	4618      	movlt	r0, r3
 8009aaa:	e7a3      	b.n	80099f4 <_printf_i+0x130>
 8009aac:	2301      	movs	r3, #1
 8009aae:	464a      	mov	r2, r9
 8009ab0:	4639      	mov	r1, r7
 8009ab2:	4630      	mov	r0, r6
 8009ab4:	47c0      	blx	r8
 8009ab6:	3001      	adds	r0, #1
 8009ab8:	d09a      	beq.n	80099f0 <_printf_i+0x12c>
 8009aba:	3501      	adds	r5, #1
 8009abc:	68e3      	ldr	r3, [r4, #12]
 8009abe:	9a03      	ldr	r2, [sp, #12]
 8009ac0:	1a9b      	subs	r3, r3, r2
 8009ac2:	42ab      	cmp	r3, r5
 8009ac4:	dcf2      	bgt.n	8009aac <_printf_i+0x1e8>
 8009ac6:	e7eb      	b.n	8009aa0 <_printf_i+0x1dc>
 8009ac8:	2500      	movs	r5, #0
 8009aca:	f104 0919 	add.w	r9, r4, #25
 8009ace:	e7f5      	b.n	8009abc <_printf_i+0x1f8>
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d1ac      	bne.n	8009a2e <_printf_i+0x16a>
 8009ad4:	7803      	ldrb	r3, [r0, #0]
 8009ad6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009ada:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009ade:	e76c      	b.n	80099ba <_printf_i+0xf6>
 8009ae0:	0800a04d 	.word	0x0800a04d
 8009ae4:	0800a05e 	.word	0x0800a05e

08009ae8 <_sbrk_r>:
 8009ae8:	b538      	push	{r3, r4, r5, lr}
 8009aea:	2300      	movs	r3, #0
 8009aec:	4c05      	ldr	r4, [pc, #20]	; (8009b04 <_sbrk_r+0x1c>)
 8009aee:	4605      	mov	r5, r0
 8009af0:	4608      	mov	r0, r1
 8009af2:	6023      	str	r3, [r4, #0]
 8009af4:	f7f7 fa32 	bl	8000f5c <_sbrk>
 8009af8:	1c43      	adds	r3, r0, #1
 8009afa:	d102      	bne.n	8009b02 <_sbrk_r+0x1a>
 8009afc:	6823      	ldr	r3, [r4, #0]
 8009afe:	b103      	cbz	r3, 8009b02 <_sbrk_r+0x1a>
 8009b00:	602b      	str	r3, [r5, #0]
 8009b02:	bd38      	pop	{r3, r4, r5, pc}
 8009b04:	20003208 	.word	0x20003208

08009b08 <__sread>:
 8009b08:	b510      	push	{r4, lr}
 8009b0a:	460c      	mov	r4, r1
 8009b0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b10:	f000 f8e4 	bl	8009cdc <_read_r>
 8009b14:	2800      	cmp	r0, #0
 8009b16:	bfab      	itete	ge
 8009b18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009b1a:	89a3      	ldrhlt	r3, [r4, #12]
 8009b1c:	181b      	addge	r3, r3, r0
 8009b1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009b22:	bfac      	ite	ge
 8009b24:	6563      	strge	r3, [r4, #84]	; 0x54
 8009b26:	81a3      	strhlt	r3, [r4, #12]
 8009b28:	bd10      	pop	{r4, pc}

08009b2a <__swrite>:
 8009b2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b2e:	461f      	mov	r7, r3
 8009b30:	898b      	ldrh	r3, [r1, #12]
 8009b32:	4605      	mov	r5, r0
 8009b34:	05db      	lsls	r3, r3, #23
 8009b36:	460c      	mov	r4, r1
 8009b38:	4616      	mov	r6, r2
 8009b3a:	d505      	bpl.n	8009b48 <__swrite+0x1e>
 8009b3c:	2302      	movs	r3, #2
 8009b3e:	2200      	movs	r2, #0
 8009b40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b44:	f000 f868 	bl	8009c18 <_lseek_r>
 8009b48:	89a3      	ldrh	r3, [r4, #12]
 8009b4a:	4632      	mov	r2, r6
 8009b4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009b50:	81a3      	strh	r3, [r4, #12]
 8009b52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b56:	463b      	mov	r3, r7
 8009b58:	4628      	mov	r0, r5
 8009b5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b5e:	f000 b817 	b.w	8009b90 <_write_r>

08009b62 <__sseek>:
 8009b62:	b510      	push	{r4, lr}
 8009b64:	460c      	mov	r4, r1
 8009b66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b6a:	f000 f855 	bl	8009c18 <_lseek_r>
 8009b6e:	1c43      	adds	r3, r0, #1
 8009b70:	89a3      	ldrh	r3, [r4, #12]
 8009b72:	bf15      	itete	ne
 8009b74:	6560      	strne	r0, [r4, #84]	; 0x54
 8009b76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009b7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009b7e:	81a3      	strheq	r3, [r4, #12]
 8009b80:	bf18      	it	ne
 8009b82:	81a3      	strhne	r3, [r4, #12]
 8009b84:	bd10      	pop	{r4, pc}

08009b86 <__sclose>:
 8009b86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b8a:	f000 b813 	b.w	8009bb4 <_close_r>
	...

08009b90 <_write_r>:
 8009b90:	b538      	push	{r3, r4, r5, lr}
 8009b92:	4605      	mov	r5, r0
 8009b94:	4608      	mov	r0, r1
 8009b96:	4611      	mov	r1, r2
 8009b98:	2200      	movs	r2, #0
 8009b9a:	4c05      	ldr	r4, [pc, #20]	; (8009bb0 <_write_r+0x20>)
 8009b9c:	6022      	str	r2, [r4, #0]
 8009b9e:	461a      	mov	r2, r3
 8009ba0:	f7f7 f98f 	bl	8000ec2 <_write>
 8009ba4:	1c43      	adds	r3, r0, #1
 8009ba6:	d102      	bne.n	8009bae <_write_r+0x1e>
 8009ba8:	6823      	ldr	r3, [r4, #0]
 8009baa:	b103      	cbz	r3, 8009bae <_write_r+0x1e>
 8009bac:	602b      	str	r3, [r5, #0]
 8009bae:	bd38      	pop	{r3, r4, r5, pc}
 8009bb0:	20003208 	.word	0x20003208

08009bb4 <_close_r>:
 8009bb4:	b538      	push	{r3, r4, r5, lr}
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	4c05      	ldr	r4, [pc, #20]	; (8009bd0 <_close_r+0x1c>)
 8009bba:	4605      	mov	r5, r0
 8009bbc:	4608      	mov	r0, r1
 8009bbe:	6023      	str	r3, [r4, #0]
 8009bc0:	f7f7 f99b 	bl	8000efa <_close>
 8009bc4:	1c43      	adds	r3, r0, #1
 8009bc6:	d102      	bne.n	8009bce <_close_r+0x1a>
 8009bc8:	6823      	ldr	r3, [r4, #0]
 8009bca:	b103      	cbz	r3, 8009bce <_close_r+0x1a>
 8009bcc:	602b      	str	r3, [r5, #0]
 8009bce:	bd38      	pop	{r3, r4, r5, pc}
 8009bd0:	20003208 	.word	0x20003208

08009bd4 <_fstat_r>:
 8009bd4:	b538      	push	{r3, r4, r5, lr}
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	4c06      	ldr	r4, [pc, #24]	; (8009bf4 <_fstat_r+0x20>)
 8009bda:	4605      	mov	r5, r0
 8009bdc:	4608      	mov	r0, r1
 8009bde:	4611      	mov	r1, r2
 8009be0:	6023      	str	r3, [r4, #0]
 8009be2:	f7f7 f995 	bl	8000f10 <_fstat>
 8009be6:	1c43      	adds	r3, r0, #1
 8009be8:	d102      	bne.n	8009bf0 <_fstat_r+0x1c>
 8009bea:	6823      	ldr	r3, [r4, #0]
 8009bec:	b103      	cbz	r3, 8009bf0 <_fstat_r+0x1c>
 8009bee:	602b      	str	r3, [r5, #0]
 8009bf0:	bd38      	pop	{r3, r4, r5, pc}
 8009bf2:	bf00      	nop
 8009bf4:	20003208 	.word	0x20003208

08009bf8 <_isatty_r>:
 8009bf8:	b538      	push	{r3, r4, r5, lr}
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	4c05      	ldr	r4, [pc, #20]	; (8009c14 <_isatty_r+0x1c>)
 8009bfe:	4605      	mov	r5, r0
 8009c00:	4608      	mov	r0, r1
 8009c02:	6023      	str	r3, [r4, #0]
 8009c04:	f7f7 f993 	bl	8000f2e <_isatty>
 8009c08:	1c43      	adds	r3, r0, #1
 8009c0a:	d102      	bne.n	8009c12 <_isatty_r+0x1a>
 8009c0c:	6823      	ldr	r3, [r4, #0]
 8009c0e:	b103      	cbz	r3, 8009c12 <_isatty_r+0x1a>
 8009c10:	602b      	str	r3, [r5, #0]
 8009c12:	bd38      	pop	{r3, r4, r5, pc}
 8009c14:	20003208 	.word	0x20003208

08009c18 <_lseek_r>:
 8009c18:	b538      	push	{r3, r4, r5, lr}
 8009c1a:	4605      	mov	r5, r0
 8009c1c:	4608      	mov	r0, r1
 8009c1e:	4611      	mov	r1, r2
 8009c20:	2200      	movs	r2, #0
 8009c22:	4c05      	ldr	r4, [pc, #20]	; (8009c38 <_lseek_r+0x20>)
 8009c24:	6022      	str	r2, [r4, #0]
 8009c26:	461a      	mov	r2, r3
 8009c28:	f7f7 f98b 	bl	8000f42 <_lseek>
 8009c2c:	1c43      	adds	r3, r0, #1
 8009c2e:	d102      	bne.n	8009c36 <_lseek_r+0x1e>
 8009c30:	6823      	ldr	r3, [r4, #0]
 8009c32:	b103      	cbz	r3, 8009c36 <_lseek_r+0x1e>
 8009c34:	602b      	str	r3, [r5, #0]
 8009c36:	bd38      	pop	{r3, r4, r5, pc}
 8009c38:	20003208 	.word	0x20003208

08009c3c <memchr>:
 8009c3c:	b510      	push	{r4, lr}
 8009c3e:	b2c9      	uxtb	r1, r1
 8009c40:	4402      	add	r2, r0
 8009c42:	4290      	cmp	r0, r2
 8009c44:	4603      	mov	r3, r0
 8009c46:	d101      	bne.n	8009c4c <memchr+0x10>
 8009c48:	2300      	movs	r3, #0
 8009c4a:	e003      	b.n	8009c54 <memchr+0x18>
 8009c4c:	781c      	ldrb	r4, [r3, #0]
 8009c4e:	3001      	adds	r0, #1
 8009c50:	428c      	cmp	r4, r1
 8009c52:	d1f6      	bne.n	8009c42 <memchr+0x6>
 8009c54:	4618      	mov	r0, r3
 8009c56:	bd10      	pop	{r4, pc}

08009c58 <memmove>:
 8009c58:	4288      	cmp	r0, r1
 8009c5a:	b510      	push	{r4, lr}
 8009c5c:	eb01 0302 	add.w	r3, r1, r2
 8009c60:	d807      	bhi.n	8009c72 <memmove+0x1a>
 8009c62:	1e42      	subs	r2, r0, #1
 8009c64:	4299      	cmp	r1, r3
 8009c66:	d00a      	beq.n	8009c7e <memmove+0x26>
 8009c68:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c6c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009c70:	e7f8      	b.n	8009c64 <memmove+0xc>
 8009c72:	4283      	cmp	r3, r0
 8009c74:	d9f5      	bls.n	8009c62 <memmove+0xa>
 8009c76:	1881      	adds	r1, r0, r2
 8009c78:	1ad2      	subs	r2, r2, r3
 8009c7a:	42d3      	cmn	r3, r2
 8009c7c:	d100      	bne.n	8009c80 <memmove+0x28>
 8009c7e:	bd10      	pop	{r4, pc}
 8009c80:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009c84:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009c88:	e7f7      	b.n	8009c7a <memmove+0x22>

08009c8a <__malloc_lock>:
 8009c8a:	4770      	bx	lr

08009c8c <__malloc_unlock>:
 8009c8c:	4770      	bx	lr

08009c8e <_realloc_r>:
 8009c8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c90:	4607      	mov	r7, r0
 8009c92:	4614      	mov	r4, r2
 8009c94:	460e      	mov	r6, r1
 8009c96:	b921      	cbnz	r1, 8009ca2 <_realloc_r+0x14>
 8009c98:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009c9c:	4611      	mov	r1, r2
 8009c9e:	f7ff bab1 	b.w	8009204 <_malloc_r>
 8009ca2:	b922      	cbnz	r2, 8009cae <_realloc_r+0x20>
 8009ca4:	f7ff fa62 	bl	800916c <_free_r>
 8009ca8:	4625      	mov	r5, r4
 8009caa:	4628      	mov	r0, r5
 8009cac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009cae:	f000 f827 	bl	8009d00 <_malloc_usable_size_r>
 8009cb2:	42a0      	cmp	r0, r4
 8009cb4:	d20f      	bcs.n	8009cd6 <_realloc_r+0x48>
 8009cb6:	4621      	mov	r1, r4
 8009cb8:	4638      	mov	r0, r7
 8009cba:	f7ff faa3 	bl	8009204 <_malloc_r>
 8009cbe:	4605      	mov	r5, r0
 8009cc0:	2800      	cmp	r0, #0
 8009cc2:	d0f2      	beq.n	8009caa <_realloc_r+0x1c>
 8009cc4:	4631      	mov	r1, r6
 8009cc6:	4622      	mov	r2, r4
 8009cc8:	f7fe fefa 	bl	8008ac0 <memcpy>
 8009ccc:	4631      	mov	r1, r6
 8009cce:	4638      	mov	r0, r7
 8009cd0:	f7ff fa4c 	bl	800916c <_free_r>
 8009cd4:	e7e9      	b.n	8009caa <_realloc_r+0x1c>
 8009cd6:	4635      	mov	r5, r6
 8009cd8:	e7e7      	b.n	8009caa <_realloc_r+0x1c>
	...

08009cdc <_read_r>:
 8009cdc:	b538      	push	{r3, r4, r5, lr}
 8009cde:	4605      	mov	r5, r0
 8009ce0:	4608      	mov	r0, r1
 8009ce2:	4611      	mov	r1, r2
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	4c05      	ldr	r4, [pc, #20]	; (8009cfc <_read_r+0x20>)
 8009ce8:	6022      	str	r2, [r4, #0]
 8009cea:	461a      	mov	r2, r3
 8009cec:	f7f7 f8cc 	bl	8000e88 <_read>
 8009cf0:	1c43      	adds	r3, r0, #1
 8009cf2:	d102      	bne.n	8009cfa <_read_r+0x1e>
 8009cf4:	6823      	ldr	r3, [r4, #0]
 8009cf6:	b103      	cbz	r3, 8009cfa <_read_r+0x1e>
 8009cf8:	602b      	str	r3, [r5, #0]
 8009cfa:	bd38      	pop	{r3, r4, r5, pc}
 8009cfc:	20003208 	.word	0x20003208

08009d00 <_malloc_usable_size_r>:
 8009d00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d04:	1f18      	subs	r0, r3, #4
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	bfbc      	itt	lt
 8009d0a:	580b      	ldrlt	r3, [r1, r0]
 8009d0c:	18c0      	addlt	r0, r0, r3
 8009d0e:	4770      	bx	lr

08009d10 <_init>:
 8009d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d12:	bf00      	nop
 8009d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d16:	bc08      	pop	{r3}
 8009d18:	469e      	mov	lr, r3
 8009d1a:	4770      	bx	lr

08009d1c <_fini>:
 8009d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d1e:	bf00      	nop
 8009d20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d22:	bc08      	pop	{r3}
 8009d24:	469e      	mov	lr, r3
 8009d26:	4770      	bx	lr
