{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462290228703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462290228706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  3 17:43:48 2016 " "Processing started: Tue May  3 17:43:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462290228706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462290228706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off root_2_leaf -c root_2_leaf " "Command: quartus_map --read_settings_files=on --write_settings_files=off root_2_leaf -c root_2_leaf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462290228707 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462290229319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocpburst_testbench-rtl " "Found design unit 1: ocpburst_testbench-rtl" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258560 ""} { "Info" "ISGN_ENTITY_NAME" "1 ocpburst_testbench " "Found entity 1: ocpburst_testbench" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290258560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 root_2_leaf-testbench " "Found design unit 1: root_2_leaf-testbench" {  } { { "top.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_leaf/top.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258561 ""} { "Info" "ISGN_ENTITY_NAME" "1 root_2_leaf " "Found entity 1: root_2_leaf" {  } { { "top.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_leaf/top.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290258561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 routerport-rtl " "Found design unit 1: routerport-rtl" {  } { { "../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258562 ""} { "Info" "ISGN_ENTITY_NAME" "1 routerport " "Found entity 1: routerport" {  } { { "../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290258562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 router-structural " "Found design unit 1: router-structural" {  } { { "../../src/root2leaf_noc/router/router.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258563 ""} { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "../../src/root2leaf_noc/router/router.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290258563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r2l_noc-structural " "Found design unit 1: r2l_noc-structural" {  } { { "../../src/root2leaf_noc/noc.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258564 ""} { "Info" "ISGN_ENTITY_NAME" "1 r2l_noc " "Found entity 1: r2l_noc" {  } { { "../../src/root2leaf_noc/noc.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290258564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root/schedule_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root/schedule_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 schedule_table-list " "Found design unit 1: schedule_table-list" {  } { { "../../src/root/schedule_table.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/schedule_table.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258565 ""} { "Info" "ISGN_ENTITY_NAME" "1 schedule_table " "Found entity 1: schedule_table" {  } { { "../../src/root/schedule_table.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/schedule_table.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290258565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root/routing_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root/routing_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 routing_table-list " "Found design unit 1: routing_table-list" {  } { { "../../src/root/routing_table.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/routing_table.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258566 ""} { "Info" "ISGN_ENTITY_NAME" "1 routing_table " "Found entity 1: routing_table" {  } { { "../../src/root/routing_table.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/routing_table.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290258566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root/root_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mathias/t-crest/MemoryTree/src/root/root_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 root_package " "Found design unit 1: root_package" {  } { { "../../src/root/root_package.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root_package.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290258567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root/root.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root/root.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 root-rtl " "Found design unit 1: root-rtl" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258568 ""} { "Info" "ISGN_ENTITY_NAME" "1 root " "Found entity 1: root" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290258568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root/refresh_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root/refresh_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 refresh_timer-rtl " "Found design unit 1: refresh_timer-rtl" {  } { { "../../src/root/refresh_timer.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/refresh_timer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258570 ""} { "Info" "ISGN_ENTITY_NAME" "1 refresh_timer " "Found entity 1: refresh_timer" {  } { { "../../src/root/refresh_timer.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/refresh_timer.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290258570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/ocp/ocp_config.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mathias/t-crest/MemoryTree/src/ocp/ocp_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocp_config " "Found design unit 1: ocp_config" {  } { { "../../src/ocp/ocp_config.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/ocp/ocp_config.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290258570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/ocp/ocp.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mathias/t-crest/MemoryTree/src/ocp/ocp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocp " "Found design unit 1: ocp" {  } { { "../../src/ocp/ocp.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/ocp/ocp.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290258571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/network_adapter/na.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/network_adapter/na.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 network_adapter-rtl " "Found design unit 1: network_adapter-rtl" {  } { { "../../src/network_adapter/na.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/network_adapter/na.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258572 ""} { "Info" "ISGN_ENTITY_NAME" "1 network_adapter " "Found entity 1: network_adapter" {  } { { "../../src/network_adapter/na.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/network_adapter/na.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290258572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/common/memorytree_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mathias/t-crest/MemoryTree/src/common/memorytree_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryTreePackage " "Found design unit 1: MemoryTreePackage" {  } { { "../../src/common/memorytree_package.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/common/memorytree_package.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290258573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290258573 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "root_2_leaf " "Elaborating entity \"root_2_leaf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462290258778 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ocp_s top.vhd(46) " "VHDL Signal Declaration warning at top.vhd(46): used implicit default value for signal \"ocp_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_leaf/top.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462290258785 "|root_2_leaf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2l_noc r2l_noc:noc " "Elaborating entity \"r2l_noc\" for hierarchy \"r2l_noc:noc\"" {  } { { "top.vhd" "noc" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_leaf/top.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290258876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router r2l_noc:noc\|router:\\routers:0:levels:0:router_inst " "Elaborating entity \"router\" for hierarchy \"r2l_noc:noc\|router:\\routers:0:levels:0:router_inst\"" {  } { { "../../src/root2leaf_noc/noc.vhd" "\\routers:0:levels:0:router_inst" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290258883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "routerport r2l_noc:noc\|router:\\routers:0:levels:0:router_inst\|routerport:\\ports:0:outport " "Elaborating entity \"routerport\" for hierarchy \"r2l_noc:noc\|router:\\routers:0:levels:0:router_inst\|routerport:\\ports:0:outport\"" {  } { { "../../src/root2leaf_noc/router/router.vhd" "\\ports:0:outport" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290258894 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data routerpart.vhd(64) " "VHDL Process Statement warning at routerpart.vhd(64): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462290258896 "|root_2_leaf|r2l_noc:noc|router:outers:0:levels:0:router_inst|routerport:ports:0:outport"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "routerport r2l_noc:noc\|router:\\routers:0:levels:0:router_inst\|routerport:\\ports:1:outport " "Elaborating entity \"routerport\" for hierarchy \"r2l_noc:noc\|router:\\routers:0:levels:0:router_inst\|routerport:\\ports:1:outport\"" {  } { { "../../src/root2leaf_noc/router/router.vhd" "\\ports:1:outport" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290258897 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data routerpart.vhd(64) " "VHDL Process Statement warning at routerpart.vhd(64): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462290258910 "|root_2_leaf|r2l_noc:noc|router:outers:0:levels:0:router_inst|routerport:ports:1:outport"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router r2l_noc:noc\|router:\\routers:1:levels:0:router_inst " "Elaborating entity \"router\" for hierarchy \"r2l_noc:noc\|router:\\routers:1:levels:0:router_inst\"" {  } { { "../../src/root2leaf_noc/noc.vhd" "\\routers:1:levels:0:router_inst" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290258924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "routerport r2l_noc:noc\|router:\\routers:1:levels:0:router_inst\|routerport:\\ports:0:outport " "Elaborating entity \"routerport\" for hierarchy \"r2l_noc:noc\|router:\\routers:1:levels:0:router_inst\|routerport:\\ports:0:outport\"" {  } { { "../../src/root2leaf_noc/router/router.vhd" "\\ports:0:outport" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290258925 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data routerpart.vhd(64) " "VHDL Process Statement warning at routerpart.vhd(64): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462290258926 "|root_2_leaf|r2l_noc:noc|router:outers:1:levels:0:router_inst|routerport:ports:0:outport"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "routerport r2l_noc:noc\|router:\\routers:1:levels:0:router_inst\|routerport:\\ports:1:outport " "Elaborating entity \"routerport\" for hierarchy \"r2l_noc:noc\|router:\\routers:1:levels:0:router_inst\|routerport:\\ports:1:outport\"" {  } { { "../../src/root2leaf_noc/router/router.vhd" "\\ports:1:outport" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290258930 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data routerpart.vhd(64) " "VHDL Process Statement warning at routerpart.vhd(64): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462290258933 "|root_2_leaf|r2l_noc:noc|router:outers:1:levels:0:router_inst|routerport:ports:1:outport"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "root root:root_module " "Elaborating entity \"root\" for hierarchy \"root:root_module\"" {  } { { "top.vhd" "root_module" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_leaf/top.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290258960 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ref root.vhd(48) " "Verilog HDL or VHDL warning at root.vhd(48): object \"ref\" assigned a value but never read" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462290258961 "|root_2_leaf|root:root_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "send root.vhd(50) " "Verilog HDL or VHDL warning at root.vhd(50): object \"send\" assigned a value but never read" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462290258963 "|root_2_leaf|root:root_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "route root.vhd(80) " "VHDL Process Statement warning at root.vhd(80): signal \"route\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462290258963 "|root_2_leaf|root:root_module"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r2l root.vhd(67) " "VHDL Process Statement warning at root.vhd(67): inferring latch(es) for signal or variable \"r2l\", which holds its previous value in one or more paths through the process" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462290258963 "|root_2_leaf|root:root_module"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "r2l.payload\[31..4\] root.vhd(40) " "Using initial value X (don't care) for net \"r2l.payload\[31..4\]\" at root.vhd(40)" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 40 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290258963 "|root_2_leaf|root:root_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2l.payload\[0\] root.vhd(67) " "Inferred latch for \"r2l.payload\[0\]\" at root.vhd(67)" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290258963 "|root_2_leaf|root:root_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2l.payload\[1\] root.vhd(67) " "Inferred latch for \"r2l.payload\[1\]\" at root.vhd(67)" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290258963 "|root_2_leaf|root:root_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2l.payload\[2\] root.vhd(67) " "Inferred latch for \"r2l.payload\[2\]\" at root.vhd(67)" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290258963 "|root_2_leaf|root:root_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2l.payload\[3\] root.vhd(67) " "Inferred latch for \"r2l.payload\[3\]\" at root.vhd(67)" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290258963 "|root_2_leaf|root:root_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refresh_timer root:root_module\|refresh_timer:ref_timer " "Elaborating entity \"refresh_timer\" for hierarchy \"root:root_module\|refresh_timer:ref_timer\"" {  } { { "../../src/root/root.vhd" "ref_timer" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290258964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "schedule_table root:root_module\|schedule_table:sched_tab " "Elaborating entity \"schedule_table\" for hierarchy \"root:root_module\|schedule_table:sched_tab\"" {  } { { "../../src/root/root.vhd" "sched_tab" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290258969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "routing_table root:root_module\|routing_table:route_tab " "Elaborating entity \"routing_table\" for hierarchy \"root:root_module\|routing_table:route_tab\"" {  } { { "../../src/root/root.vhd" "route_tab" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290258972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "network_adapter network_adapter:\\leafs:0:leaf_node " "Elaborating entity \"network_adapter\" for hierarchy \"network_adapter:\\leafs:0:leaf_node\"" {  } { { "top.vhd" "\\leafs:0:leaf_node" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_leaf/top.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290258978 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ocp_s na.vhd(40) " "VHDL Signal Declaration warning at na.vhd(40): used implicit default value for signal \"ocp_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/network_adapter/na.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/network_adapter/na.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462290258985 "|root_2_leaf|network_adapter:leafs:0:leaf_node"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ocpburst_testbench ocpburst_testbench:ocpburst " "Elaborating entity \"ocpburst_testbench\" for hierarchy \"ocpburst_testbench:ocpburst\"" {  } { { "top.vhd" "ocpburst" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_leaf/top.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290258994 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter ocpburst.vhd(59) " "VHDL Process Statement warning at ocpburst.vhd(59): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462290259008 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "32 21 ocpburst.vhd(59) " "VHDL expression error at ocpburst.vhd(59): expression has 32 elements, but must have 21 elements" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 59 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1462290259019 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ocpburst_testbench:ocpburst " "Can't elaborate user hierarchy \"ocpburst_testbench:ocpburst\"" {  } { { "top.vhd" "ocpburst" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_leaf/top.vhd" 59 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462290259019 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1050 " "Peak virtual memory: 1050 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462290259321 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May  3 17:44:19 2016 " "Processing ended: Tue May  3 17:44:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462290259321 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462290259321 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462290259321 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462290259321 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 13 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 13 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462290259523 ""}
