// Seed: 3686969952
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    output id_3,
    output logic id_4,
    input id_5,
    output logic id_6
);
  always @(posedge 1'b0 or posedge 1'b0) begin
    if (1'b0) begin
      if (1'b0 || id_5) id_2[1] <= 1;
    end else begin
      id_3 <= 1;
    end
  end
endmodule
