/****************************************************************************
 * arch/arm64/src/rk3576/rk3576_boot.c
 *
 * Licensed to the Apache Software Foundation (ASF) under one or more
 * contributor license agreements.  See the NOTICE file distributed with
 * this work for additional information regarding copyright ownership.  The
 * ASF licenses this file to you under the Apache License, Version 2.0 (the
 * "License"); you may not use this file except in compliance with the
 * License.  You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.  See the
 * License for the specific language governing permissions and limitations
 * under the License.
 *
 ****************************************************************************/

/****************************************************************************
 * Included Files
 ****************************************************************************/

#include <nuttx/config.h>

#include <assert.h>
#include <debug.h>
#include <stdint.h>

#include <nuttx/cache.h>
#ifdef CONFIG_LEGACY_PAGING
#include <nuttx/page.h>
#endif

#include <nuttx/kmalloc.h>

#include <arch/chip/chip.h>

#ifdef CONFIG_SMP
#include "arm64_smp.h"
#endif

#ifdef CONFIG_ARCH_HAVE_MULTICPU
#include "arm64_cpu_psci.h"
#endif

#include "arm64_arch.h"
#include "arm64_internal.h"
#include "arm64_mmu.h"
#include "hardware/rk3576_memorymap.h"
#include "rk3576_boot.h"
#include "rk3576_serial.h"

/****************************************************************************
 * Private Data
 ****************************************************************************/

static const struct arm_mmu_region g_mmu_regions[] = {
  MMU_REGION_FLAT_ENTRY("DEVICE_REGION", CONFIG_DEVICEIO_BASEADDR,
                        CONFIG_DEVICEIO_SIZE,
                        MT_DEVICE_NGNRNE | MT_RW | MT_SECURE),

  MMU_REGION_FLAT_ENTRY("DRAM0_BANK1", CONFIG_RAMBANK1_ADDR,
                        CONFIG_RAMBANK1_SIZE, MT_NORMAL | MT_RW | MT_SECURE),

  MMU_REGION_FLAT_ENTRY("DRAM0_BANK2", CONFIG_RAMBANK2_ADDR,
                        CONFIG_RAMBANK2_SIZE, MT_NORMAL | MT_RW | MT_SECURE),
};

const struct arm_mmu_config g_mmu_config = {
  .num_regions = nitems(g_mmu_regions),
  .mmu_regions = g_mmu_regions,
};

/****************************************************************************
 * Public Functions
 ****************************************************************************/

/****************************************************************************
 * Name: arm64_el_init
 *
 * Description:
 *   The function called from arm64_head.S at very early stage for these
 * platform, it's use to:
 *   - Handling special hardware initialize routine which is need to
 *     run at high ELs
 *   - Initialize system software such as hypervisor or security firmware
 *     which is need to run at high ELs
 *
 ****************************************************************************/

void arm64_el_init(void)
{
  uint64_t el = arm64_current_el();

  /* If we are entered at EL3 (boot chain without BL31), cntfrq_el0 is
   * uninitialized and it is only writable at EL3.  The Rockchip generic
   * timer counts from the fixed 24 MHz oscillator.  With BL31 in the
   * chain (EL2/EL1 entry) the firmware has already programmed it and
   * this is a no-op.
   */

  if (el == 3)
    {
      write_sysreg(RK3576_OSC_FREQ, cntfrq_el0);
      UP_ISB();
    }
}

/****************************************************************************
 * Name: arm64_chip_boot
 *
 * Description:
 *   Complete boot operations started in arm64_head.S
 *
 ****************************************************************************/

void arm64_chip_boot(void)
{
  /* MAP IO and DRAM, enable MMU. */

  arm64_mmu_init(true);

#if defined(CONFIG_ARM64_PSCI)
  arm64_psci_init("smc");

#endif

  /* Perform board-specific device initialization. This would include
   * configuration of board specific resources such as GPIOs, LEDs, etc.
   */

  rk3576_board_initialize();

#ifdef USE_EARLYSERIALINIT
  /* Perform early serial initialization if we are going to use the serial
   * driver.
   */

  arm64_earlyserialinit();
#endif
}

#if defined(CONFIG_NET) && !defined(CONFIG_NETDEV_LATEINIT)
void arm64_netinitialize(void)
{ /* TODO: Support net initialize */
}
#endif

/****************************************************************************
 * Name: arm64_addregion
 *
 * Description:
 *   Add the second DRAM bank (above OP-TEE) to the user heap.  This is
 *   called from up_initialize() when CONFIG_MM_REGIONS > 1.
 *
 ****************************************************************************/

#if CONFIG_MM_REGIONS > 1
void arm64_addregion(void)
{
  kumm_addregion((void *)CONFIG_RAMBANK2_ADDR, CONFIG_RAMBANK2_SIZE);
}
#endif

#ifdef CONFIG_ARCH_HAVE_MULTICPU

/****************************************************************************
 * Name: arm64_get_mpid
 *
 * Description:
 *   Convert logical CPU index to MPIDR_EL1 value for PSCI cpu_on.
 *   RK3576 has 4 Cortex-A53 cores in a single cluster with Aff0=0..3.
 *
 ****************************************************************************/

uint64_t arm64_get_mpid(int cpu)
{
  return CORE_TO_MPID(cpu, 0);
}

/****************************************************************************
 * Name: arm64_get_cpuid
 *
 * Description:
 *   Convert MPIDR_EL1 value back to logical CPU index.
 *
 ****************************************************************************/

int arm64_get_cpuid(uint64_t mpid)
{
  return MPID_TO_CORE(mpid);
}
#endif /* CONFIG_ARCH_HAVE_MULTICPU */
