<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!DOCTYPE register-collection-file>
<register-collection-file xmlns="http://www.freescale.com/schema/ddd/1.0/regdata" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.freescale.com/schema/ddd/1.0/regdata RegisterData.xsd">

<register-collection>
  <name>NVIC_Layout</name>
  <register-sets>
    <register-set-descriptor>
      <name>Nested Vectored Interrupt Controller (NVIC) Registers</name>
      <registers>
        <register>
          <name>NVIC_ISER</name>
          <access>RW</access>
          <register-details-file-name>NVIC/NVIC_ISER.xml</register-details-file-name>
          <offset>0</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0xE000E100</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>NVIC_ICER</name>
          <access>RW</access>
          <register-details-file-name>NVIC/NVIC_ICER.xml</register-details-file-name>
          <offset>0x80</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0xE000E100</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>NVIC_ISPR</name>
          <access>RW</access>
          <register-details-file-name>NVIC/NVIC_ISPR.xml</register-details-file-name>
          <offset>0x100</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0xE000E100</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>NVIC_ICPR</name>
          <access>RW</access>
          <register-details-file-name>NVIC/NVIC_ICPR.xml</register-details-file-name>
          <offset>0x180</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0xE000E100</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>NVIC_IPR0</name>
          <access>RW</access>
          <register-details-file-name>NVIC/NVIC_IPR0.xml</register-details-file-name>
          <offset>0x300</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0xE000E100</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>NVIC_IPR1</name>
          <access>RW</access>
          <register-details-file-name>NVIC/NVIC_IPR1.xml</register-details-file-name>
          <offset>0x304</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0xE000E100</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>NVIC_IPR2</name>
          <access>RW</access>
          <register-details-file-name>NVIC/NVIC_IPR2.xml</register-details-file-name>
          <offset>0x308</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0xE000E100</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>NVIC_IPR3</name>
          <access>RW</access>
          <register-details-file-name>NVIC/NVIC_IPR3.xml</register-details-file-name>
          <offset>0x30C</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0xE000E100</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>NVIC_IPR4</name>
          <access>RW</access>
          <register-details-file-name>NVIC/NVIC_IPR4.xml</register-details-file-name>
          <offset>0x310</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0xE000E100</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>NVIC_IPR5</name>
          <access>RW</access>
          <register-details-file-name>NVIC/NVIC_IPR5.xml</register-details-file-name>
          <offset>0x314</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0xE000E100</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>NVIC_IPR6</name>
          <access>RW</access>
          <register-details-file-name>NVIC/NVIC_IPR6.xml</register-details-file-name>
          <offset>0x318</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0xE000E100</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>NVIC_IPR7</name>
          <access>RW</access>
          <register-details-file-name>NVIC/NVIC_IPR7.xml</register-details-file-name>
          <offset>0x31C</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0xE000E100</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
      </registers>
    </register-set-descriptor>
  </register-sets>
</register-collection>

</register-collection-file>
