<profile>

<section name = "Vitis HLS Report for 'pfb_multichannel'" level="0">
<item name = "Date">Sat Jan 10 15:28:45 2026
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">hls_pfb</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045-ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3278, 5205, 32.780 us, 52.050 us, 3196, 5206, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="read_inputs_U0">read_inputs, 1028, 1028, 10.280 us, 10.280 us, 1028, 1028, no</column>
<column name="decimate_pfb_U0">decimate_pfb, 1035, 5205, 10.350 us, 52.050 us, 1035, 5205, no</column>
<column name="fft_U0">fft, 3198, 3198, 31.980 us, 31.980 us, 3196, 3196, dataflow</column>
<column name="write_outputs_U0">write_outputs, 1028, 1028, 10.280 us, 10.280 us, 1028, 1028, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 6, -</column>
<column name="FIFO">24, -, 474, 234, -</column>
<column name="Instance">87, 35, 45339, 38127, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 18, -</column>
<column name="Register">-, -, 2, -, -</column>
<specialColumn name="Available">1090, 900, 437200, 218600, 0</specialColumn>
<specialColumn name="Utilization (%)">10, 3, 10, 17, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_r_s_axi_U">control_r_s_axi, 0, 0, 100, 168, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 36, 40, 0</column>
<column name="decimate_pfb_U0">decimate_pfb, 37, 35, 2252, 3152, 0</column>
<column name="fft_U0">fft, 48, 0, 41866, 33469, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 855, 831, 0</column>
<column name="read_inputs_U0">read_inputs, 0, 0, 179, 284, 0</column>
<column name="write_outputs_U0">write_outputs, 0, 0, 51, 183, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="stream_compute_to_fft_U">8, 158, 0, -, 16, 128, 2048</column>
<column name="stream_fft_to_write_U">8, 158, 0, -, 16, 128, 2048</column>
<column name="stream_read_to_compute_U">8, 158, 0, -, 16, 128, 2048</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 1, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 1, 1, 1</column>
<column name="decimate_pfb_U0_ap_start">and, 0, 0, 1, 1, 1</column>
<column name="read_inputs_U0_ap_start">and, 0, 0, 1, 1, 1</column>
<column name="ap_sync_decimate_pfb_U0_ap_ready">or, 0, 0, 1, 1, 1</column>
<column name="ap_sync_read_inputs_U0_ap_ready">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_decimate_pfb_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_read_inputs_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_decimate_pfb_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_read_inputs_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_r_AWVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWADDR">in, 5, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WDATA">in, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WSTRB">in, 4, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARADDR">in, 5, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RDATA">out, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RRESP">out, 2, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BRESP">out, 2, s_axi, control_r, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, pfb_multichannel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, pfb_multichannel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, pfb_multichannel, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="din_data_i0_TDATA">in, 16, axis, din_data_i0, pointer</column>
<column name="din_data_i0_TVALID">in, 1, axis, din_data_i0, pointer</column>
<column name="din_data_i0_TREADY">out, 1, axis, din_data_i0, pointer</column>
<column name="din_data_q0_TDATA">in, 16, axis, din_data_q0, pointer</column>
<column name="din_data_q0_TVALID">in, 1, axis, din_data_q0, pointer</column>
<column name="din_data_q0_TREADY">out, 1, axis, din_data_q0, pointer</column>
<column name="din_data_i1_TDATA">in, 16, axis, din_data_i1, pointer</column>
<column name="din_data_i1_TVALID">in, 1, axis, din_data_i1, pointer</column>
<column name="din_data_i1_TREADY">out, 1, axis, din_data_i1, pointer</column>
<column name="din_data_q1_TDATA">in, 16, axis, din_data_q1, pointer</column>
<column name="din_data_q1_TVALID">in, 1, axis, din_data_q1, pointer</column>
<column name="din_data_q1_TREADY">out, 1, axis, din_data_q1, pointer</column>
<column name="din_data_i2_TDATA">in, 16, axis, din_data_i2, pointer</column>
<column name="din_data_i2_TVALID">in, 1, axis, din_data_i2, pointer</column>
<column name="din_data_i2_TREADY">out, 1, axis, din_data_i2, pointer</column>
<column name="din_data_q2_TDATA">in, 16, axis, din_data_q2, pointer</column>
<column name="din_data_q2_TVALID">in, 1, axis, din_data_q2, pointer</column>
<column name="din_data_q2_TREADY">out, 1, axis, din_data_q2, pointer</column>
<column name="din_data_i3_TDATA">in, 16, axis, din_data_i3, pointer</column>
<column name="din_data_i3_TVALID">in, 1, axis, din_data_i3, pointer</column>
<column name="din_data_i3_TREADY">out, 1, axis, din_data_i3, pointer</column>
<column name="din_data_q3_TDATA">in, 16, axis, din_data_q3, pointer</column>
<column name="din_data_q3_TVALID">in, 1, axis, din_data_q3, pointer</column>
<column name="din_data_q3_TREADY">out, 1, axis, din_data_q3, pointer</column>
<column name="dout_data_0_TDATA">out, 32, axis, dout_data_0, pointer</column>
<column name="dout_data_0_TVALID">out, 1, axis, dout_data_0, pointer</column>
<column name="dout_data_0_TREADY">in, 1, axis, dout_data_0, pointer</column>
<column name="dout_data_1_TDATA">out, 32, axis, dout_data_1, pointer</column>
<column name="dout_data_1_TVALID">out, 1, axis, dout_data_1, pointer</column>
<column name="dout_data_1_TREADY">in, 1, axis, dout_data_1, pointer</column>
<column name="dout_data_2_TDATA">out, 32, axis, dout_data_2, pointer</column>
<column name="dout_data_2_TVALID">out, 1, axis, dout_data_2, pointer</column>
<column name="dout_data_2_TREADY">in, 1, axis, dout_data_2, pointer</column>
<column name="dout_data_3_TDATA">out, 32, axis, dout_data_3, pointer</column>
<column name="dout_data_3_TVALID">out, 1, axis, dout_data_3, pointer</column>
<column name="dout_data_3_TREADY">in, 1, axis, dout_data_3, pointer</column>
</table>
</item>
</section>
</profile>
