// Seed: 729849818
module module_0 (
    input  tri0  id_0,
    output wire  id_1,
    input  wor   id_2,
    input  wand  id_3,
    output uwire id_4
);
  logic id_6 = 1;
endmodule
module module_1 #(
    parameter id_9 = 32'd93
) (
    input wire id_0,
    input wor id_1,
    output tri id_2,
    output tri id_3,
    input tri0 id_4,
    output tri1 id_5,
    output tri id_6,
    input wor id_7,
    input tri0 id_8,
    input supply1 _id_9,
    output wor id_10,
    output tri1 id_11
);
  wire [id_9 : -1] id_13;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_7,
      id_4,
      id_5
  );
  assign modCall_1.id_6 = 0;
endmodule
