TRACE::2023-07-07.11:30:00::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:00::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:00::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:03::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:03::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:03::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-07.11:30:12::SCWPlatform::Opened new HwDB with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:12::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-07-07.11:30:12::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt"
		}]
}
TRACE::2023-07-07.11:30:12::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-07-07.11:30:12::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-07.11:30:12::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-07.11:30:12::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-07.11:30:12::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-07.11:30:12::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:12::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:12::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:12::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:12::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:12::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:12::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:12::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:12::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:12::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:12::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:12::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:12::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:12::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:12::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:12::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:12::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:12::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:12::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:12::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:12::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:12::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2023-07-07.11:30:12::SCWPlatform::Generating the sources  .
TRACE::2023-07-07.11:30:12::SCWBDomain::Generating boot domain sources.
TRACE::2023-07-07.11:30:12::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2023-07-07.11:30:12::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:12::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:12::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:12::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:12::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:12::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:12::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:12::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-07.11:30:12::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:12::SCWMssOS::mss does not exists at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:12::SCWMssOS::Creating sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:12::SCWMssOS::Adding the swdes entry, created swdb E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:12::SCWMssOS::updating the scw layer changes to swdes at   E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:12::SCWMssOS::Writing mss at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:12::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-07-07.11:30:12::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-07-07.11:30:12::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-07-07.11:30:12::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-07-07.11:30:27::SCWPlatform::Generating sources Done.
TRACE::2023-07-07.11:30:27::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-07.11:30:27::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-07.11:30:27::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-07.11:30:27::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-07.11:30:27::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:27::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:27::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:27::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:27::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:27::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:27::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:27::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:27::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2023-07-07.11:30:27::SCWPlatform::Generating the sources  .
TRACE::2023-07-07.11:30:27::SCWBDomain::Generating boot domain sources.
TRACE::2023-07-07.11:30:27::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2023-07-07.11:30:27::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:27::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:27::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:27::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:27::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:27::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:27::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:27::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:27::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:27::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2023-07-07.11:30:27::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:27::SCWMssOS::mss does not exists at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:27::SCWMssOS::Creating sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:27::SCWMssOS::Adding the swdes entry, created swdb E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:27::SCWMssOS::updating the scw layer changes to swdes at   E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:27::SCWMssOS::Writing mss at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:27::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2023-07-07.11:30:27::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-07-07.11:30:27::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-07-07.11:30:27::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2023-07-07.11:30:34::SCWPlatform::Generating sources Done.
TRACE::2023-07-07.11:30:34::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:34::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:34::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:34::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:34::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:34::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:34::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:34::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:34::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:34::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2023-07-07.11:30:34::SCWMssOS::Could not open the swdb for E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2023-07-07.11:30:34::SCWMssOS::Could not open the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2023-07-07.11:30:34::SCWMssOS::Cleared the swdb table entry
KEYINFO::2023-07-07.11:30:34::SCWMssOS::Could not open the swdb for E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2023-07-07.11:30:34::SCWMssOS::Could not open the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2023-07-07.11:30:34::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-07.11:30:34::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:34::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:34::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:34::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-07.11:30:34::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-07.11:30:34::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:34::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:34::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:34::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:34::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:34::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:34::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:34::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:34::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:34::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:34::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-07.11:30:34::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:34::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:34::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:34::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-07-07.11:30:34::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-07.11:30:34::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:34::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:30:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:30:34::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:30:34::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:30:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:30:34::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:30:34::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:34::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:34::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:34::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:34::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:34::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:34::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:34::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:34::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:34::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:34::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:34::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:34::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:34::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:34::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:35::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:35::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:35::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:35::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:35::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:35::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:35::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:35::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:35::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:35::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:35::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:35::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:35::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:35::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:35::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:35::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:35::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:35::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:35::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:35::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:35::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:35::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:35::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:35::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:35::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:35::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:35::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:35::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:35::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:35::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:35::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:35::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:35::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:35::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:35::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-07.11:30:35::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-07.11:30:35::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-07.11:30:35::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-07.11:30:35::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-07.11:30:35::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:35::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:35::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:35::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:35::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:35::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:35::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:35::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:35::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:35::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:35::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:35::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:35::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:35::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:35::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:35::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:35::SCWMssOS::mss does not exists at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:35::SCWMssOS::Creating sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:35::SCWMssOS::Adding the swdes entry, created swdb E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:35::SCWMssOS::updating the scw layer changes to swdes at   E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:35::SCWMssOS::Writing mss at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:35::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp
TRACE::2023-07-07.11:30:35::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-07-07.11:30:35::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-07-07.11:30:35::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp
TRACE::2023-07-07.11:30:35::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-07-07.11:30:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:30:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:30:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:30:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:30:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:30:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:30:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:30:40::SCWMssOS::Running validate of swdbs.
KEYINFO::2023-07-07.11:30:40::SCWMssOS::Could not open the swdb for E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2023-07-07.11:30:40::SCWMssOS::Could not open the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2023-07-07.11:30:40::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-07.11:30:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-07-07.11:30:40::SCWMssOS::Writing the mss file completed E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-07-07.11:30:40::SCWPlatform::Started generating the artifacts platform RFSoC_IP06_07_plt
TRACE::2023-07-07.11:30:40::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-07.11:30:40::SCWPlatform::Started generating the artifacts for system configuration RFSoC_IP06_07_plt
LOG::2023-07-07.11:30:40::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2023-07-07.11:30:40::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2023-07-07.11:30:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-07.11:30:40::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2023-07-07.11:30:40::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2023-07-07.11:30:40::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2023-07-07.11:30:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-07.11:30:40::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2023-07-07.11:30:40::SCWSystem::Checking the domain standalone_domain
LOG::2023-07-07.11:30:40::SCWSystem::Not a boot domain 
LOG::2023-07-07.11:30:40::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-07-07.11:30:40::SCWDomain::Generating domain artifcats
TRACE::2023-07-07.11:30:40::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-07.11:30:40::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/qemu/
TRACE::2023-07-07.11:30:40::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/qemu/
TRACE::2023-07-07.11:30:40::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/standalone_domain/qemu/
TRACE::2023-07-07.11:30:40::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/standalone_domain/qemu/
TRACE::2023-07-07.11:30:40::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp
TRACE::2023-07-07.11:30:40::SCWMssOS::Mss edits present, copying mssfile into export location E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-07.11:30:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-07-07.11:30:40::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-07-07.11:30:40::SCWMssOS::skipping the bsp build ... 
TRACE::2023-07-07.11:30:40::SCWMssOS::Copying to export directory.
TRACE::2023-07-07.11:30:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-07.11:30:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-07-07.11:30:40::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-07-07.11:30:40::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-07-07.11:30:40::SCWSystem::Completed Processing the sysconfig RFSoC_IP06_07_plt
LOG::2023-07-07.11:30:40::SCWPlatform::Completed generating the artifacts for system configuration RFSoC_IP06_07_plt
TRACE::2023-07-07.11:30:40::SCWPlatform::Started preparing the platform 
TRACE::2023-07-07.11:30:40::SCWSystem::Writing the bif file for system config RFSoC_IP06_07_plt
TRACE::2023-07-07.11:30:40::SCWSystem::dir created 
TRACE::2023-07-07.11:30:40::SCWSystem::Writing the bif 
TRACE::2023-07-07.11:30:40::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-07.11:30:40::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-07.11:30:40::SCWPlatform::Completed generating the platform
TRACE::2023-07-07.11:30:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:30:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:30:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:30:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:30:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:30:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:30:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:30:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:30:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-07.11:30:40::SCWPlatform::updated the xpfm file.
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:30:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:30:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:30:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:30:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:30:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:30:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:30:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:30:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:30:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:30:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:30:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:30:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:30:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:30:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:30:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:30:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-07.11:30:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:30:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:30:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:30:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:30:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:30:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:30:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:30:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:30:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-07-07.11:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:40::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-07.11:30:41::SCWPlatform::Clearing the existing platform
TRACE::2023-07-07.11:30:41::SCWSystem::Clearing the existing sysconfig
TRACE::2023-07-07.11:30:41::SCWBDomain::clearing the fsbl build
TRACE::2023-07-07.11:30:41::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:41::SCWBDomain::clearing the pmufw build
TRACE::2023-07-07.11:30:41::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:41::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:41::SCWSystem::Clearing the domains completed.
TRACE::2023-07-07.11:30:41::SCWPlatform::Clearing the opened hw db.
TRACE::2023-07-07.11:30:41::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:41::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:41::SCWPlatform:: Platform location is E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:41::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:41::SCWPlatform::Removing the HwDB with name E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:41::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:41::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:41::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:41::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:41::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-07.11:30:47::SCWPlatform::Opened new HwDB with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:47::SCWReader::Active system found as  RFSoC_IP06_07_plt
TRACE::2023-07-07.11:30:47::SCWReader::Handling sysconfig RFSoC_IP06_07_plt
TRACE::2023-07-07.11:30:47::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-07.11:30:47::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-07.11:30:47::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-07.11:30:47::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-07.11:30:47::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:47::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:47::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:47::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:47::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:47::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:47::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:47::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:47::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:47::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:47::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:47::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:47::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:47::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:47::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:47::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:47::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:47::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:47::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:47::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:47::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:47::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:47::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:47::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:47::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2023-07-07.11:30:47::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:47::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:47::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:47::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:47::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:47::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:47::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:47::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:47::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-07.11:30:47::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:47::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:47::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:47::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-07.11:30:47::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-07.11:30:48::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-07.11:30:48::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-07.11:30:48::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-07.11:30:48::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-07.11:30:48::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-07.11:30:48::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-07.11:30:48::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-07.11:30:48::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-07.11:30:48::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-07.11:30:48::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:30:48::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:30:48::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:30:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-07.11:30:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-07.11:30:48::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWReader::No isolation master present  
TRACE::2023-07-07.11:30:48::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-07.11:30:48::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-07.11:30:48::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-07.11:30:48::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:48::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-07.11:30:48::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-07-07.11:30:48::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-07.11:30:48::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:48::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:48::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:48::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2023-07-07.11:30:48::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:30:48::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:30:48::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:30:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-07.11:30:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:48::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWReader::No isolation master present  
TRACE::2023-07-07.11:30:48::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-07.11:30:48::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-07.11:30:48::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-07.11:30:48::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:48::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-07-07.11:30:48::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-07.11:30:48::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:30:48::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:30:48::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:30:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-07.11:30:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:30:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:30:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:30:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:30:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:30:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:30:48::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:30:48::SCWReader::No isolation master present  
TRACE::2023-07-07.11:31:12::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:12::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:12::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:12::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:12::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:12::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:12::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:12::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:12::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:12::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS::In reload Mss file.
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-07.11:31:13::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-07-07.11:31:13::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-07-07.11:31:13::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-07.11:31:13::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-07.11:31:13::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-07.11:31:13::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:31:13::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:31:13::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:13::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:14::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:14::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:14::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:14::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-07.11:31:14::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-07.11:31:14::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:17::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:17::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:17::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:17::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:17::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:17::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:17::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:17::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:17::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:17::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:17::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:17::SCWMssOS::Adding Library:  libmetal:2.1
TRACE::2023-07-07.11:31:17::SCWMssOS::Added Library:  libmetal
TRACE::2023-07-07.11:31:17::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:17::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:17::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:17::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:17::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:17::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:17::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:17::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:17::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:17::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:17::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:31:20::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:31:20::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:31:20::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:31:20::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:31:20::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:31:20::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:31:20::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:31:20::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2", "libmetal:2.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-07.11:31:20::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:31:20::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:31:20::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::In reload Mss file.
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:20::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-07.11:31:20::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-07.11:31:20::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:31:20::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:31:20::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:31:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:21::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:21::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:31:21::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:21::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:21::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:21::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-07.11:31:21::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-07.11:31:21::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:21::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-07-07.11:31:21::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2023-07-07.11:31:29::SCWBDomain::Updating the makefile used for building the Application zynqmp_fsbl
TRACE::2023-07-07.11:31:29::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:29::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:29::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:29::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:31:29::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:31:29::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:31:29::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:29::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:31:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:31:29::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:29::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-07.11:31:29::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-07-07.11:31:29::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-07-07.11:31:29::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-07.11:31:29::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:29::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:29::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:29::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-07.11:31:29::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-07.11:31:29::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:31:35::SCWBDomain::removing the temporary location in _platform.
TRACE::2023-07-07.11:31:36::SCWBDomain::Makefile is Updated.
TRACE::2023-07-07.11:31:36::SCWBDomain::doing clean.
TRACE::2023-07-07.11:31:36::SCWBDomain::System Command Ran  E:&  cd  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl & make clean
TRACE::2023-07-07.11:31:36::SCWBDomain::rm -rf  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_hooks.o  xfsbl_main.o  xfsbl_dfu_util.o  xf
TRACE::2023-07-07.11:31:36::SCWBDomain::sbl_partition_load.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xfsbl_board.o  xfsbl_misc_drivers.
TRACE::2023-07-07.11:31:36::SCWBDomain::o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_image_header.o  xfsbl_misc.o  xfsbl_authentication.o  xfsbl_tr
TRACE::2023-07-07.11:31:36::SCWBDomain::anslation_table.o  xfsbl_exit.o zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a fsbl_a53.elf *.o

LOG::2023-07-07.11:32:50::SCWPlatform::Started generating the artifacts platform RFSoC_IP06_07_plt
TRACE::2023-07-07.11:32:50::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-07.11:32:50::SCWPlatform::Started generating the artifacts for system configuration RFSoC_IP06_07_plt
LOG::2023-07-07.11:32:50::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2023-07-07.11:32:50::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2023-07-07.11:32:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-07.11:32:50::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2023-07-07.11:32:50::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:32:50::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:32:50::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:32:50::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:32:50::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:32:50::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:32:50::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:32:50::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:32:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:32:50::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:32:50::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-07.11:32:50::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-07-07.11:32:50::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-07-07.11:32:50::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-07.11:32:50::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:32:50::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:32:50::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:32:50::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-07.11:32:50::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-07.11:32:50::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:32:50::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-07-07.11:32:50::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-07.11:32:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-07.11:32:50::SCWBDomain::System Command Ran  E:&  cd  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl& make -C  zynqmp_fsbl_bsp & make 
TRACE::2023-07-07.11:32:51::SCWBDomain::make: Entering directory 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2023-07-07.11:32:51::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-07-07.11:32:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-07.11:32:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:32:51::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-07.11:32:51::SCWBDomain::cts"

TRACE::2023-07-07.11:32:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-07.11:32:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:32:51::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-07.11:32:51::SCWBDomain::jects"

TRACE::2023-07-07.11:32:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-07.11:32:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:32:51::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-07.11:32:51::SCWBDomain::jects"

TRACE::2023-07-07.11:32:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-07.11:32:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-07.11:32:51::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2023-07-07.11:32:51::SCWBDomain::t-lto-objects"

TRACE::2023-07-07.11:32:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-07.11:32:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-07.11:32:51::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2023-07-07.11:32:51::SCWBDomain::lto-objects"

TRACE::2023-07-07.11:32:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-07.11:32:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:32:51::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-07.11:32:51::SCWBDomain::ects"

TRACE::2023-07-07.11:32:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-07.11:32:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:32:51::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-07.11:32:51::SCWBDomain::jects"

TRACE::2023-07-07.11:32:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-07.11:32:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:32:51::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-07.11:32:51::SCWBDomain::cts"

TRACE::2023-07-07.11:32:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-07.11:32:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:32:51::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-07.11:32:51::SCWBDomain::jects"

TRACE::2023-07-07.11:32:52::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-07.11:32:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:32:52::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-07.11:32:52::SCWBDomain::ects"

TRACE::2023-07-07.11:32:52::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-07.11:32:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:32:52::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-07.11:32:52::SCWBDomain::ects"

TRACE::2023-07-07.11:32:52::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-07.11:32:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:32:52::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-07.11:32:52::SCWBDomain::ects"

TRACE::2023-07-07.11:32:52::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-07.11:32:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-07.11:32:52::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2023-07-07.11:32:52::SCWBDomain::bjects"

TRACE::2023-07-07.11:32:52::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-07.11:32:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-07.11:32:52::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2023-07-07.11:32:52::SCWBDomain::bjects"

TRACE::2023-07-07.11:32:52::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-07.11:32:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:32:52::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-07.11:32:52::SCWBDomain::jects"

TRACE::2023-07-07.11:32:52::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-07.11:32:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-07.11:32:52::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-07.11:32:52::SCWBDomain::ts"

TRACE::2023-07-07.11:32:53::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-07.11:32:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:32:53::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-07.11:32:53::SCWBDomain::jects"

TRACE::2023-07-07.11:32:53::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-07.11:32:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:32:53::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-07.11:32:53::SCWBDomain::ects"

TRACE::2023-07-07.11:32:53::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-07.11:32:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:32:53::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-07.11:32:53::SCWBDomain::cts"

TRACE::2023-07-07.11:32:53::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-07.11:32:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-07.11:32:53::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2023-07-07.11:32:53::SCWBDomain::-objects"

TRACE::2023-07-07.11:32:54::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-07.11:32:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-07.11:32:54::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2023-07-07.11:32:54::SCWBDomain::objects"

TRACE::2023-07-07.11:32:54::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-07.11:32:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:32:54::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-07.11:32:54::SCWBDomain::ects"

TRACE::2023-07-07.11:32:54::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-07.11:32:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:32:54::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-07.11:32:54::SCWBDomain::jects"

TRACE::2023-07-07.11:32:54::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-07.11:32:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:32:54::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-07.11:32:54::SCWBDomain::ects"

TRACE::2023-07-07.11:32:54::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-07.11:32:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-07.11:32:54::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2023-07-07.11:32:54::SCWBDomain::lto-objects"

TRACE::2023-07-07.11:32:55::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-07.11:32:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:32:55::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-07.11:32:55::SCWBDomain::cts"

TRACE::2023-07-07.11:32:55::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src"

TRACE::2023-07-07.11:32:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:32:55::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-07.11:32:55::SCWBDomain::ects"

TRACE::2023-07-07.11:32:55::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-07.11:32:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:32:55::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-07.11:32:55::SCWBDomain::cts"

TRACE::2023-07-07.11:32:55::SCWBDomain::"Include files for this library have already been copied."

TRACE::2023-07-07.11:32:55::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-07.11:32:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-07.11:32:55::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2023-07-07.11:32:55::SCWBDomain::objects"

TRACE::2023-07-07.11:32:55::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-07.11:32:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:32:55::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-07.11:32:55::SCWBDomain::cts"

TRACE::2023-07-07.11:32:55::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-07.11:32:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-07.11:32:55::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-07.11:32:55::SCWBDomain::"

TRACE::2023-07-07.11:32:55::SCWBDomain::"Compiling avbuf"

TRACE::2023-07-07.11:32:56::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-07.11:32:56::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-07.11:32:56::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-07.11:32:56::SCWBDomain::"

TRACE::2023-07-07.11:32:56::SCWBDomain::"Compiling dpdma"

TRACE::2023-07-07.11:32:57::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-07.11:32:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:32:57::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-07.11:32:57::SCWBDomain::cts"

TRACE::2023-07-07.11:32:59::SCWBDomain::Scanning dependencies of target metal-static

TRACE::2023-07-07.11:33:00::SCWBDomain::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2023-07-07.11:33:00::SCWBDomain::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2023-07-07.11:33:00::SCWBDomain::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2023-07-07.11:33:00::SCWBDomain::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2023-07-07.11:33:01::SCWBDomain::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2023-07-07.11:33:01::SCWBDomain::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2023-07-07.11:33:01::SCWBDomain::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2023-07-07.11:33:01::SCWBDomain::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2023-07-07.11:33:02::SCWBDomain::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2023-07-07.11:33:02::SCWBDomain::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2023-07-07.11:33:02::SCWBDomain::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2023-07-07.11:33:02::SCWBDomain::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2023-07-07.11:33:02::SCWBDomain::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2023-07-07.11:33:03::SCWBDomain::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2023-07-07.11:33:03::SCWBDomain::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2023-07-07.11:33:03::SCWBDomain::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2023-07-07.11:33:03::SCWBDomain::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj

TRACE::2023-07-07.11:33:03::SCWBDomain::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2023-07-07.11:33:04::SCWBDomain::[100%] Linking C static library libmetal.a

TRACE::2023-07-07.11:33:04::SCWBDomain::E:/Xilinx/Vitis/2020.2/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c
TRACE::2023-07-07.11:33:04::SCWBDomain::.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMake
TRACE::2023-07-07.11:33:04::SCWBDomain::Files/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal
TRACE::2023-07-07.11:33:04::SCWBDomain::-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles
TRACE::2023-07-07.11:33:04::SCWBDomain::/metal-static.dir/system/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-stati
TRACE::2023-07-07.11:33:04::SCWBDomain::c.dir/system/generic/init.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/
TRACE::2023-07-07.11:33:04::SCWBDomain::irq.c.obj CMakeFiles/metal-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj
TRACE::2023-07-07.11:33:04::SCWBDomain:: CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2023-07-07.11:33:04::SCWBDomain::E:/Xilinx/Vitis/2020.2/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ranlib.exe libmetal.a

TRACE::2023-07-07.11:33:04::SCWBDomain::[100%] Built target metal-static

TRACE::2023-07-07.11:33:04::SCWBDomain::Install the project...

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Install configuration: "Debug"

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2023-07-07.11:33:04::SCWBDomain::-- Installing: ../../../lib/libmetal.a

TRACE::2023-07-07.11:33:04::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-07.11:33:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-07.11:33:04::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-07.11:33:04::SCWBDomain::"

TRACE::2023-07-07.11:33:04::SCWBDomain::"Compiling xilpm library"

TRACE::2023-07-07.11:33:05::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-07.11:33:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:33:05::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-07.11:33:05::SCWBDomain::ects"

TRACE::2023-07-07.11:33:05::SCWBDomain::"Compiling XilSecure Library"

TRACE::2023-07-07.11:33:07::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-07-07.11:33:07::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:33:07::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-07.11:33:07::SCWBDomain::cts"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:33:07::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-07.11:33:07::SCWBDomain::jects"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:33:07::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-07.11:33:07::SCWBDomain::jects"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-07.11:33:07::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2023-07-07.11:33:07::SCWBDomain::t-lto-objects"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-07.11:33:07::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2023-07-07.11:33:07::SCWBDomain::lto-objects"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:33:07::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-07.11:33:07::SCWBDomain::ects"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:33:07::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-07.11:33:07::SCWBDomain::jects"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:33:07::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-07.11:33:07::SCWBDomain::cts"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:33:07::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-07.11:33:07::SCWBDomain::jects"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:33:07::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-07.11:33:07::SCWBDomain::ects"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:33:07::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-07.11:33:07::SCWBDomain::ects"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:33:07::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-07.11:33:07::SCWBDomain::ects"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-07.11:33:07::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2023-07-07.11:33:07::SCWBDomain::bjects"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-07.11:33:07::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2023-07-07.11:33:07::SCWBDomain::bjects"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:33:07::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-07.11:33:07::SCWBDomain::jects"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-07.11:33:07::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-07.11:33:07::SCWBDomain::ts"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:33:07::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-07.11:33:07::SCWBDomain::jects"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:33:07::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-07.11:33:07::SCWBDomain::ects"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:33:07::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-07.11:33:07::SCWBDomain::cts"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-07.11:33:07::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2023-07-07.11:33:07::SCWBDomain::-objects"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-07.11:33:07::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2023-07-07.11:33:07::SCWBDomain::objects"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:33:07::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-07.11:33:07::SCWBDomain::ects"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:33:07::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-07.11:33:07::SCWBDomain::jects"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:33:07::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-07.11:33:07::SCWBDomain::ects"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-07.11:33:07::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2023-07-07.11:33:07::SCWBDomain::lto-objects"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:33:07::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-07.11:33:07::SCWBDomain::cts"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:33:07::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-07.11:33:07::SCWBDomain::ects"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:33:07::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-07.11:33:07::SCWBDomain::cts"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-07.11:33:07::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2023-07-07.11:33:07::SCWBDomain::objects"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-07.11:33:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:33:07::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-07.11:33:07::SCWBDomain::cts"

TRACE::2023-07-07.11:33:07::SCWBDomain::"Include files for this library have already been copied."

TRACE::2023-07-07.11:33:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-07.11:33:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-07.11:33:08::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-07.11:33:08::SCWBDomain::ts"

TRACE::2023-07-07.11:33:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-07.11:33:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-07.11:33:08::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-07.11:33:08::SCWBDomain::ts"

TRACE::2023-07-07.11:33:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-07.11:33:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2023-07-07.11:33:08::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2023-07-07.11:33:08::SCWBDomain::to-objects"

TRACE::2023-07-07.11:33:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-07.11:33:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-07.11:33:08::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2023-07-07.11:33:08::SCWBDomain::-objects"

TRACE::2023-07-07.11:33:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-07.11:33:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-07.11:33:08::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:08::SCWBDomain::s"

TRACE::2023-07-07.11:33:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-07.11:33:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-07.11:33:08::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-07.11:33:08::SCWBDomain::ts"

TRACE::2023-07-07.11:33:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-07.11:33:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-07.11:33:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-07.11:33:08::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-07.11:33:08::SCWBDomain::ts"

TRACE::2023-07-07.11:33:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-07.11:33:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-07.11:33:08::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:08::SCWBDomain::s"

TRACE::2023-07-07.11:33:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-07.11:33:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-07.11:33:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-07.11:33:08::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:08::SCWBDomain::s"

TRACE::2023-07-07.11:33:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:33:08::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-07.11:33:08::SCWBDomain::cts"

TRACE::2023-07-07.11:33:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-07.11:33:08::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:08::SCWBDomain::s"

TRACE::2023-07-07.11:33:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-07.11:33:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-07.11:33:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2023-07-07.11:33:08::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2023-07-07.11:33:08::SCWBDomain::

TRACE::2023-07-07.11:33:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-07.11:33:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-07.11:33:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-07.11:33:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-07.11:33:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-07.11:33:08::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-07.11:33:08::SCWBDomain::ts"

TRACE::2023-07-07.11:33:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-07.11:33:09::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-07.11:33:09::SCWBDomain::ts"

TRACE::2023-07-07.11:33:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-07.11:33:09::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:09::SCWBDomain::s"

TRACE::2023-07-07.11:33:09::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-07.11:33:09::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-07.11:33:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-07.11:33:09::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-07.11:33:09::SCWBDomain::"

TRACE::2023-07-07.11:33:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:33:09::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-07.11:33:09::SCWBDomain::jects"

TRACE::2023-07-07.11:33:09::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-07.11:33:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:33:09::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-07.11:33:09::SCWBDomain::ects"

TRACE::2023-07-07.11:33:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-07.11:33:09::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:09::SCWBDomain::s"

TRACE::2023-07-07.11:33:09::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-07.11:33:09::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-07.11:33:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-07.11:33:10::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:10::SCWBDomain::s"

TRACE::2023-07-07.11:33:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-07.11:33:10::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-07.11:33:10::SCWBDomain::ts"

TRACE::2023-07-07.11:33:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-07.11:33:10::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2023-07-07.11:33:10::SCWBDomain::-objects"

TRACE::2023-07-07.11:33:10::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-07.11:33:10::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_4/src"

TRACE::2023-07-07.11:33:10::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-07.11:33:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-07.11:33:11::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-07.11:33:11::SCWBDomain::"

TRACE::2023-07-07.11:33:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-07.11:33:11::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-07.11:33:11::SCWBDomain::"

TRACE::2023-07-07.11:33:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-07.11:33:11::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:11::SCWBDomain::s"

TRACE::2023-07-07.11:33:15::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-07-07.11:33:15::SCWBDomain::make --no-print-directory archive

TRACE::2023-07-07.11:33:15::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrfdc_mb.o psu_cort
TRACE::2023-07-07.11:33:15::SCWBDomain::exa53_0/lib/xrfdc_clock.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xwdtps.o psu_c
TRACE::2023-07-07.11:33:15::SCWBDomain::ortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xil_sleepti
TRACE::2023-07-07.11:33:15::SCWBDomain::mer.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xclockps_mux.o psu_cort
TRACE::2023-07-07.11:33:15::SCWBDomain::exa53_0/lib/xemacps_hw.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xttcps_sinit.o psu_co
TRACE::2023-07-07.11:33:15::SCWBDomain::rtexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/close.o psu_cor
TRACE::2023-07-07.11:33:15::SCWBDomain::texa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xrfdc.o psu_c
TRACE::2023-07-07.11:33:15::SCWBDomain::ortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/x
TRACE::2023-07-07.11:33:15::SCWBDomain::usbpsu_controltransfers.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xuartps
TRACE::2023-07-07.11:33:15::SCWBDomain::_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_
TRACE::2023-07-07.11:33:15::SCWBDomain::0/lib/xil_printf.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa5
TRACE::2023-07-07.11:33:15::SCWBDomain::3_0/lib/xiicps_options.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/fcntl.o psu_corte
TRACE::2023-07-07.11:33:15::SCWBDomain::xa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/lseek.o ps
TRACE::2023-07-07.11:33:15::SCWBDomain::u_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xii
TRACE::2023-07-07.11:33:15::SCWBDomain::cps_hw.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xipipsu_
TRACE::2023-07-07.11:33:15::SCWBDomain::g.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53
TRACE::2023-07-07.11:33:15::SCWBDomain::_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xiicps.o psu_cort
TRACE::2023-07-07.11:33:15::SCWBDomain::exa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xrfdc_mts.o psu_cortexa53_0/lib/xiicps_master.o psu
TRACE::2023-07-07.11:33:15::SCWBDomain::_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xvidc_edid_ext.o ps
TRACE::2023-07-07.11:33:15::SCWBDomain::u_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xil_exception
TRACE::2023-07-07.11:33:15::SCWBDomain::.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xsy
TRACE::2023-07-07.11:33:15::SCWBDomain::smonpsu_g.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/l
TRACE::2023-07-07.11:33:15::SCWBDomain::ib/xil_assert.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xzdma.o psu_corte
TRACE::2023-07-07.11:33:15::SCWBDomain::xa53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xscugic_hw.o p
TRACE::2023-07-07.11:33:15::SCWBDomain::su_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/cpputest_time.o psu
TRACE::2023-07-07.11:33:15::SCWBDomain::_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xrfdc_intr.o psu_cortexa53_0/lib/outbyte.o psu_corte
TRACE::2023-07-07.11:33:15::SCWBDomain::xa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xzdma_sinit.o p
TRACE::2023-07-07.11:33:15::SCWBDomain::su_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xclock
TRACE::2023-07-07.11:33:15::SCWBDomain::ps_sinit.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xqspipsu_g.o psu_
TRACE::2023-07-07.11:33:15::SCWBDomain::cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/l
TRACE::2023-07-07.11:33:15::SCWBDomain::ib/getpid.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/
TRACE::2023-07-07.11:33:15::SCWBDomain::xusbpsu_ep0handler.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xqspipsu_control.o p
TRACE::2023-07-07.11:33:15::SCWBDomain::su_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xiicps
TRACE::2023-07-07.11:33:15::SCWBDomain::_g.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/xemacps_bdr
TRACE::2023-07-07.11:33:15::SCWBDomain::ing.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53
TRACE::2023-07-07.11:33:15::SCWBDomain::_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xgpiops
TRACE::2023-07-07.11:33:15::SCWBDomain::_intr.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib
TRACE::2023-07-07.11:33:15::SCWBDomain::/xuartps_hw.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/x
TRACE::2023-07-07.11:33:15::SCWBDomain::zdma_intr.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xil_util.o psu_cortex
TRACE::2023-07-07.11:33:15::SCWBDomain::a53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xgpiops_hw.o psu_c
TRACE::2023-07-07.11:33:15::SCWBDomain::ortexa53_0/lib/fstat.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xrfdc_g.o psu_cor
TRACE::2023-07-07.11:33:15::SCWBDomain::texa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/asm_
TRACE::2023-07-07.11:33:15::SCWBDomain::vectors.o psu_cortexa53_0/lib/xrfdc_sinit.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa
TRACE::2023-07-07.11:33:15::SCWBDomain::53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xrfdc_mixer.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/xscugic_g.o p
TRACE::2023-07-07.11:33:15::SCWBDomain::su_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xiicps_sinit.o

TRACE::2023-07-07.11:33:15::SCWBDomain::'Finished building libraries'

TRACE::2023-07-07.11:33:15::SCWBDomain::make: Leaving directory 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2023-07-07.11:33:15::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2023-07-07.11:33:15::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:16::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2023-07-07.11:33:16::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:16::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2023-07-07.11:33:16::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:16::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2023-07-07.11:33:16::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:16::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2023-07-07.11:33:16::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:16::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2023-07-07.11:33:16::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:16::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2023-07-07.11:33:16::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:16::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2023-07-07.11:33:16::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:16::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2023-07-07.11:33:16::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:17::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2023-07-07.11:33:17::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:17::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2023-07-07.11:33:17::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:18::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2023-07-07.11:33:18::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:18::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2023-07-07.11:33:18::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:19::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2023-07-07.11:33:19::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:19::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2023-07-07.11:33:19::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:19::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2023-07-07.11:33:19::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:19::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2023-07-07.11:33:19::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:19::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2023-07-07.11:33:19::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:20::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2023-07-07.11:33:20::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:20::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2023-07-07.11:33:20::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:20::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2023-07-07.11:33:20::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:20::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2023-07-07.11:33:20::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:20::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2023-07-07.11:33:20::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-07.11:33:20::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_hooks.o  xfsb
TRACE::2023-07-07.11:33:20::SCWBDomain::l_main.o  xfsbl_dfu_util.o  xfsbl_partition_load.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xfsb
TRACE::2023-07-07.11:33:20::SCWBDomain::l_board.o  xfsbl_misc_drivers.o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_image_header.o  xfsbl_misc.o  xf
TRACE::2023-07-07.11:33:20::SCWBDomain::sbl_authentication.o  xfsbl_translation_table.o  xfsbl_exit.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffa
TRACE::2023-07-07.11:33:20::SCWBDomain::t-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--sta
TRACE::2023-07-07.11:33:20::SCWBDomain::rt-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxil,
TRACE::2023-07-07.11:33:20::SCWBDomain::-lmetal,-lgcc,-lc,--end-group                                                                                                  
TRACE::2023-07-07.11:33:20::SCWBDomain::       -Wl,--start-group,-lxil,-lgcc,-lc,-lmetal,--end-group -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/psu_cortexa53_0/lib -Tlscr
TRACE::2023-07-07.11:33:20::SCWBDomain::ipt.ld

LOG::2023-07-07.11:33:24::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2023-07-07.11:33:24::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2023-07-07.11:33:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-07.11:33:24::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2023-07-07.11:33:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:33:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:33:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:33:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:33:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:33:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:33:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:33:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:33:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:33:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:33:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:33:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:33:24::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2023-07-07.11:33:24::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-07.11:33:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-07.11:33:24::SCWBDomain::System Command Ran  E:&  cd  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw& make -C  zynqmp_pmufw_bsp & make 
TRACE::2023-07-07.11:33:24::SCWBDomain::make: Entering directory 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2023-07-07.11:33:24::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-07-07.11:33:24::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-07.11:33:24::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-07.11:33:24::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-07.11:33:24::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:24::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-07.11:33:24::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-07.11:33:24::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-07.11:33:24::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:24::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-07.11:33:24::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-07.11:33:24::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-07.11:33:24::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:24::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src"

TRACE::2023-07-07.11:33:24::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-07.11:33:24::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-07.11:33:24::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:24::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-07.11:33:24::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-07.11:33:24::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-07.11:33:24::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:25::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-07.11:33:25::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-07.11:33:25::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-07.11:33:25::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:25::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-07.11:33:25::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-07.11:33:25::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-07.11:33:25::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:25::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-07.11:33:25::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-07.11:33:25::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-07.11:33:25::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:25::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-07.11:33:25::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-07.11:33:25::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-07.11:33:25::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:25::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-07.11:33:25::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-07.11:33:25::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-07.11:33:25::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:25::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-07.11:33:25::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-07.11:33:25::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-07.11:33:25::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:25::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-07.11:33:25::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-07-07.11:33:25::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2023-07-07.11:33:25::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:25::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-07.11:33:25::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-07-07.11:33:25::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2023-07-07.11:33:25::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:26::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-07.11:33:26::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-07.11:33:26::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-07.11:33:26::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:26::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-07.11:33:26::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-07.11:33:26::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-07.11:33:26::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:26::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-07.11:33:26::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-07.11:33:26::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-07.11:33:26::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:26::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-07.11:33:26::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-07.11:33:26::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-07.11:33:26::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:26::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-07.11:33:26::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-07-07.11:33:26::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2023-07-07.11:33:26::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:27::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-07.11:33:27::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-07-07.11:33:27::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-07-07.11:33:27::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:27::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-07.11:33:27::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-07.11:33:27::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-07.11:33:27::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:27::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-07.11:33:27::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-07.11:33:27::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-07.11:33:27::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:27::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-07.11:33:27::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-07.11:33:27::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-07.11:33:27::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:27::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-07.11:33:27::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-07-07.11:33:27::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2023-07-07.11:33:27::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:28::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-07.11:33:28::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-07.11:33:28::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-07.11:33:28::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:28::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src"

TRACE::2023-07-07.11:33:28::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-07.11:33:28::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-07.11:33:28::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:28::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-07.11:33:28::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-07-07.11:33:28::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-07-07.11:33:28::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:28::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src"

TRACE::2023-07-07.11:33:28::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-07.11:33:28::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-07.11:33:28::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:28::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-07.11:33:28::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-07.11:33:28::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-07.11:33:28::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:28::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-07.11:33:28::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-07-07.11:33:28::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-07-07.11:33:28::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:28::SCWBDomain::"Compiling avbuf"

TRACE::2023-07-07.11:33:29::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-07.11:33:29::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-07-07.11:33:29::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-07-07.11:33:29::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:29::SCWBDomain::"Compiling dpdma"

TRACE::2023-07-07.11:33:30::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-07.11:33:30::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-07.11:33:30::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-07.11:33:30::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:32::SCWBDomain::Scanning dependencies of target metal-static

TRACE::2023-07-07.11:33:32::SCWBDomain::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2023-07-07.11:33:32::SCWBDomain::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2023-07-07.11:33:33::SCWBDomain::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2023-07-07.11:33:33::SCWBDomain::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2023-07-07.11:33:33::SCWBDomain::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2023-07-07.11:33:33::SCWBDomain::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2023-07-07.11:33:33::SCWBDomain::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2023-07-07.11:33:34::SCWBDomain::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2023-07-07.11:33:34::SCWBDomain::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2023-07-07.11:33:34::SCWBDomain::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2023-07-07.11:33:34::SCWBDomain::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2023-07-07.11:33:34::SCWBDomain::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2023-07-07.11:33:35::SCWBDomain::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2023-07-07.11:33:35::SCWBDomain::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2023-07-07.11:33:35::SCWBDomain::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2023-07-07.11:33:35::SCWBDomain::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2023-07-07.11:33:35::SCWBDomain::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/microblaze_generic/sys.c.obj

TRACE::2023-07-07.11:33:35::SCWBDomain::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2023-07-07.11:33:36::SCWBDomain::[100%] Linking C static library libmetal.a

TRACE::2023-07-07.11:33:36::SCWBDomain::E:/Xilinx/Vitis/2020.2/gnu/microblaze/nt/bin/mb-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c.obj CMakeFiles/metal-st
TRACE::2023-07-07.11:33:36::SCWBDomain::atic.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMakeFiles/metal-static.dir/i
TRACE::2023-07-07.11:33:36::SCWBDomain::rq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal-static.dir/shmem-provid
TRACE::2023-07-07.11:33:36::SCWBDomain::er.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles/metal-static.dir/system
TRACE::2023-07-07.11:33:36::SCWBDomain::/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-static.dir/system/generic/ini
TRACE::2023-07-07.11:33:36::SCWBDomain::t.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/irq.c.obj CMakeFiles/met
TRACE::2023-07-07.11:33:36::SCWBDomain::al-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/microblaze_generic/sys.c.obj CMakeFiles/meta
TRACE::2023-07-07.11:33:36::SCWBDomain::l-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2023-07-07.11:33:36::SCWBDomain::E:/Xilinx/Vitis/2020.2/gnu/microblaze/nt/bin/mb-ranlib.exe libmetal.a

TRACE::2023-07-07.11:33:36::SCWBDomain::[100%] Built target metal-static

TRACE::2023-07-07.11:33:36::SCWBDomain::Install the project...

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Install configuration: "Debug"

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/processor/microblaze/atomic.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/processor/microblaze/cpu.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/system/generic/microblaze_generic/sys.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2023-07-07.11:33:36::SCWBDomain::-- Installing: ../../../lib/libmetal.a

TRACE::2023-07-07.11:33:36::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-07.11:33:36::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-07.11:33:36::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-07.11:33:36::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:36::SCWBDomain::"Compiling XilSecure Library"

TRACE::2023-07-07.11:33:38::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v7_0/src"

TRACE::2023-07-07.11:33:38::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-07.11:33:38::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-07.11:33:38::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:38::SCWBDomain::"Compiling Xilskey Library"

TRACE::2023-07-07.11:33:38::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-07-07.11:33:38::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-07.11:33:39::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-07.11:33:39::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-07.11:33:39::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-07.11:33:39::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-07.11:33:39::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-07.11:33:39::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-07.11:33:39::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-07.11:33:39::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-07.11:33:39::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-07.11:33:39::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-07.11:33:39::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-07.11:33:39::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-07.11:33:39::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-07.11:33:39::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-07.11:33:39::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-07.11:33:39::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-07.11:33:39::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-07.11:33:39::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-07.11:33:39::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-07.11:33:39::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-07.11:33:39::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-07.11:33:39::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-07-07.11:33:39::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2023-07-07.11:33:39::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-07-07.11:33:39::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2023-07-07.11:33:39::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-07.11:33:39::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-07.11:33:39::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-07.11:33:39::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-07.11:33:39::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-07.11:33:39::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-07.11:33:39::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-07.11:33:39::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-07.11:33:39::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-07-07.11:33:39::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2023-07-07.11:33:39::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-07-07.11:33:39::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-07-07.11:33:39::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-07.11:33:39::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-07.11:33:39::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-07.11:33:39::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-07.11:33:39::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-07.11:33:39::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-07.11:33:39::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-07-07.11:33:39::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2023-07-07.11:33:39::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-07.11:33:39::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-07.11:33:39::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-07.11:33:39::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-07.11:33:39::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-07-07.11:33:39::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-07-07.11:33:39::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-07.11:33:39::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-07.11:33:39::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-07.11:33:39::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-07.11:33:39::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-07.11:33:39::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-07.11:33:39::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-07.11:33:39::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-07.11:33:39::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_12/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2023-07-07.11:33:39::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2023-07-07.11:33:39::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-07-07.11:33:39::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2023-07-07.11:33:39::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-07.11:33:39::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-07.11:33:39::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-07.11:33:39::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-07.11:33:39::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-07-07.11:33:39::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2023-07-07.11:33:39::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-07-07.11:33:39::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2023-07-07.11:33:39::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:39::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-07-07.11:33:39::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2023-07-07.11:33:39::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:40::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-07.11:33:40::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-07.11:33:40::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-07.11:33:40::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-07.11:33:40::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:40::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-07.11:33:40::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-07.11:33:40::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-07.11:33:40::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-07.11:33:40::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-07.11:33:40::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-07.11:33:41::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-07.11:33:41::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-07.11:33:41::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:41::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2023-07-07.11:33:41::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2023-07-07.11:33:41::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-07.11:33:41::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-07.11:33:41::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-07.11:33:41::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:41::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-07-07.11:33:41::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-07-07.11:33:41::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:41::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-07.11:33:41::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-07.11:33:41::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:41::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-07.11:33:41::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-07.11:33:41::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:41::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-07-07.11:33:41::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2023-07-07.11:33:41::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-07.11:33:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_3/src"

TRACE::2023-07-07.11:33:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-07.11:33:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-07.11:33:41::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-07.11:33:41::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-07.11:33:41::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:41::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-07.11:33:41::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-07.11:33:41::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:41::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-07-07.11:33:41::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-07-07.11:33:41::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:41::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-07-07.11:33:41::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2023-07-07.11:33:41::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:41::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-07-07.11:33:41::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-07-07.11:33:41::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-07.11:33:42::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-07-07.11:33:42::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2023-07-07.11:33:42::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-07.11:33:45::SCWBDomain::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-07-07.11:33:45::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-07-07.11:33:45::SCWBDomain::make --no-print-directory archive

TRACE::2023-07-07.11:33:45::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/xrtcpsu_intr.o psu_pmu_0/lib/xrfdc_mb.o psu_pmu_0/lib/xplatform_info.o psu_pmu_0
TRACE::2023-07-07.11:33:45::SCWBDomain::/lib/microblaze_disable_exceptions.o psu_pmu_0/lib/xil_mem.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/microblaze_flush_dcache_range
TRACE::2023-07-07.11:33:45::SCWBDomain::.o psu_pmu_0/lib/xusbpsu.o psu_pmu_0/lib/xvidc.o psu_pmu_0/lib/xsdps_options.o psu_pmu_0/lib/xvidc_timings_table.o psu_pmu_0/li
TRACE::2023-07-07.11:33:45::SCWBDomain::b/microblaze_flush_cache_ext.o psu_pmu_0/lib/xil_misc_psreset_api.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xemacps_hw.o psu
TRACE::2023-07-07.11:33:45::SCWBDomain::_pmu_0/lib/inbyte.o psu_pmu_0/lib/xttcps_sinit.o psu_pmu_0/lib/xttcps_selftest.o psu_pmu_0/lib/xgpiops_g.o psu_pmu_0/lib/xsdps.
TRACE::2023-07-07.11:33:45::SCWBDomain::o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xaxipmon_g.o psu_pmu_0/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/microblaze_disable_
TRACE::2023-07-07.11:33:45::SCWBDomain::interrupts.o psu_pmu_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xrfdc.o psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xiicps_intr.o psu
TRACE::2023-07-07.11:33:45::SCWBDomain::_pmu_0/lib/xaxipmon_selftest.o psu_pmu_0/lib/xusbpsu_controltransfers.o psu_pmu_0/lib/xresetps.o psu_pmu_0/lib/xuartps_sinit.o 
TRACE::2023-07-07.11:33:45::SCWBDomain::psu_pmu_0/lib/xclockps_fixedfactor.o psu_pmu_0/lib/microblaze_flush_cache_ext_range.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_
TRACE::2023-07-07.11:33:45::SCWBDomain::0/lib/xzdma_g.o psu_pmu_0/lib/xiicps_slave.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xiicps_opti
TRACE::2023-07-07.11:33:45::SCWBDomain::ons.o psu_pmu_0/lib/xusbpsu_device.o psu_pmu_0/lib/xttcps.o psu_pmu_0/lib/fcntl.o psu_pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/xq
TRACE::2023-07-07.11:33:45::SCWBDomain::spipsu_options.o psu_pmu_0/lib/xttcps_options.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/lib/microblaze_invalidate_dcache_range.o p
TRACE::2023-07-07.11:33:45::SCWBDomain::su_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/microblaze_sleep.o psu_pm
TRACE::2023-07-07.11:33:45::SCWBDomain::u_0/lib/xiicps_hw.o psu_pmu_0/lib/hw_exception_handler.o psu_pmu_0/lib/xrfdc_mts.o psu_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/micr
TRACE::2023-07-07.11:33:45::SCWBDomain::oblaze_update_dcache.o psu_pmu_0/lib/xqspipsu_hw.o psu_pmu_0/lib/xil_testcache.o psu_pmu_0/lib/microblaze_selftest.o psu_pmu_0/
TRACE::2023-07-07.11:33:45::SCWBDomain::lib/microblaze_interrupts_g.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/xusbpsu_
TRACE::2023-07-07.11:33:45::SCWBDomain::sinit.o psu_pmu_0/lib/_exit.o psu_pmu_0/lib/xiicps.o psu_pmu_0/lib/xemacps_sinit.o psu_pmu_0/lib/xrfdc_clock.o psu_pmu_0/lib/xi
TRACE::2023-07-07.11:33:45::SCWBDomain::icps_master.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/xsdps_g.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib/
TRACE::2023-07-07.11:33:45::SCWBDomain::xaxipmon.o psu_pmu_0/lib/xvidc_edid_ext.o psu_pmu_0/lib/xsdps_sinit.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu
TRACE::2023-07-07.11:33:45::SCWBDomain::_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xvidc_parse_edid.o psu_pmu_0/lib
TRACE::2023-07-07.11:33:45::SCWBDomain::/xrtcpsu_sinit.o psu_pmu_0/lib/xsysmonpsu_g.o psu_pmu_0/lib/xemacps_control.o psu_pmu_0/lib/xvidc_edid.o psu_pmu_0/lib/xil_asse
TRACE::2023-07-07.11:33:45::SCWBDomain::rt.o psu_pmu_0/lib/xrtcpsu_selftest.o psu_pmu_0/lib/microblaze_enable_interrupts.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/xrfdc_mi
TRACE::2023-07-07.11:33:45::SCWBDomain::xer.o psu_pmu_0/lib/xsdps_host.o psu_pmu_0/lib/microblaze_enable_dcache.o psu_pmu_0/lib/xiicps_xfer.o psu_pmu_0/lib/xuartps.o p
TRACE::2023-07-07.11:33:45::SCWBDomain::su_pmu_0/lib/xsysmonpsu_intr.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/xrfdc_intr.o psu_pmu_0/lib/xipipsu_bu
TRACE::2023-07-07.11:33:45::SCWBDomain::f.o psu_pmu_0/lib/xio.o psu_pmu_0/lib/print.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/li
TRACE::2023-07-07.11:33:45::SCWBDomain::b/xttcps_g.o psu_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/xipipsu.o psu_pmu_0/lib/xqspipsu_g.o psu_pmu_0/lib/xusbpsu_endpoint.o
TRACE::2023-07-07.11:33:45::SCWBDomain:: psu_pmu_0/lib/xqspipsu_sinit.o psu_pmu_0/lib/xemacps.o psu_pmu_0/lib/xil_cache.o psu_pmu_0/lib/xil_testio.o psu_pmu_0/lib/xusb
TRACE::2023-07-07.11:33:45::SCWBDomain::psu_ep0handler.o psu_pmu_0/lib/microblaze_exception_handler.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/xqspipsu_control.o
TRACE::2023-07-07.11:33:45::SCWBDomain:: psu_pmu_0/lib/microblaze_interrupt_handler.o psu_pmu_0/lib/xusbpsu_ephandler.o psu_pmu_0/lib/microblaze_disable_icache.o psu_p
TRACE::2023-07-07.11:33:45::SCWBDomain::mu_0/lib/xcsudma_g.o psu_pmu_0/lib/xrtcpsu.o psu_pmu_0/lib/xiicps_g.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xemacps_bdrin
TRACE::2023-07-07.11:33:45::SCWBDomain::g.o psu_pmu_0/lib/xcsudma_selftest.o psu_pmu_0/lib/xzdma_selftest.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xusbpsu_comma
TRACE::2023-07-07.11:33:45::SCWBDomain::nd.o psu_pmu_0/lib/xuartps_selftest.o psu_pmu_0/lib/xgpiops_intr.o psu_pmu_0/lib/xusbpsu_intr.o psu_pmu_0/lib/outbyte.o psu_pmu
TRACE::2023-07-07.11:33:45::SCWBDomain::_0/lib/xuartps_hw.o psu_pmu_0/lib/xiicps_sinit.o psu_pmu_0/lib/xclockps.o psu_pmu_0/lib/xwdtps_g.o psu_pmu_0/lib/xzdma_intr.o p
TRACE::2023-07-07.11:33:45::SCWBDomain::su_pmu_0/lib/xwdtps_sinit.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xuartps_intr.o psu_pmu_0/lib/xqspipsu.o psu_pmu_0/lib/xsdps_
TRACE::2023-07-07.11:33:45::SCWBDomain::card.o psu_pmu_0/lib/xzdma_sinit.o psu_pmu_0/lib/xgpiops_hw.o psu_pmu_0/lib/microblaze_init_dcache_range.o psu_pmu_0/lib/microb
TRACE::2023-07-07.11:33:45::SCWBDomain::laze_invalidate_icache.o psu_pmu_0/lib/errno.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/xrfdc_g.o psu_pmu_0/lib/xuartps_o
TRACE::2023-07-07.11:33:45::SCWBDomain::ptions.o psu_pmu_0/lib/xcsudma.o psu_pmu_0/lib/xuartps_g.o psu_pmu_0/lib/xsysmonpsu_selftest.o psu_pmu_0/lib/xrfdc_sinit.o psu_
TRACE::2023-07-07.11:33:45::SCWBDomain::pmu_0/lib/xgpiops_selftest.o psu_pmu_0/lib/xresetps_g.o psu_pmu_0/lib/microblaze_flush_dcache.o psu_pmu_0/lib/xemacps_g.o psu_p
TRACE::2023-07-07.11:33:45::SCWBDomain::mu_0/lib/xil_clocking.o psu_pmu_0/lib/xresetps_sinit.o psu_pmu_0/lib/xusbpsu_event.o psu_pmu_0/lib/xiicps_selftest.o psu_pmu_0/
TRACE::2023-07-07.11:33:45::SCWBDomain::lib/xusbpsu_g.o psu_pmu_0/lib/xusbpsu_hibernation.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/xemacps_intr.o psu_p
TRACE::2023-07-07.11:33:45::SCWBDomain::mu_0/lib/xclockps_pll.o psu_pmu_0/lib/xwdtps_selftest.o

TRACE::2023-07-07.11:33:46::SCWBDomain::'Finished building libraries'

TRACE::2023-07-07.11:33:46::SCWBDomain::make: Leaving directory 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2023-07-07.11:33:46::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:46::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2023-07-07.11:33:46::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:46::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:46::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2023-07-07.11:33:46::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:47::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:47::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2023-07-07.11:33:47::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:47::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:47::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2023-07-07.11:33:47::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:47::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:47::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2023-07-07.11:33:47::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:47::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:47::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2023-07-07.11:33:47::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:47::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:47::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2023-07-07.11:33:47::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:48::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:48::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2023-07-07.11:33:48::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:48::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:48::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2023-07-07.11:33:48::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:48::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:48::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2023-07-07.11:33:48::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:48::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:48::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2023-07-07.11:33:48::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:48::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:48::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2023-07-07.11:33:48::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:48::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:48::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2023-07-07.11:33:48::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:48::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:48::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2023-07-07.11:33:48::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:49::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:49::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2023-07-07.11:33:49::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:49::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:49::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2023-07-07.11:33:49::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:49::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:49::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2023-07-07.11:33:49::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:49::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:49::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2023-07-07.11:33:49::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:49::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:49::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2023-07-07.11:33:49::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:49::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:49::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2023-07-07.11:33:49::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:49::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:49::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2023-07-07.11:33:49::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:50::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:50::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2023-07-07.11:33:50::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:50::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:50::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2023-07-07.11:33:50::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:50::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:50::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw
TRACE::2023-07-07.11:33:50::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:50::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:50::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2023-07-07.11:33:50::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:50::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:50::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2023-07-07.11:33:50::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:50::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:50::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2023-07-07.11:33:50::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:50::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:50::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2023-07-07.11:33:50::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:50::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:50::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2023-07-07.11:33:50::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:51::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:51::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2023-07-07.11:33:51::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:51::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:51::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2023-07-07.11:33:51::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:51::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:51::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2023-07-07.11:33:51::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:51::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:51::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2023-07-07.11:33:51::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:51::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:51::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2023-07-07.11:33:51::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:51::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:51::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2023-07-07.11:33:51::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:51::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:51::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2023-07-07.11:33:51::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2023-07-07.11:33:52::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2023-07-07.11:33:52::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2023-07-07.11:33:52::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2023-07-07.11:33:52::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2023-07-07.11:33:52::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2023-07-07.11:33:52::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2023-07-07.11:33:52::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2023-07-07.11:33:53::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2023-07-07.11:33:53::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2023-07-07.11:33:53::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2023-07-07.11:33:53::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2023-07-07.11:33:53::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2023-07-07.11:33:53::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2023-07-07.11:33:54::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2023-07-07.11:33:54::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_requirement.c -o pm_requirement.o -I
TRACE::2023-07-07.11:33:54::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2023-07-07.11:33:54::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2023-07-07.11:33:54::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2023-07-07.11:33:54::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2023-07-07.11:33:54::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2023-07-07.11:33:54::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-07.11:33:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2023-07-07.11:33:55::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-07.11:33:55::SCWBDomain::mb-gcc -o pmufw.elf  pm_clock.o  pm_proc.o  pm_csudma.o  xpfw_mod_em.o  xpfw_main.o  pm_power.o  xpfw_mod_rpu.o  pm_gpp.o  pm_h
TRACE::2023-07-07.11:33:55::SCWBDomain::ooks.o  xpfw_util.o  pm_pll.o  xpfw_mod_common.o  pm_periph.o  idle_hooks.o  xpfw_resets.o  xpfw_core.o  pm_node.o  pm_extern.o
TRACE::2023-07-07.11:33:55::SCWBDomain::  pm_usb.o  xpfw_mod_ultra96.o  xpfw_mod_dap.o  xpfw_interrupts.o  xpfw_ipi_manager.o  xpfw_crc.o  xpfw_user_startup.o  xpfw_mo
TRACE::2023-07-07.11:33:55::SCWBDomain::d_stl.o  pm_callbacks.o  pm_reset.o  xpfw_mod_wdt.o  xpfw_rom_interface.o  xpfw_mod_rtc.o  xpfw_mod_sched.o  pm_sram.o  pm_qspi
TRACE::2023-07-07.11:33:55::SCWBDomain::.o  pm_ddr.o  xpfw_mod_pm.o  xpfw_platform.o  pm_pinctrl.o  pm_slave.o  xpfw_scheduler.o  pm_binding.o  xpfw_events.o  xpfw_aib
TRACE::2023-07-07.11:33:55::SCWBDomain::.o  pm_notifier.o  pm_gic_proxy.o  xpfw_xpu.o  pm_core.o  pm_config.o  pm_system.o  pm_mmio_access.o  pm_node_reset.o  pm_requi
TRACE::2023-07-07.11:33:55::SCWBDomain::rement.o  xpfw_module.o  xpfw_restart.o  xpfw_error_manager.o  xpfw_mod_legacy.o  pm_master.o  xpfw_start.o -MMD -MP      -mlit
TRACE::2023-07-07.11:33:55::SCWBDomain::tle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lx
TRACE::2023-07-07.11:33:55::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,
TRACE::2023-07-07.11:33:55::SCWBDomain::--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                            
TRACE::2023-07-07.11:33:55::SCWBDomain::                                                -Wl,--start-group,-lxil,-lgcc,-lc,-lmetal,--end-group -nostartfiles -Wl,--no-re
TRACE::2023-07-07.11:33:55::SCWBDomain::lax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2023-07-07.11:33:58::SCWSystem::Checking the domain standalone_domain
LOG::2023-07-07.11:33:58::SCWSystem::Not a boot domain 
LOG::2023-07-07.11:33:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-07-07.11:33:58::SCWDomain::Generating domain artifcats
TRACE::2023-07-07.11:33:58::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-07.11:33:58::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/qemu/
TRACE::2023-07-07.11:33:58::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/qemu/
TRACE::2023-07-07.11:33:58::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/standalone_domain/qemu/
TRACE::2023-07-07.11:33:58::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/standalone_domain/qemu/
TRACE::2023-07-07.11:33:58::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-07.11:33:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:33:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:33:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:33:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:33:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:33:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:33:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:33:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:33:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:33:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:33:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:33:58::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:33:58::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp
TRACE::2023-07-07.11:33:58::SCWMssOS::Mss edits present, copying mssfile into export location E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:33:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-07.11:33:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-07-07.11:33:58::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-07-07.11:33:58::SCWMssOS::doing bsp build ... 
TRACE::2023-07-07.11:33:58::SCWMssOS::System Command Ran  E: & cd  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2023-07-07.11:33:58::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-07.11:33:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-07.11:33:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:33:58::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:33:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-07.11:33:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:33:58::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:33:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-07.11:33:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:33:58::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:33:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-07.11:33:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-07.11:33:58::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:33:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-07.11:33:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-07.11:33:58::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:33:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-07.11:33:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:33:58::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:33:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-07.11:33:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:33:58::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:33:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-07.11:33:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:33:59::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:33:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-07.11:33:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:33:59::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:33:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-07.11:33:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:33:59::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:33:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-07.11:33:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:33:59::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:33:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-07.11:33:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:33:59::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:33:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-07.11:33:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-07.11:33:59::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:33:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-07.11:33:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-07.11:33:59::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-07.11:34:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:34:00::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-07.11:34:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-07.11:34:00::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-07.11:34:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:34:00::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-07.11:34:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:34:00::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-07.11:34:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:34:00::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-07.11:34:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-07.11:34:00::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-07.11:34:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-07.11:34:01::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-07.11:34:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:34:01::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:02::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-07.11:34:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:34:02::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:02::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-07.11:34:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:34:02::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:02::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-07.11:34:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-07.11:34:02::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:02::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-07.11:34:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:34:02::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:02::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-07.11:34:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:34:02::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:02::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-07.11:34:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-07.11:34:02::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:02::SCWMssOS::"Compiling avbuf"

TRACE::2023-07-07.11:34:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-07.11:34:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-07.11:34:03::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:03::SCWMssOS::"Compiling dpdma"

TRACE::2023-07-07.11:34:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-07.11:34:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:34:04::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:06::SCWMssOS::Scanning dependencies of target metal-static

TRACE::2023-07-07.11:34:06::SCWMssOS::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2023-07-07.11:34:07::SCWMssOS::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2023-07-07.11:34:07::SCWMssOS::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2023-07-07.11:34:07::SCWMssOS::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2023-07-07.11:34:07::SCWMssOS::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2023-07-07.11:34:08::SCWMssOS::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2023-07-07.11:34:08::SCWMssOS::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2023-07-07.11:34:08::SCWMssOS::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2023-07-07.11:34:08::SCWMssOS::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2023-07-07.11:34:08::SCWMssOS::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2023-07-07.11:34:09::SCWMssOS::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2023-07-07.11:34:09::SCWMssOS::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2023-07-07.11:34:09::SCWMssOS::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2023-07-07.11:34:09::SCWMssOS::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2023-07-07.11:34:09::SCWMssOS::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2023-07-07.11:34:10::SCWMssOS::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2023-07-07.11:34:10::SCWMssOS::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj

TRACE::2023-07-07.11:34:10::SCWMssOS::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2023-07-07.11:34:10::SCWMssOS::[100%] Linking C static library libmetal.a

TRACE::2023-07-07.11:34:10::SCWMssOS::E:/Xilinx/Vitis/2020.2/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c
TRACE::2023-07-07.11:34:10::SCWMssOS::.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMake
TRACE::2023-07-07.11:34:10::SCWMssOS::Files/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal
TRACE::2023-07-07.11:34:10::SCWMssOS::-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles
TRACE::2023-07-07.11:34:10::SCWMssOS::/metal-static.dir/system/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-stati
TRACE::2023-07-07.11:34:10::SCWMssOS::c.dir/system/generic/init.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/
TRACE::2023-07-07.11:34:10::SCWMssOS::irq.c.obj CMakeFiles/metal-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj
TRACE::2023-07-07.11:34:10::SCWMssOS:: CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2023-07-07.11:34:10::SCWMssOS::E:/Xilinx/Vitis/2020.2/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ranlib.exe libmetal.a

TRACE::2023-07-07.11:34:10::SCWMssOS::[100%] Built target metal-static

TRACE::2023-07-07.11:34:10::SCWMssOS::Install the project...

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Install configuration: "Debug"

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/alloc.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/assert.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/atomic.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/cache.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/compiler.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/condition.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/config.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/cpu.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/device.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/dma.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/io.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/irq.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/list.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/log.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/mutex.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/shmem.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/sleep.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/softirq.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/spinlock.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/sys.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/time.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/utilities.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/version.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2023-07-07.11:34:10::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2023-07-07.11:34:11::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2023-07-07.11:34:11::SCWMssOS::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2023-07-07.11:34:11::SCWMssOS::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2023-07-07.11:34:11::SCWMssOS::-- Installing: ../../../lib/libmetal.a

TRACE::2023-07-07.11:34:11::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-07.11:34:11::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:34:11::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:34:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:34:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-07.11:34:11::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-07.11:34:11::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:34:11::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:34:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:34:11::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:34:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:34:11::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:34:11::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:34:11::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-07.11:34:11::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-07.11:34:11::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:34:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-07.11:34:11::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:34:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:34:11::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:34:11::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-07.11:34:11::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-07.11:34:11::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:34:11::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:34:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:34:11::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-07.11:34:11::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:34:11::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:34:11::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-07.11:34:11::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-07.11:34:11::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2023-07-07.11:34:11::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-07.11:34:11::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-07.11:34:11::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-07.11:34:11::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-07.11:34:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-07.11:34:11::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:11::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-07.11:34:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-07.11:34:12::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-07.11:34:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-07.11:34:12::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-07.11:34:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-07.11:34:12::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-07.11:34:12::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-07.11:34:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-07.11:34:12::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:13::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-07.11:34:13::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-07.11:34:13::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-07.11:34:13::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-07.11:34:13::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-07.11:34:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2023-07-07.11:34:13::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-07.11:34:13::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-07.11:34:13::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-07.11:34:13::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:13::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-07.11:34:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-07.11:34:13::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-07.11:34:13::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:13::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-07.11:34:13::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-07.11:34:13::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-07.11:34:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-07.11:34:13::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-07.11:34:13::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:14::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-07.11:34:14::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-07.11:34:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-07.11:34:14::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-07.11:34:14::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:14::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-07.11:34:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-07.11:34:14::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-07.11:34:14::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-07.11:34:19::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-07.11:34:19::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-07.11:34:19::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrfdc_mb.o psu_cort
TRACE::2023-07-07.11:34:19::SCWMssOS::exa53_0/lib/xrfdc_clock.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xwdtps.o psu_c
TRACE::2023-07-07.11:34:19::SCWMssOS::ortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xil_sleepti
TRACE::2023-07-07.11:34:19::SCWMssOS::mer.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xclockps_mux.o psu_cort
TRACE::2023-07-07.11:34:19::SCWMssOS::exa53_0/lib/xemacps_hw.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xttcps_sinit.o psu_co
TRACE::2023-07-07.11:34:19::SCWMssOS::rtexa53_0/lib/putnum.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xsdps.o psu_co
TRACE::2023-07-07.11:34:19::SCWMssOS::rtexa53_0/lib/close.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_
TRACE::2023-07-07.11:34:19::SCWMssOS::cortexa53_0/lib/xrfdc.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xaxipmon_sel
TRACE::2023-07-07.11:34:19::SCWMssOS::ftest.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xclockps_fixedfactor.
TRACE::2023-07-07.11:34:19::SCWMssOS::o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/
TRACE::2023-07-07.11:34:19::SCWMssOS::xiicps_slave.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/
TRACE::2023-07-07.11:34:19::SCWMssOS::lib/xsysmonpsu.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/_exit.o psu_cort
TRACE::2023-07-07.11:34:19::SCWMssOS::exa53_0/lib/fcntl.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xuartps_g.o p
TRACE::2023-07-07.11:34:19::SCWMssOS::su_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/lib/xil_test
TRACE::2023-07-07.11:34:19::SCWMssOS::mem.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xscugic
TRACE::2023-07-07.11:34:19::SCWMssOS::_intr.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/l
TRACE::2023-07-07.11:34:19::SCWMssOS::ib/translation_table.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xcoresightpsdcc.o 
TRACE::2023-07-07.11:34:19::SCWMssOS::psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xemacps_sinit.o psu_c
TRACE::2023-07-07.11:34:19::SCWMssOS::ortexa53_0/lib/xrfdc_mts.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xemacps_bdring
TRACE::2023-07-07.11:34:19::SCWMssOS::.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xi
TRACE::2023-07-07.11:34:19::SCWMssOS::l_smc.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xsys
TRACE::2023-07-07.11:34:19::SCWMssOS::monpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xemacps_control.o psu_
TRACE::2023-07-07.11:34:19::SCWMssOS::cortexa53_0/lib/open.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xrtcpsu_selftest.o
TRACE::2023-07-07.11:34:19::SCWMssOS:: psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xsdps_ho
TRACE::2023-07-07.11:34:19::SCWMssOS::st.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/sleep
TRACE::2023-07-07.11:34:19::SCWMssOS::.o psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xrfdc_intr
TRACE::2023-07-07.11:34:19::SCWMssOS::.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/rea
TRACE::2023-07-07.11:34:19::SCWMssOS::d.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/l
TRACE::2023-07-07.11:34:19::SCWMssOS::ib/initialise_monitor_handles.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xusbpsu_endp
TRACE::2023-07-07.11:34:19::SCWMssOS::oint.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0
TRACE::2023-07-07.11:34:19::SCWMssOS::/lib/xil_cache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/unlink.o psu_cor
TRACE::2023-07-07.11:34:19::SCWMssOS::texa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/li
TRACE::2023-07-07.11:34:19::SCWMssOS::b/xcsudma_g.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/
TRACE::2023-07-07.11:34:19::SCWMssOS::lib/write.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib
TRACE::2023-07-07.11:34:19::SCWMssOS::/xvidc_parse_edid.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xusbpsu_comm
TRACE::2023-07-07.11:34:19::SCWMssOS::and.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/li
TRACE::2023-07-07.11:34:19::SCWMssOS::b/xusbpsu_intr.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/l
TRACE::2023-07-07.11:34:19::SCWMssOS::ib/xclockps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_
TRACE::2023-07-07.11:34:19::SCWMssOS::0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xqspipsu.o psu_c
TRACE::2023-07-07.11:34:19::SCWMssOS::ortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xzdma_sinit.o psu
TRACE::2023-07-07.11:34:19::SCWMssOS::_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o ps
TRACE::2023-07-07.11:34:19::SCWMssOS::u_cortexa53_0/lib/xrfdc_g.o psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xsysmonpsu_
TRACE::2023-07-07.11:34:19::SCWMssOS::selftest.o psu_cortexa53_0/lib/xrfdc_sinit.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xresetps_g.o psu_cortex
TRACE::2023-07-07.11:34:19::SCWMssOS::a53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xrfdc_mixer.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/isatty.o psu
TRACE::2023-07-07.11:34:19::SCWMssOS::_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xiicps_sinit.o

TRACE::2023-07-07.11:34:19::SCWMssOS::'Finished building libraries'

TRACE::2023-07-07.11:34:20::SCWMssOS::Copying to export directory.
TRACE::2023-07-07.11:34:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-07.11:34:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-07.11:34:21::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-07-07.11:34:21::SCWSystem::Completed Processing the sysconfig RFSoC_IP06_07_plt
LOG::2023-07-07.11:34:21::SCWPlatform::Completed generating the artifacts for system configuration RFSoC_IP06_07_plt
TRACE::2023-07-07.11:34:21::SCWPlatform::Started preparing the platform 
TRACE::2023-07-07.11:34:21::SCWSystem::Writing the bif file for system config RFSoC_IP06_07_plt
TRACE::2023-07-07.11:34:21::SCWSystem::dir created 
TRACE::2023-07-07.11:34:21::SCWSystem::Writing the bif 
TRACE::2023-07-07.11:34:21::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-07.11:34:21::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-07.11:34:21::SCWPlatform::Completed generating the platform
TRACE::2023-07-07.11:34:21::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:34:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:34:21::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:34:21::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:34:21::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:34:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:34:21::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:34:21::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:34:21::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:34:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-07.11:34:21::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-07.11:34:21::SCWMssOS::Commit changes completed.
TRACE::2023-07-07.11:34:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:34:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:34:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:34:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:34:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:34:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:34:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:34:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:34:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:34:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:34:21::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-07.11:34:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:34:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:34:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:34:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:34:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:34:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:34:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:34:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:34:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:34:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:34:21::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-07.11:34:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:34:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:34:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:34:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:34:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:34:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:34:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:34:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:34:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:34:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:34:21::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:34:21::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"b6e65631a5d566a845a107b73fdfbc25",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2", "libmetal:2.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-07.11:34:21::SCWPlatform::updated the xpfm file.
TRACE::2023-07-07.11:34:21::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:34:21::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:34:21::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:34:21::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-07.11:34:21::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-07.11:34:21::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-07.11:34:21::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:34:21::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-07.11:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-07.11:34:21::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-07.11:34:21::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-07.11:34:21::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:04::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:04::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:04::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:07::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:07::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:07::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened new HwDB with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWReader::Active system found as  RFSoC_IP06_07_plt
TRACE::2023-07-13.12:22:14::SCWReader::Handling sysconfig RFSoC_IP06_07_plt
TRACE::2023-07-13.12:22:14::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.12:22:14::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.12:22:14::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.12:22:14::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-13.12:22:14::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.12:22:14::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.12:22:14::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:22:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:22:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:22:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:22:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:22:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:22:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:22:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:22:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:22:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:22:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:14::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.12:22:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:22:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWReader::No isolation master present  
TRACE::2023-07-13.12:22:14::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.12:22:14::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.12:22:14::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.12:22:14::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:22:14::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-07-13.12:22:14::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.12:22:14::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2023-07-13.12:22:14::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:14::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.12:22:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWReader::No isolation master present  
TRACE::2023-07-13.12:22:14::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.12:22:14::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.12:22:14::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.12:22:14::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:14::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-07-13.12:22:14::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.12:22:14::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:14::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.12:22:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:14::SCWReader::No isolation master present  
TRACE::2023-07-13.12:22:15::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.12:22:15::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.12:22:15::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.12:22:15::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.12:22:15::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:15::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:15::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:15::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:15::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:15::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:15::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:15::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:15::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:15::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:15::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:15::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:15::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:15::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:15::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:15::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:15::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:15::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:15::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:15::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:15::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:15::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:15::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:15::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:15::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:15::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:15::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:15::SCWMssOS::mss does not exists at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:15::SCWMssOS::Creating sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:15::SCWMssOS::Adding the swdes entry, created swdb E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:15::SCWMssOS::updating the scw layer changes to swdes at   E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:15::SCWMssOS::Writing mss at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:15::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp
TRACE::2023-07-13.12:22:15::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-07-13.12:22:15::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-07-13.12:22:15::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp
TRACE::2023-07-13.12:22:15::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-07-13.12:22:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:40::SCWMssOS::Running validate of swdbs.
KEYINFO::2023-07-13.12:22:40::SCWMssOS::Could not open the swdb for E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
KEYINFO::2023-07-13.12:22:40::SCWMssOS::Could not open the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss is not found

TRACE::2023-07-13.12:22:40::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.12:22:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_2
TRACE::2023-07-13.12:22:40::SCWMssOS::Writing the mss file completed E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:40::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"b6e65631a5d566a845a107b73fdfbc25",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2", "libmetal:2.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"c643728972e57817b27e2c76fd20a5a4",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-07-13.12:22:40::SCWPlatform::Started generating the artifacts platform RFSoC_IP06_07_plt
TRACE::2023-07-13.12:22:40::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-13.12:22:41::SCWPlatform::Started generating the artifacts for system configuration RFSoC_IP06_07_plt
LOG::2023-07-13.12:22:41::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2023-07-13.12:22:41::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2023-07-13.12:22:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-13.12:22:41::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2023-07-13.12:22:41::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2023-07-13.12:22:41::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2023-07-13.12:22:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-13.12:22:41::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2023-07-13.12:22:41::SCWSystem::Checking the domain standalone_domain
LOG::2023-07-13.12:22:41::SCWSystem::Not a boot domain 
LOG::2023-07-13.12:22:41::SCWSystem::Checking the domain freertos10_xilinx_psu_cortexa53_0
LOG::2023-07-13.12:22:41::SCWSystem::Not a boot domain 
LOG::2023-07-13.12:22:41::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-07-13.12:22:41::SCWDomain::Generating domain artifcats
TRACE::2023-07-13.12:22:41::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-13.12:22:41::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/qemu/
TRACE::2023-07-13.12:22:41::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/qemu/
TRACE::2023-07-13.12:22:41::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/standalone_domain/qemu/
TRACE::2023-07-13.12:22:41::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/standalone_domain/qemu/
TRACE::2023-07-13.12:22:41::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-13.12:22:41::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:41::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:41::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:41::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:41::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:41::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:41::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:41::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:41::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:41::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:41::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp
TRACE::2023-07-13.12:22:41::SCWMssOS::Mss edits present, copying mssfile into export location E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-13.12:22:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-07-13.12:22:41::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-07-13.12:22:41::SCWMssOS::skipping the bsp build ... 
TRACE::2023-07-13.12:22:41::SCWMssOS::Copying to export directory.
TRACE::2023-07-13.12:22:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-13.12:22:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-13.12:22:43::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-07-13.12:22:43::SCWSystem::Started Processing the domain freertos10_xilinx_psu_cortexa53_0
TRACE::2023-07-13.12:22:43::SCWDomain::Generating domain artifcats
TRACE::2023-07-13.12:22:43::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-13.12:22:43::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-07-13.12:22:43::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-07-13.12:22:43::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp
TRACE::2023-07-13.12:22:43::SCWMssOS::Mss edits present, copying mssfile into export location E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-13.12:22:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-07-13.12:22:43::SCWDomain::Skipping the build for domain :  freertos10_xilinx_psu_cortexa53_0
TRACE::2023-07-13.12:22:43::SCWMssOS::skipping the bsp build ... 
TRACE::2023-07-13.12:22:43::SCWMssOS::Copying to export directory.
TRACE::2023-07-13.12:22:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-13.12:22:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-13.12:22:43::SCWSystem::Completed Processing the domain freertos10_xilinx_psu_cortexa53_0
LOG::2023-07-13.12:22:43::SCWSystem::Completed Processing the sysconfig RFSoC_IP06_07_plt
LOG::2023-07-13.12:22:43::SCWPlatform::Completed generating the artifacts for system configuration RFSoC_IP06_07_plt
TRACE::2023-07-13.12:22:43::SCWPlatform::Started preparing the platform 
TRACE::2023-07-13.12:22:43::SCWSystem::Writing the bif file for system config RFSoC_IP06_07_plt
TRACE::2023-07-13.12:22:43::SCWSystem::dir created 
TRACE::2023-07-13.12:22:43::SCWSystem::Writing the bif 
TRACE::2023-07-13.12:22:43::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-13.12:22:43::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-13.12:22:43::SCWPlatform::Completed generating the platform
TRACE::2023-07-13.12:22:43::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:43::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:43::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:43::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:43::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:43::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:43::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:43::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"b6e65631a5d566a845a107b73fdfbc25",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2", "libmetal:2.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"c643728972e57817b27e2c76fd20a5a4",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-13.12:22:43::SCWPlatform::updated the xpfm file.
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:43::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:43::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:43::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:43::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:43::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:43::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:43::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"b6e65631a5d566a845a107b73fdfbc25",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2", "libmetal:2.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"c643728972e57817b27e2c76fd20a5a4",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:43::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:43::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:43::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:43::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:43::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:43::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:43::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:43::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"b6e65631a5d566a845a107b73fdfbc25",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2", "libmetal:2.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"c643728972e57817b27e2c76fd20a5a4",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-07-13.12:22:43::SCWPlatform::Started generating the artifacts platform RFSoC_IP06_07_plt
TRACE::2023-07-13.12:22:43::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-13.12:22:44::SCWPlatform::Started generating the artifacts for system configuration RFSoC_IP06_07_plt
LOG::2023-07-13.12:22:44::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-07-13.12:22:44::SCWDomain::Generating domain artifcats
TRACE::2023-07-13.12:22:44::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-13.12:22:44::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/qemu/
TRACE::2023-07-13.12:22:44::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/qemu/
TRACE::2023-07-13.12:22:44::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/standalone_domain/qemu/
TRACE::2023-07-13.12:22:44::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/standalone_domain/qemu/
TRACE::2023-07-13.12:22:44::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-13.12:22:44::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:44::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:44::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:44::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:44::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:44::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp
TRACE::2023-07-13.12:22:44::SCWMssOS::Mss edits present, copying mssfile into export location E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-13.12:22:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-07-13.12:22:44::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-07-13.12:22:44::SCWMssOS::skipping the bsp build ... 
TRACE::2023-07-13.12:22:44::SCWMssOS::Copying to export directory.
TRACE::2023-07-13.12:22:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-13.12:22:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-13.12:22:44::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-07-13.12:22:44::SCWSystem::Started Processing the domain freertos10_xilinx_psu_cortexa53_0
TRACE::2023-07-13.12:22:44::SCWDomain::Generating domain artifcats
TRACE::2023-07-13.12:22:44::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-13.12:22:44::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-07-13.12:22:44::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-07-13.12:22:44::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-13.12:22:44::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:44::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:44::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:44::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:44::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:44::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp
TRACE::2023-07-13.12:22:44::SCWMssOS::Mss edits present, copying mssfile into export location E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-13.12:22:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-07-13.12:22:44::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_psu_cortexa53_0
TRACE::2023-07-13.12:22:44::SCWMssOS::skipping the bsp build ... 
TRACE::2023-07-13.12:22:44::SCWMssOS::Copying to export directory.
TRACE::2023-07-13.12:22:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-13.12:22:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-13.12:22:44::SCWSystem::Completed Processing the domain freertos10_xilinx_psu_cortexa53_0
LOG::2023-07-13.12:22:44::SCWSystem::Completed Processing the sysconfig RFSoC_IP06_07_plt
LOG::2023-07-13.12:22:44::SCWPlatform::Completed generating the artifacts for system configuration RFSoC_IP06_07_plt
TRACE::2023-07-13.12:22:44::SCWPlatform::Started preparing the platform 
TRACE::2023-07-13.12:22:44::SCWSystem::Writing the bif file for system config RFSoC_IP06_07_plt
TRACE::2023-07-13.12:22:44::SCWSystem::dir created 
TRACE::2023-07-13.12:22:44::SCWSystem::Writing the bif 
TRACE::2023-07-13.12:22:44::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-13.12:22:44::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-13.12:22:44::SCWPlatform::Completed generating the platform
TRACE::2023-07-13.12:22:44::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:44::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:44::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:44::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:44::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:44::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:44::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:44::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:44::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:44::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:22:44::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:22:44::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:22:44::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:44::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:44::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:44::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:44::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:44::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:44::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:44::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:44::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:44::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:44::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:44::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:44::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:44::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:44::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:44::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:44::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:44::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:44::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:44::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:44::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:44::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:44::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:44::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:44::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:44::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:22:44::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:22:44::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:22:44::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:44::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-07-13.12:22:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:22:44::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:22:44::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:22:44::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"b6e65631a5d566a845a107b73fdfbc25",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2", "libmetal:2.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"c643728972e57817b27e2c76fd20a5a4",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-13.12:22:44::SCWPlatform::updated the xpfm file.
TRACE::2023-07-13.12:24:06::SCWPlatform::Clearing the existing platform
TRACE::2023-07-13.12:24:06::SCWSystem::Clearing the existing sysconfig
TRACE::2023-07-13.12:24:06::SCWBDomain::clearing the fsbl build
TRACE::2023-07-13.12:24:06::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:06::SCWBDomain::clearing the pmufw build
TRACE::2023-07-13.12:24:06::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:24:06::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:24:06::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:06::SCWSystem::Clearing the domains completed.
TRACE::2023-07-13.12:24:06::SCWPlatform::Clearing the opened hw db.
TRACE::2023-07-13.12:24:06::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:06::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:06::SCWPlatform:: Platform location is E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:06::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:06::SCWPlatform::Removing the HwDB with name E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:06::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:06::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:06::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:06::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:06::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened new HwDB with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWReader::Active system found as  RFSoC_IP06_07_plt
TRACE::2023-07-13.12:24:13::SCWReader::Handling sysconfig RFSoC_IP06_07_plt
TRACE::2023-07-13.12:24:13::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.12:24:13::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.12:24:13::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.12:24:13::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-13.12:24:13::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.12:24:13::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.12:24:13::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:24:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:24:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:24:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:24:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:24:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:24:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:24:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:24:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:24:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:24:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:24:13::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:24:13::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:24:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.12:24:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:24:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWReader::No isolation master present  
TRACE::2023-07-13.12:24:13::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.12:24:13::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.12:24:13::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.12:24:13::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.12:24:13::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-07-13.12:24:13::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.12:24:13::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2023-07-13.12:24:13::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:24:13::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:24:13::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:24:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.12:24:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:13::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWReader::No isolation master present  
TRACE::2023-07-13.12:24:13::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.12:24:13::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.12:24:13::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.12:24:13::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:13::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:13::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:13::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:24:13::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-07-13.12:24:13::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.12:24:14::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:24:14::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:24:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:24:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:24:14::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:24:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.12:24:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.12:24:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:24:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:24:14::SCWReader::No isolation master present  
TRACE::2023-07-13.12:24:14::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.12:24:14::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.12:24:14::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.12:24:14::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.12:24:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:14::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:14::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:14::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:14::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_2
TRACE::2023-07-13.12:24:14::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.12:24:14::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:14::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.12:24:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:14::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:24:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:24:14::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:24:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.12:24:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.12:24:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:14::SCWReader::No isolation master present  
TRACE::2023-07-13.12:24:14::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:14::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:14::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:14::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:14::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:14::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:14::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:14::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:16::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.12:24:16::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:16::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:16::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:16::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:16::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:16::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:16::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:16::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:16::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:16::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.12:24:16::SCWMssOS::Could not open the swdb for system_2
KEYINFO::2023-07-13.12:24:16::SCWMssOS::Could not open the sw design at  system_2
ERROR: [Hsi 55-1558] Software Design system_2 is not found

TRACE::2023-07-13.12:24:16::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.12:24:16::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:16::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:16::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:16::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_2
TRACE::2023-07-13.12:24:16::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.12:24:16::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:16::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:16::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:16::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:16::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:16::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:16::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:16::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:16::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:16::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:16::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:16::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:16::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.12:24:16::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:16::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:16::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:16::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:16::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:16::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:16::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:16::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:16::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:16::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:16::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:16::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:16::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:16::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:16::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:16::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:16::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:16::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:16::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:16::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:16::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:16::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:16::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:24:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:24:16::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:24:16::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:16::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:16::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:16::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:16::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:16::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:16::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:16::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:16::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:16::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:16::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:16::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:22::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:22::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:22::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:22::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:22::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:22::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:22::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:22::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:22::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:22::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:22::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:22::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:22::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:22::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_2
TRACE::2023-07-13.12:24:22::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.12:24:22::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:27::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:27::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:27::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:27::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:27::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:27::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:27::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:27::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:27::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:27::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:27::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:27::SCWMssOS::Adding Library:  libmetal:2.1
TRACE::2023-07-13.12:24:27::SCWMssOS::Added Library:  libmetal
TRACE::2023-07-13.12:24:27::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:27::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:27::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:27::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:27::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:27::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:27::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:27::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:27::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:27::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:27::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:39::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:24:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:24:39::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:24:39::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:24:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:24:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:24:39::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:24:39::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:24:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:24:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:24:39::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:24:39::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:24:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:24:39::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:24:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:24:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:24:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:24:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:24:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:24:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:39::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"b6e65631a5d566a845a107b73fdfbc25",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2", "libmetal:2.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"c643728972e57817b27e2c76fd20a5a4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.3", "libmetal:2.1"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-13.12:24:39::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:24:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:24:39::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:24:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:39::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_2
TRACE::2023-07-13.12:24:40::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.12:24:40::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:24:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:24:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:24:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:24:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:24:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:24:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:24:40::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:40::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_2
TRACE::2023-07-13.12:24:40::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.12:24:41::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:24:41::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp
TRACE::2023-07-13.12:24:41::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2023-07-13.12:24:49::SCWMssOS::Removing file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp\system_2.mss
TRACE::2023-07-13.12:25:01::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:01::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:01::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:01::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:01::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:01::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:01::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:01::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:01::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:01::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:01::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:02::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.12:25:02::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:02::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:02::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:02::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:02::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:02::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:02::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:02::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:02::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.12:25:02::SCWMssOS::Could not open the swdb for system_2
KEYINFO::2023-07-13.12:25:02::SCWMssOS::Could not open the sw design at  system_2
ERROR: [Hsi 55-1558] Software Design system_2 is not found

TRACE::2023-07-13.12:25:02::SCWMssOS::Cleared the swdb table entry
KEYINFO::2023-07-13.12:25:02::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2023-07-13.12:25:02::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2023-07-13.12:25:02::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.12:25:02::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:02::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:02::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:02::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-07-13.12:25:02::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.12:25:02::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:02::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:25:02::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:25:02::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:25:02::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:02::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:02::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:02::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:02::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:02::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:02::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:02::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:02::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:02::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:02::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:04::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:04::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:04::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:04::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:04::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:04::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:04::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:04::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:04::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:04::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:04::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:04::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:04::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:04::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-07-13.12:25:04::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.12:25:04::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:07::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.12:25:07::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:07::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:07::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:07::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:07::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:07::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:07::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:07::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:07::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:07::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.12:25:07::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2023-07-13.12:25:07::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2023-07-13.12:25:07::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.12:25:07::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:07::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:07::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:07::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-07-13.12:25:07::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.12:25:08::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:08::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:25:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:25:08::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:25:08::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:08::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:08::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:08::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:08::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:08::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:08::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:08::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:08::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:08::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:08::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:08::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:08::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:08::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:08::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:08::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:08::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:08::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:08::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:08::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:08::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:08::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:08::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.12:25:09::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-07-13.12:25:09::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-07-13.12:25:09::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.12:25:09::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.12:25:09::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.12:25:09::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:25:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:25:09::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:09::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:11::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:11::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:11::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:11::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:11::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:11::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:11::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:11::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:11::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:11::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:11::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:11::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:11::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:11::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.12:25:11::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.12:25:11::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.12:25:18::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-07-13.12:25:18::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-07-13.12:25:18::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.12:25:18::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.12:25:18::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.12:25:18::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:18::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:18::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:18::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:18::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:18::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:18::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:18::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:18::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:18::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:18::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:25:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:25:18::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:18::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:18::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:18::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:18::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:18::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:20::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:20::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:20::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:20::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system
TRACE::2023-07-13.12:25:20::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.12:25:20::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:25::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:25::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:25::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:25::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:25::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:25::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:25::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:25::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:25::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:25::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:25::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:25::SCWMssOS::Adding Library:  xilpm:3.2
TRACE::2023-07-13.12:25:25::SCWMssOS::Added Library:  xilpm
TRACE::2023-07-13.12:25:25::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:25::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:25::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:25::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:25::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:25::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:25::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:25::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:25::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:25::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:25::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:25::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:25::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:25::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:25::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:25::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:25::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:25::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:25::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:25::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:25::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:25::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:25::SCWMssOS::Adding Library:  xilsecure:4.3
TRACE::2023-07-13.12:25:25::SCWMssOS::Added Library:  xilsecure
TRACE::2023-07-13.12:25:25::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:25::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:25::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:25::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:25::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:25::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:25::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:25::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:25::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:25::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:25::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:31::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_1
TRACE::2023-07-13.12:25:31::SCWMssOS::Writing the mss file completed E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:31::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:25:31::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:25:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:25:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:25:31::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:25:31::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2023-07-13.12:25:31::SCWMssOS::Writing the mss file completed E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:31::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:25:31::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:25:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:25:31::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:25:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.12:25:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:25:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.12:25:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.12:25:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:31::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"b6e65631a5d566a845a107b73fdfbc25",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2", "libmetal:2.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"3351faa8c77c33de53666dcf8aa370f9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.3", "libmetal:2.1", "xilpm:3.2", "xilsecure:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-13.12:25:31::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:25:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:25:31::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:25:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:31::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system
TRACE::2023-07-13.12:25:32::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.12:25:32::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.12:25:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.12:25:32::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.12:25:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.12:25:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.12:25:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.12:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.12:25:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.12:25:32::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system
TRACE::2023-07-13.12:25:32::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.12:25:32::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.12:25:32::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp
TRACE::2023-07-13.12:25:33::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-07-13.13:44:50::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:44:50::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:44:50::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:44:50::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:44:50::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:44:50::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:44:50::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:44:50::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:44:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:44:50::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:44:50::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:44:50::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:44:59::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:44:59::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:44:59::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:44:59::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:44:59::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:44:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:44:59::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:44:59::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:44:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:44:59::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:44:59::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:44:59::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:44:59::SCWMssOS::Adding Library:  libmetal:2.1
TRACE::2023-07-13.13:44:59::SCWMssOS::Added Library:  libmetal
TRACE::2023-07-13.13:44:59::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:44:59::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:44:59::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:44:59::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:44:59::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:44:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:44:59::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:44:59::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:44:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:44:59::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:44:59::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:44:59::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:44:59::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:44:59::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:44:59::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:44:59::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:44:59::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:44:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:44:59::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:44:59::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:44:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:44:59::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:44:59::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:44:59::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:44:59::SCWMssOS::Adding Library:  lwip211:1.3
TRACE::2023-07-13.13:44:59::SCWMssOS::Added Library:  lwip211
TRACE::2023-07-13.13:44:59::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:44:59::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:44:59::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:44:59::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:44:59::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:44:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:44:59::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:44:59::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:44:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:44:59::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:44:59::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:44:59::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:02::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:02::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:02::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:02::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:45:02::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:45:02::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:02::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:45:02::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:02::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:45:02::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:02::SCWMssOS::Adding Library:  xilsecure:4.3
TRACE::2023-07-13.13:45:02::SCWMssOS::Added Library:  xilsecure
TRACE::2023-07-13.13:45:02::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:02::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:02::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:02::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:45:02::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:45:02::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:02::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:45:02::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:02::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:45:02::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:05::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:05::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:05::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:05::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:45:05::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:05::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:45:05::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:05::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:45:05::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:05::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:45:05::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:05::SCWMssOS::Adding Library:  xilpm:3.2
TRACE::2023-07-13.13:45:05::SCWMssOS::Added Library:  xilpm
TRACE::2023-07-13.13:45:05::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:05::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:05::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:05::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:45:05::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:05::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:45:05::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:05::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:45:05::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:05::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:45:05::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:11::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:45:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.13:45:11::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.13:45:11::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:45:11::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:45:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.13:45:11::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.13:45:11::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:45:11::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.13:45:11::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.13:45:11::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:45:11::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.13:45:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.13:45:11::SCWMssOS::Running validate of swdbs.
KEYINFO::2023-07-13.13:45:11::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-07-13.13:45:11::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-07-13.13:45:11::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.13:45:11::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system
TRACE::2023-07-13.13:45:11::SCWMssOS::Writing the mss file completed E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.13:45:11::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:45:11::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:11::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:11::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:11::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:45:11::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:11::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:45:11::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:11::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:45:11::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:45:11::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:45:11::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:45:11::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:11::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:11::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:11::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:45:11::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:11::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:45:11::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:11::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:45:11::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:45:11::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:45:11::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:45:11::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:11::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:11::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:11::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:45:11::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:11::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:45:11::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:11::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:45:11::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:11::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:45:11::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:11::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:11::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:11::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:11::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:45:11::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:11::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:45:11::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:11::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:45:11::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.13:45:11::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:45:11::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.13:45:11::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"b6e65631a5d566a845a107b73fdfbc25",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2", "libmetal:2.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["libmetal:2.1", "lwip211:1.3", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"8a8e84c1823eb0a78ec9dd60d5d3f009",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.3", "libmetal:2.1", "xilpm:3.2", "xilsecure:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-13.13:45:11::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.13:45:11::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.13:45:11::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:45:11::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:11::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:11::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:11::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:45:11::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:11::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:45:11::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:11::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:45:11::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:11::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:45:11::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:11::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.13:45:12::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:45:12::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:45:12::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:12::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:45:12::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:45:12::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2023-07-13.13:45:12::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.13:45:12::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:45:12::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:45:12::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:12::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:45:12::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:45:12::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.13:45:12::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:45:12::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:45:12::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:12::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:45:12::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:45:12::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.13:45:12::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:45:12::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:45:12::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:12::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:45:12::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:45:12::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.13:45:12::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:45:12::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:45:12::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:12::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:45:12::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:45:12::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.13:45:12::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.13:45:12::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.13:45:12::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:45:12::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:45:12::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:45:12::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:12::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:45:12::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:45:12::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:45:12::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:45:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:45:12::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:12::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:45:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:45:12::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:45:12::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2023-07-13.13:45:12::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.13:45:12::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:45:12::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp
TRACE::2023-07-13.13:45:14::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2023-07-13.13:45:22::SCWMssOS::Removing file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp\system_2.mss
TRACE::2023-07-13.13:56:22::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:22::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:22::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:22::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:56:22::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:22::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:56:22::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:22::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:56:22::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:22::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.13:56:22::SCWMssOS::Could not open the swdb for system_2
KEYINFO::2023-07-13.13:56:22::SCWMssOS::Could not open the sw design at  system_2
ERROR: [Hsi 55-1558] Software Design system_2 is not found

TRACE::2023-07-13.13:56:22::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.13:56:22::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:22::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:22::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:22::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2023-07-13.13:56:22::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.13:56:22::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:50::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:56:50::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:56:50::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:50::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:56:50::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:50::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:56:50::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:50::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:56:50::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:56:50::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:50::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:56:50::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:50::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:56:50::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:50::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:56:50::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:56:50::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:50::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:56:50::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:50::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:56:50::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:50::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:56:50::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:56:50::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:50::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:56:50::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:50::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:56:50::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:50::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:56:50::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:56:50::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:50::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:56:50::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:50::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:56:50::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:50::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:56:50::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:56:50::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:50::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:56:50::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:50::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:56:50::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:50::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:56:50::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:50::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:56:50::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:50::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:56:50::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:50::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:56:50::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:52::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.13:56:52::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:56:52::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:56:52::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:52::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:56:52::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:52::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.13:56:52::SCWMssOS::Could not open the swdb for system_2
KEYINFO::2023-07-13.13:56:52::SCWMssOS::Could not open the sw design at  system_2
ERROR: [Hsi 55-1558] Software Design system_2 is not found

TRACE::2023-07-13.13:56:52::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.13:56:52::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:52::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:52::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:52::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2023-07-13.13:56:52::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.13:56:52::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:52::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:56:52::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:56:52::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:52::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:56:52::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:52::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:56:52::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:52::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.13:56:52::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:56:52::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:56:52::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:52::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:56:52::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:52::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:56:52::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:52::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.13:56:52::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:56:52::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:56:52::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:52::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:56:52::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:52::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:56:52::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:52::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.13:56:52::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:56:52::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:56:52::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:52::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:56:52::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:52::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:56:52::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:52::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.13:56:52::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.13:56:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.13:56:52::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:56:52::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:56:52::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:56:52::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:56:52::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:52::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:56:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:56:52::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:52::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:56:52::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:56:52::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:58:02::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:02::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:02::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:02::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:02::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:02::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:02::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:02::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:02::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:02::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:05::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:05::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:05::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:05::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:05::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:05::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:05::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:05::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:05::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:05::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:05::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:05::SCWMssOS::Adding Library:  lwip211:1.3
TRACE::2023-07-13.13:58:05::SCWMssOS::Added Library:  lwip211
TRACE::2023-07-13.13:58:05::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:05::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:05::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:05::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:05::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:05::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:05::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:05::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:05::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:05::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:05::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.13:58:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.13:58:09::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:58:09::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.13:58:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.13:58:09::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:58:09::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2023-07-13.13:58:09::SCWMssOS::Writing the mss file completed E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:58:09::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.13:58:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.13:58:09::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:58:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"b6e65631a5d566a845a107b73fdfbc25",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2", "libmetal:2.1", "lwip211:1.3"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a1d4edbc9cb148b86e4843284710bd08",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["libmetal:2.1", "lwip211:1.3", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"8a8e84c1823eb0a78ec9dd60d5d3f009",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.3", "libmetal:2.1", "xilpm:3.2", "xilsecure:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-13.13:58:09::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.13:58:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.13:58:09::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:58:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.13:58:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:09::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_1
TRACE::2023-07-13.13:58:09::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.13:58:09::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-07-13.13:58:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:09::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.13:58:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:10::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:10::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:10::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:10::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:10::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:10::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:10::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:10::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:10::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.13:58:10::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.13:58:10::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:10::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:10::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:10::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:10::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:10::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:58:10::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_1
TRACE::2023-07-13.13:58:10::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.13:58:10::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:10::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-07-13.13:58:15::SCWBDomain::Forcing BSP Sources regeneration.
KEYINFO::2023-07-13.13:58:23::SCWMssOS::Removing file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp\system_1.mss
TRACE::2023-07-13.13:58:23::SCWBDomain::Updating the makefile used for building the Application zynqmp_fsbl
TRACE::2023-07-13.13:58:23::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:23::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:23::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:23::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:58:23::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:58:23::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:58:23::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:23::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:58:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:58:23::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:23::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.13:58:23::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2023-07-13.13:58:23::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2023-07-13.13:58:23::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.13:58:23::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:23::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:23::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:23::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_1
TRACE::2023-07-13.13:58:23::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.13:58:24::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:58:31::SCWBDomain::removing the temporary location in _platform.
TRACE::2023-07-13.13:58:32::SCWBDomain::Makefile is Updated.
TRACE::2023-07-13.13:58:32::SCWBDomain::doing clean.
TRACE::2023-07-13.13:58:32::SCWBDomain::System Command Ran  E:&  cd  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl & make clean
TRACE::2023-07-13.13:58:32::SCWBDomain::rm -rf  xfsbl_partition_load.o  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_image_header.o  xfsbl_hooks.o  xfsbl_main.o 
TRACE::2023-07-13.13:58:32::SCWBDomain:: xfsbl_dfu_util.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xfsbl_sd.o  xfsbl_board.o  xfsbl_misc
TRACE::2023-07-13.13:58:32::SCWBDomain::_drivers.o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_usb.o  xfsbl_misc.o  xfsbl_authentication.o  xfsbl_ex
TRACE::2023-07-13.13:58:32::SCWBDomain::it.o  xfsbl_translation_table.o zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a fsbl_a53.elf *.o

TRACE::2023-07-13.13:59:34::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:34::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:34::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:34::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:34::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:34::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:34::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:34::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:34::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:34::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:34::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:37::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.13:59:37::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:37::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:37::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:37::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:37::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:37::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:37::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:37::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:37::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:37::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.13:59:37::SCWMssOS::Could not open the swdb for system_2
KEYINFO::2023-07-13.13:59:37::SCWMssOS::Could not open the sw design at  system_2
ERROR: [Hsi 55-1558] Software Design system_2 is not found

TRACE::2023-07-13.13:59:37::SCWMssOS::Cleared the swdb table entry
KEYINFO::2023-07-13.13:59:37::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2023-07-13.13:59:37::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2023-07-13.13:59:37::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.13:59:38::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:38::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:38::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:38::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-07-13.13:59:38::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.13:59:38::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:38::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:38::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:38::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:38::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:38::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:38::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:38::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:38::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.13:59:38::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:38::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:38::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:38::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:38::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:38::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:38::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:38::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.13:59:38::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:38::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:38::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:38::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:38::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:38::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:38::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:38::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.13:59:38::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:38::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:38::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:38::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:38::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:38::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:38::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:38::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.13:59:38::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.13:59:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.13:59:38::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:59:38::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:38::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:38::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:38::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:38::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:38::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:38::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:38::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:38::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:38::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:38::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:38::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:38::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:38::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:38::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:39::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.13:59:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.13:59:39::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2023-07-13.13:59:39::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2023-07-13.13:59:39::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.13:59:39::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:39::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:39::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:39::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-07-13.13:59:39::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.13:59:39::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:39::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2023-07-13.13:59:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:39::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.13:59:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:39::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2023-07-13.13:59:39::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.13:59:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.13:59:39::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:59:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:39::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-07-13.13:59:40::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:40::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:40::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:40::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-07-13.13:59:40::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.13:59:40::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:43::SCWMssOS::Adding Library:  lwip211:1.3
TRACE::2023-07-13.13:59:43::SCWMssOS::Added Library:  lwip211
TRACE::2023-07-13.13:59:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:43::SCWMssOS::Adding Library:  libmetal:2.1
TRACE::2023-07-13.13:59:43::SCWMssOS::Added Library:  libmetal
TRACE::2023-07-13.13:59:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:46::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:59:46::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_1
TRACE::2023-07-13.13:59:46::SCWMssOS::Writing the mss file completed E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:59:46::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:59:46::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.13:59:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.13:59:46::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:59:46::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:46::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2023-07-13.13:59:46::SCWMssOS::Writing the mss file completed E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:46::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:59:46::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.13:59:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.13:59:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.13:59:46::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:59:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:59:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.13:59:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.13:59:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.13:59:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.13:59:46::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e315a5672fc8930e5fc3da6b8e4e76ab",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2", "libmetal:2.1", "lwip211:1.3"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0", "lwip211:1.3", "libmetal:2.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a1d4edbc9cb148b86e4843284710bd08",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["libmetal:2.1", "lwip211:1.3", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"8a8e84c1823eb0a78ec9dd60d5d3f009",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.3", "libmetal:2.1", "xilpm:3.2", "xilsecure:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-13.13:59:46::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.13:59:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.13:59:46::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:59:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:46::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.13:59:47::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:47::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:47::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:47::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:47::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.13:59:47::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-07-13.13:59:47::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.13:59:47::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:47::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:47::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:47::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:47::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:47::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2023-07-13.13:59:47::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:47::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:47::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:47::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:47::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:47::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.13:59:47::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:47::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:47::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:47::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:47::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:47::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2023-07-13.13:59:47::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:47::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:47::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:47::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:47::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:47::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.13:59:47::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:47::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:47::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:47::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:47::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:47::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.13:59:47::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.13:59:47::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.13:59:47::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.13:59:47::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:47::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:47::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:47::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:47::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.13:59:47::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:47::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:47::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:47::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:47::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:47::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.13:59:47::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-07-13.13:59:47::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.13:59:47::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:47::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2023-07-13.13:59:50::SCWBDomain::Forcing BSP Sources regeneration.
KEYINFO::2023-07-13.13:59:59::SCWMssOS::Removing file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp\system_0.mss
TRACE::2023-07-13.13:59:59::SCWBDomain::Updating the makefile used for building the Application zynqmp_pmufw
TRACE::2023-07-13.13:59:59::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:59::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:59::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:59::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.13:59:59::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.13:59:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.13:59:59::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:59::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.13:59:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.13:59:59::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:59::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.13:59:59::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2023-07-13.13:59:59::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2023-07-13.13:59:59::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.13:59:59::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:59::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:59::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.13:59:59::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-07-13.13:59:59::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.13:59:59::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:00:06::SCWBDomain::removing the temporary location in _platform.
TRACE::2023-07-13.14:00:07::SCWBDomain::Makefile is Updated.
TRACE::2023-07-13.14:00:07::SCWBDomain::doing clean.
TRACE::2023-07-13.14:00:07::SCWBDomain::System Command Ran  E:&  cd  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw & make clean
TRACE::2023-07-13.14:00:08::SCWBDomain::rm -rf  xpfw_mod_legacy.o  xpfw_mod_em.o  xpfw_main.o  pm_power.o  xpfw_mod_rpu.o  pm_gpp.o  pm_pll.o  pm_periph.o  idle_hooks.
TRACE::2023-07-13.14:00:08::SCWBDomain::o  xpfw_core.o  pm_clock.o  pm_extern.o  xpfw_mod_stl.o  pm_callbacks.o  pm_csudma.o  pm_node_reset.o  xpfw_rom_interface.o  xp
TRACE::2023-07-13.14:00:08::SCWBDomain::fw_mod_rtc.o  xpfw_mod_sched.o  xpfw_util.o  xpfw_resets.o  xpfw_mod_pm.o  pm_slave.o  pm_binding.o  pm_qspi.o  xpfw_xpu.o  pm_
TRACE::2023-07-13.14:00:08::SCWBDomain::config.o  pm_core.o  pm_requirement.o  pm_notifier.o  xpfw_module.o  xpfw_restart.o  xpfw_error_manager.o  pm_master.o  xpfw_ip
TRACE::2023-07-13.14:00:08::SCWBDomain::i_manager.o  pm_usb.o  xpfw_mod_common.o  pm_reset.o  pm_node.o  xpfw_platform.o  xpfw_mod_dap.o  xpfw_crc.o  pm_proc.o  xpfw_m
TRACE::2023-07-13.14:00:08::SCWBDomain::od_wdt.o  xpfw_user_startup.o  pm_sram.o  pm_ddr.o  pm_pinctrl.o  xpfw_events.o  xpfw_aib.o  pm_gic_proxy.o  xpfw_scheduler.o  
TRACE::2023-07-13.14:00:08::SCWBDomain::pm_system.o  xpfw_mod_ultra96.o  pm_mmio_access.o  pm_hooks.o  xpfw_interrupts.o  xpfw_start.o zynqmp_pmufw_bsp/psu_pmu_0/lib/l
TRACE::2023-07-13.14:00:08::SCWBDomain::ibxil.a pmufw.elf *.o

TRACE::2023-07-13.14:02:25::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:25::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:25::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:25::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:25::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:25::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:25::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:25::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:25::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:25::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:02:25::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.14:02:30::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-07-13.14:02:30::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-07-13.14:02:30::SCWMssOS::Cleared the swdb table entry
KEYINFO::2023-07-13.14:02:30::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2023-07-13.14:02:30::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2023-07-13.14:02:30::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.14:02:30::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system
TRACE::2023-07-13.14:02:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:02:30::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:02:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:02:30::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:30::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:30::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:30::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:30::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:02:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2023-07-13.14:02:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:02:41::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:02:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:02:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:02:41::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:02:41::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:02:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system
TRACE::2023-07-13.14:02:41::SCWMssOS::Writing the mss file completed E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:02:41::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:02:41::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:02:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:02:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:02:41::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:02:41::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_0
TRACE::2023-07-13.14:02:41::SCWMssOS::Writing the mss file completed E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:41::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:02:41::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:41::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:41::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:41::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:41::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:41::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:41::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:41::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:02:41::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_0||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2023-07-13.14:02:41::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:02:41::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:41::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:41::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:41::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:41::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:41::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:41::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:41::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:02:41::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_0||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2023-07-13.14:02:41::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:02:41::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:41::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:41::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:41::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:41::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:41::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:41::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:41::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:02:41::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_0||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2023-07-13.14:02:41::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:02:41::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:41::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:41::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:41::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:41::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:41::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:41::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:41::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:41::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_0||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2023-07-13.14:02:41::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:41::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e315a5672fc8930e5fc3da6b8e4e76ab",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2", "libmetal:2.1", "lwip211:1.3"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"4da5dafc5655d3716d7032fa82a79d6e",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0", "lwip211:1.3", "libmetal:2.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a1d4edbc9cb148b86e4843284710bd08",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["libmetal:2.1", "lwip211:1.3", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"8a8e84c1823eb0a78ec9dd60d5d3f009",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.3", "libmetal:2.1", "xilpm:3.2", "xilsecure:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-13.14:02:41::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:02:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:02:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:02:41::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:02:41::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:41::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:41::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:41::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:41::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:41::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:41::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:41::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:02:41::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_0||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2023-07-13.14:02:41::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:02:41::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:02:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:02:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_0||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2023-07-13.14:02:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:02:48::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:02:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:02:48::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:02:48::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:02:48::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:02:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:02:48::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:02:48::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:02:48::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:02:48::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2023-07-13.14:02:48::SCWMssOS::Writing the mss file completed E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:02:48::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:02:48::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:02:48::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:02:48::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:02:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:02:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_0||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2023-07-13.14:02:48::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:02:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:02:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_0||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2023-07-13.14:02:48::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:02:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:02:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_0||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2023-07-13.14:02:48::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:02:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_0||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2023-07-13.14:02:48::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:02:48::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e315a5672fc8930e5fc3da6b8e4e76ab",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2", "libmetal:2.1", "lwip211:1.3"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"4da5dafc5655d3716d7032fa82a79d6e",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0", "lwip211:1.3", "libmetal:2.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a1d4edbc9cb148b86e4843284710bd08",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["libmetal:2.1", "lwip211:1.3", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"8a8e84c1823eb0a78ec9dd60d5d3f009",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.3", "libmetal:2.1", "xilpm:3.2", "xilsecure:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-13.14:02:48::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:02:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:02:48::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:02:48::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:02:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:48::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:02:48::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:02:48::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:02:48::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:48::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_2
TRACE::2023-07-13.14:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:02:48::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:02:48::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_0||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2023-07-13.14:02:48::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:02:48::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened new HwDB with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWReader::Active system found as  RFSoC_IP06_07_plt
TRACE::2023-07-13.14:03:31::SCWReader::Handling sysconfig RFSoC_IP06_07_plt
TRACE::2023-07-13.14:03:31::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.14:03:31::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.14:03:31::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.14:03:31::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-13.14:03:31::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:03:31::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:03:31::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:03:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:03:31::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:03:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.14:03:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWReader::No isolation master present  
TRACE::2023-07-13.14:03:31::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.14:03:31::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.14:03:31::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.14:03:31::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:03:31::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-07-13.14:03:31::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:03:31::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.14:03:31::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:03:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:03:31::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:03:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.14:03:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWReader::No isolation master present  
TRACE::2023-07-13.14:03:31::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.14:03:31::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.14:03:31::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.14:03:31::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-07-13.14:03:31::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:03:31::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.14:03:31::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:03:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:03:31::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:03:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.14:03:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWReader::No isolation master present  
TRACE::2023-07-13.14:03:31::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.14:03:31::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.14:03:31::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.14:03:31::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_2
TRACE::2023-07-13.14:03:31::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:03:31::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:31::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:31::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:31::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:31::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:31::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:32::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:03:32::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:03:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.14:03:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.14:03:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:32::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:03:32::SCWReader::No isolation master present  
TRACE::2023-07-13.14:03:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.14:03:45::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-07-13.14:03:45::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-07-13.14:03:45::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.14:03:45::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:03:45::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:03:45::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:03:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:03:45::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:03:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:03:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:03:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:03:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:03:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:03:45::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:04:36::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:36::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:36::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:36::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:04:36::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:36::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:04:36::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:36::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:04:36::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:36::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:04:36::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:37::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.14:04:37::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:04:37::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:04:37::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:37::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:04:37::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:37::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.14:04:37::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2023-07-13.14:04:37::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2023-07-13.14:04:37::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.14:04:37::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:37::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:37::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:37::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-07-13.14:04:37::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:04:37::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:37::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:04:37::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:04:37::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:37::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:04:37::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:37::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:04:37::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:37::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.14:04:37::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:04:37::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:04:37::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:37::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:04:37::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:37::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:04:37::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:37::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.14:04:37::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:04:37::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:04:37::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:37::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:04:37::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:37::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:04:37::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:37::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.14:04:37::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:04:37::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:04:37::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:37::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:04:37::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:37::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:04:37::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:37::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.14:04:37::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:04:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:04:37::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:04:37::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:04:37::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:37::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:04:37::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:37::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:04:37::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:37::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:04:37::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:37::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:38::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:38::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:38::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:38::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:04:38::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:04:38::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:38::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:04:38::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:38::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:04:38::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:38::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:38::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:38::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-07-13.14:04:38::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:04:38::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:42::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.14:04:42::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:04:42::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:04:42::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:42::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:04:42::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:42::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.14:04:42::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-07-13.14:04:42::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-07-13.14:04:42::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.14:04:42::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:42::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:42::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:42::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-07-13.14:04:42::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:04:42::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:42::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:04:42::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:04:42::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:42::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:04:42::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:42::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:04:42::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:42::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.14:04:42::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:04:42::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:04:42::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:42::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:04:42::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:42::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:04:42::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:42::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.14:04:42::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:04:42::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:04:42::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:42::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:04:42::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:42::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:04:42::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:42::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.14:04:42::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:04:42::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:04:42::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:42::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:04:42::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:42::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:04:42::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:42::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.14:04:42::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:04:42::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:04:42::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:04:42::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:04:42::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:04:42::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:04:42::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:42::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:04:42::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:42::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:04:42::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:04:42::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
LOG::2023-07-13.14:08:23::SCWPlatform::Started generating the artifacts platform RFSoC_IP06_07_plt
TRACE::2023-07-13.14:08:23::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-13.14:08:23::SCWPlatform::Started generating the artifacts for system configuration RFSoC_IP06_07_plt
LOG::2023-07-13.14:08:23::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2023-07-13.14:08:23::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2023-07-13.14:08:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-13.14:08:23::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2023-07-13.14:08:23::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:08:23::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:08:23::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:08:23::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:08:23::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:08:23::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:08:23::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:08:23::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:08:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:08:23::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:08:23::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:08:23::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:08:23::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:08:23::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:08:23::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:08:23::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:08:23::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:08:23::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-07-13.14:08:23::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-13.14:08:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-13.14:08:23::SCWBDomain::System Command Ran  E:&  cd  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl& make -C  zynqmp_fsbl_bsp & make 
TRACE::2023-07-13.14:08:23::SCWBDomain::make: Entering directory 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2023-07-13.14:08:23::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-07-13.14:08:23::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:08:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:08:23::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:08:23::SCWBDomain::cts"

TRACE::2023-07-13.14:08:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.14:08:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:08:24::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:08:24::SCWBDomain::jects"

TRACE::2023-07-13.14:08:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.14:08:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:08:24::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:08:24::SCWBDomain::jects"

TRACE::2023-07-13.14:08:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.14:08:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-13.14:08:24::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2023-07-13.14:08:24::SCWBDomain::t-lto-objects"

TRACE::2023-07-13.14:08:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.14:08:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:08:24::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2023-07-13.14:08:24::SCWBDomain::lto-objects"

TRACE::2023-07-13.14:08:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.14:08:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:08:24::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:08:24::SCWBDomain::ects"

TRACE::2023-07-13.14:08:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.14:08:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:08:24::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:08:24::SCWBDomain::jects"

TRACE::2023-07-13.14:08:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:08:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:08:24::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:08:24::SCWBDomain::cts"

TRACE::2023-07-13.14:08:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.14:08:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:08:24::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:08:24::SCWBDomain::jects"

TRACE::2023-07-13.14:08:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.14:08:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:08:24::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:08:24::SCWBDomain::ects"

TRACE::2023-07-13.14:08:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.14:08:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:08:24::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:08:24::SCWBDomain::ects"

TRACE::2023-07-13.14:08:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.14:08:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:08:25::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:08:25::SCWBDomain::ects"

TRACE::2023-07-13.14:08:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:08:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:08:25::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2023-07-13.14:08:25::SCWBDomain::bjects"

TRACE::2023-07-13.14:08:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:08:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:08:25::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:08:25::SCWBDomain::jects"

TRACE::2023-07-13.14:08:26::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.14:08:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:08:26::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2023-07-13.14:08:26::SCWBDomain::bjects"

TRACE::2023-07-13.14:08:26::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.14:08:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:08:26::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:08:26::SCWBDomain::jects"

TRACE::2023-07-13.14:08:26::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.14:08:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:08:26::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.14:08:26::SCWBDomain::ts"

TRACE::2023-07-13.14:08:26::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.14:08:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:08:26::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:08:26::SCWBDomain::jects"

TRACE::2023-07-13.14:08:26::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.14:08:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:08:26::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:08:26::SCWBDomain::ects"

TRACE::2023-07-13.14:08:27::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.14:08:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:08:27::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:08:27::SCWBDomain::cts"

TRACE::2023-07-13.14:08:27::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.14:08:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.14:08:27::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2023-07-13.14:08:27::SCWBDomain::-objects"

TRACE::2023-07-13.14:08:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.14:08:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:08:28::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2023-07-13.14:08:28::SCWBDomain::objects"

TRACE::2023-07-13.14:08:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.14:08:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:08:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:08:28::SCWBDomain::ects"

TRACE::2023-07-13.14:08:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.14:08:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:08:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:08:28::SCWBDomain::jects"

TRACE::2023-07-13.14:08:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.14:08:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:08:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:08:28::SCWBDomain::ects"

TRACE::2023-07-13.14:08:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.14:08:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:08:28::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2023-07-13.14:08:28::SCWBDomain::lto-objects"

TRACE::2023-07-13.14:08:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.14:08:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:08:28::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:08:28::SCWBDomain::cts"

TRACE::2023-07-13.14:08:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src"

TRACE::2023-07-13.14:08:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:08:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:08:28::SCWBDomain::ects"

TRACE::2023-07-13.14:08:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.14:08:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:08:28::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:08:28::SCWBDomain::cts"

TRACE::2023-07-13.14:08:29::SCWBDomain::"Include files for this library have already been copied."

TRACE::2023-07-13.14:08:29::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.14:08:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:08:29::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2023-07-13.14:08:29::SCWBDomain::objects"

TRACE::2023-07-13.14:08:29::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.14:08:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:08:29::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:08:29::SCWBDomain::cts"

TRACE::2023-07-13.14:08:29::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:08:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:08:29::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-13.14:08:29::SCWBDomain::"

TRACE::2023-07-13.14:08:29::SCWBDomain::"Compiling avbuf"

TRACE::2023-07-13.14:08:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:08:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:08:30::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-13.14:08:30::SCWBDomain::"

TRACE::2023-07-13.14:08:30::SCWBDomain::"Compiling dpdma"

TRACE::2023-07-13.14:08:31::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:08:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:08:31::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:08:31::SCWBDomain::cts"

TRACE::2023-07-13.14:08:33::SCWBDomain::Scanning dependencies of target metal-static

TRACE::2023-07-13.14:08:33::SCWBDomain::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2023-07-13.14:08:34::SCWBDomain::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2023-07-13.14:08:34::SCWBDomain::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2023-07-13.14:08:34::SCWBDomain::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2023-07-13.14:08:34::SCWBDomain::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2023-07-13.14:08:35::SCWBDomain::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2023-07-13.14:08:35::SCWBDomain::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2023-07-13.14:08:35::SCWBDomain::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2023-07-13.14:08:35::SCWBDomain::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2023-07-13.14:08:35::SCWBDomain::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2023-07-13.14:08:36::SCWBDomain::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2023-07-13.14:08:36::SCWBDomain::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2023-07-13.14:08:36::SCWBDomain::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2023-07-13.14:08:36::SCWBDomain::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2023-07-13.14:08:36::SCWBDomain::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2023-07-13.14:08:36::SCWBDomain::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2023-07-13.14:08:37::SCWBDomain::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj

TRACE::2023-07-13.14:08:37::SCWBDomain::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2023-07-13.14:08:37::SCWBDomain::[100%] Linking C static library libmetal.a

TRACE::2023-07-13.14:08:37::SCWBDomain::E:/Xilinx/Vitis/2020.2/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c
TRACE::2023-07-13.14:08:37::SCWBDomain::.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMake
TRACE::2023-07-13.14:08:37::SCWBDomain::Files/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal
TRACE::2023-07-13.14:08:37::SCWBDomain::-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles
TRACE::2023-07-13.14:08:37::SCWBDomain::/metal-static.dir/system/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-stati
TRACE::2023-07-13.14:08:37::SCWBDomain::c.dir/system/generic/init.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/
TRACE::2023-07-13.14:08:37::SCWBDomain::irq.c.obj CMakeFiles/metal-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj
TRACE::2023-07-13.14:08:37::SCWBDomain:: CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2023-07-13.14:08:37::SCWBDomain::E:/Xilinx/Vitis/2020.2/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ranlib.exe libmetal.a

TRACE::2023-07-13.14:08:37::SCWBDomain::[100%] Built target metal-static

TRACE::2023-07-13.14:08:37::SCWBDomain::Install the project...

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Install configuration: "Debug"

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2023-07-13.14:08:37::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2023-07-13.14:08:38::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2023-07-13.14:08:38::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2023-07-13.14:08:38::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2023-07-13.14:08:38::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2023-07-13.14:08:38::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2023-07-13.14:08:38::SCWBDomain::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2023-07-13.14:08:38::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2023-07-13.14:08:38::SCWBDomain::-- Installing: ../../../lib/libmetal.a

TRACE::2023-07-13.14:08:38::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:08:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:08:38::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.14:08:38::SCWBDomain::ts"

TRACE::2023-07-13.14:08:38::SCWBDomain::"Compiling lwip src and adapter files"

TRACE::2023-07-13.14:08:47::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.14:08:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:08:47::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-13.14:08:47::SCWBDomain::"

TRACE::2023-07-13.14:08:47::SCWBDomain::"Compiling xilpm library"

TRACE::2023-07-13.14:08:48::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.14:08:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:08:48::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:08:48::SCWBDomain::ects"

TRACE::2023-07-13.14:08:48::SCWBDomain::"Compiling XilSecure Library"

TRACE::2023-07-13.14:08:49::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-07-13.14:08:49::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:08:50::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:08:50::SCWBDomain::cts"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:08:50::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:08:50::SCWBDomain::jects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:08:50::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:08:50::SCWBDomain::jects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-13.14:08:50::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2023-07-13.14:08:50::SCWBDomain::t-lto-objects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:08:50::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2023-07-13.14:08:50::SCWBDomain::lto-objects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:08:50::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:08:50::SCWBDomain::ects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:08:50::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:08:50::SCWBDomain::jects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:08:50::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:08:50::SCWBDomain::cts"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:08:50::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:08:50::SCWBDomain::jects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:08:50::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:08:50::SCWBDomain::ects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:08:50::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:08:50::SCWBDomain::ects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:08:50::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:08:50::SCWBDomain::ects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:08:50::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2023-07-13.14:08:50::SCWBDomain::bjects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:08:50::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:08:50::SCWBDomain::jects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:08:50::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2023-07-13.14:08:50::SCWBDomain::bjects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:08:50::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:08:50::SCWBDomain::jects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:08:50::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.14:08:50::SCWBDomain::ts"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:08:50::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:08:50::SCWBDomain::jects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:08:50::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:08:50::SCWBDomain::ects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:08:50::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:08:50::SCWBDomain::cts"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.14:08:50::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2023-07-13.14:08:50::SCWBDomain::-objects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:08:50::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2023-07-13.14:08:50::SCWBDomain::objects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:08:50::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:08:50::SCWBDomain::ects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:08:50::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:08:50::SCWBDomain::jects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:08:50::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:08:50::SCWBDomain::ects"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:08:50::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2023-07-13.14:08:50::SCWBDomain::lto-objects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:08:50::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:08:50::SCWBDomain::cts"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:08:50::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:08:50::SCWBDomain::ects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:08:50::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:08:50::SCWBDomain::cts"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:08:50::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2023-07-13.14:08:50::SCWBDomain::objects"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.14:08:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:08:50::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:08:50::SCWBDomain::cts"

TRACE::2023-07-13.14:08:50::SCWBDomain::"Include files for this library have already been copied."

TRACE::2023-07-13.14:08:51::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.14:08:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:08:51::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.14:08:51::SCWBDomain::ts"

TRACE::2023-07-13.14:08:51::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.14:08:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:08:51::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.14:08:51::SCWBDomain::ts"

TRACE::2023-07-13.14:08:51::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.14:08:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2023-07-13.14:08:51::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2023-07-13.14:08:51::SCWBDomain::to-objects"

TRACE::2023-07-13.14:08:51::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.14:08:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.14:08:51::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2023-07-13.14:08:51::SCWBDomain::-objects"

TRACE::2023-07-13.14:08:51::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.14:08:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:08:51::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:08:51::SCWBDomain::s"

TRACE::2023-07-13.14:08:51::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.14:08:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:08:51::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.14:08:51::SCWBDomain::ts"

TRACE::2023-07-13.14:08:51::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.14:08:51::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.14:08:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:08:51::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.14:08:51::SCWBDomain::ts"

TRACE::2023-07-13.14:08:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:08:51::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:08:51::SCWBDomain::s"

TRACE::2023-07-13.14:08:51::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.14:08:51::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.14:08:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:08:52::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:08:52::SCWBDomain::s"

TRACE::2023-07-13.14:08:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.14:08:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:08:52::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:08:52::SCWBDomain::cts"

TRACE::2023-07-13.14:08:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.14:08:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:08:52::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:08:52::SCWBDomain::s"

TRACE::2023-07-13.14:08:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:08:52::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.14:08:52::SCWBDomain::ts"

TRACE::2023-07-13.14:08:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.14:08:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.14:08:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.14:08:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.14:08:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.14:08:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.14:08:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.14:08:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.14:08:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.14:08:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.14:08:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_4/src"

TRACE::2023-07-13.14:08:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2023-07-13.14:08:52::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2023-07-13.14:08:52::SCWBDomain::

TRACE::2023-07-13.14:08:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.14:08:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:08:52::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:08:52::SCWBDomain::s"

TRACE::2023-07-13.14:08:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:08:52::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:08:52::SCWBDomain::s"

TRACE::2023-07-13.14:08:53::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.14:08:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:08:53::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.14:08:53::SCWBDomain::ts"

TRACE::2023-07-13.14:08:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:08:53::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-13.14:08:53::SCWBDomain::"

TRACE::2023-07-13.14:08:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:08:53::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:08:53::SCWBDomain::jects"

TRACE::2023-07-13.14:08:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:08:53::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:08:53::SCWBDomain::ects"

TRACE::2023-07-13.14:08:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:08:53::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:08:53::SCWBDomain::s"

TRACE::2023-07-13.14:08:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.14:08:53::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2023-07-13.14:08:53::SCWBDomain::-objects"

TRACE::2023-07-13.14:08:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:08:53::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.14:08:53::SCWBDomain::ts"

TRACE::2023-07-13.14:08:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:08:53::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:08:53::SCWBDomain::s"

TRACE::2023-07-13.14:08:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:08:53::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-13.14:08:53::SCWBDomain::"

TRACE::2023-07-13.14:08:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:08:53::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-13.14:08:53::SCWBDomain::"

TRACE::2023-07-13.14:08:58::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-07-13.14:08:58::SCWBDomain::make --no-print-directory archive

TRACE::2023-07-13.14:08:58::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrfdc_mb.o psu_cort
TRACE::2023-07-13.14:08:58::SCWBDomain::exa53_0/lib/xrfdc_clock.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xwdtps.o psu_c
TRACE::2023-07-13.14:08:58::SCWBDomain::ortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xil_sleepti
TRACE::2023-07-13.14:08:58::SCWBDomain::mer.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xclockps_mux.o psu_cort
TRACE::2023-07-13.14:08:58::SCWBDomain::exa53_0/lib/xemacps_hw.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xttcps_sinit.o psu_co
TRACE::2023-07-13.14:08:58::SCWBDomain::rtexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/close.o psu_cor
TRACE::2023-07-13.14:08:58::SCWBDomain::texa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xrfdc.o psu_c
TRACE::2023-07-13.14:08:58::SCWBDomain::ortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/
TRACE::2023-07-13.14:08:58::SCWBDomain::lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xclockps_fi
TRACE::2023-07-13.14:08:58::SCWBDomain::xedfactor.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xzdma_g.o psu_cortex
TRACE::2023-07-13.14:08:58::SCWBDomain::a53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xclockps_gate.o psu_co
TRACE::2023-07-13.14:08:58::SCWBDomain::rtexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/_exit.
TRACE::2023-07-13.14:08:58::SCWBDomain::o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xua
TRACE::2023-07-13.14:08:58::SCWBDomain::rtps_g.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/li
TRACE::2023-07-13.14:08:58::SCWBDomain::b/xil_testmem.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xscu
TRACE::2023-07-13.14:08:58::SCWBDomain::gic_intr.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_
TRACE::2023-07-13.14:08:58::SCWBDomain::0/lib/translation_table.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xttcps.
TRACE::2023-07-13.14:08:58::SCWBDomain::o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xrfdc_mts.o 
TRACE::2023-07-13.14:08:58::SCWBDomain::psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xaxipmon.o 
TRACE::2023-07-13.14:08:58::SCWBDomain::psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xrtcps
TRACE::2023-07-13.14:08:58::SCWBDomain::u_g.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/
TRACE::2023-07-13.14:08:58::SCWBDomain::xrtcpsu_sinit.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/open.o psu_cortexa
TRACE::2023-07-13.14:08:58::SCWBDomain::53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xclockps_pll.
TRACE::2023-07-13.14:08:58::SCWBDomain::o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xiicps_xf
TRACE::2023-07-13.14:08:58::SCWBDomain::er.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil-crt0.o 
TRACE::2023-07-13.14:08:58::SCWBDomain::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xrfdc_intr.o 
TRACE::2023-07-13.14:08:58::SCWBDomain::psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/prin
TRACE::2023-07-13.14:08:58::SCWBDomain::t.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/li
TRACE::2023-07-13.14:08:58::SCWBDomain::b/xttcps_g.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xipipsu.
TRACE::2023-07-13.14:08:58::SCWBDomain::o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0
TRACE::2023-07-13.14:08:58::SCWBDomain::/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_
TRACE::2023-07-13.14:08:58::SCWBDomain::0/lib/xil_testio.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/xresetps_sinit.o p
TRACE::2023-07-13.14:08:58::SCWBDomain::su_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/l
TRACE::2023-07-13.14:08:58::SCWBDomain::ib/xrtcpsu.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib
TRACE::2023-07-13.14:08:58::SCWBDomain::/boot.o psu_cortexa53_0/lib/xemacps_bdring.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53
TRACE::2023-07-13.14:08:58::SCWBDomain::_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xusbps
TRACE::2023-07-13.14:08:58::SCWBDomain::u_command.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_corte
TRACE::2023-07-13.14:08:58::SCWBDomain::xa53_0/lib/putnum.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53
TRACE::2023-07-13.14:08:58::SCWBDomain::_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xscugic_selftest.o ps
TRACE::2023-07-13.14:08:58::SCWBDomain::u_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xsdps_card.o
TRACE::2023-07-13.14:08:58::SCWBDomain:: psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_sinit.
TRACE::2023-07-13.14:08:58::SCWBDomain::o psu_cortexa53_0/lib/xrfdc_g.o psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xsysmon
TRACE::2023-07-13.14:08:58::SCWBDomain::psu_selftest.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/xrfdc_sinit.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa
TRACE::2023-07-13.14:08:58::SCWBDomain::53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xrfdc_mixer.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/xscugic_g.o p
TRACE::2023-07-13.14:08:58::SCWBDomain::su_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xiicps_sinit.o

TRACE::2023-07-13.14:08:59::SCWBDomain::'Finished building libraries'

TRACE::2023-07-13.14:08:59::SCWBDomain::make: Leaving directory 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2023-07-13.14:08:59::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2023-07-13.14:08:59::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:08:59::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2023-07-13.14:08:59::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:08:59::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2023-07-13.14:08:59::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2023-07-13.14:09:00::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2023-07-13.14:09:00::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2023-07-13.14:09:00::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2023-07-13.14:09:00::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2023-07-13.14:09:00::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2023-07-13.14:09:00::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2023-07-13.14:09:00::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2023-07-13.14:09:00::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2023-07-13.14:09:02::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2023-07-13.14:09:02::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2023-07-13.14:09:02::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2023-07-13.14:09:03::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2023-07-13.14:09:03::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2023-07-13.14:09:03::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2023-07-13.14:09:03::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2023-07-13.14:09:03::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2023-07-13.14:09:03::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:04::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2023-07-13.14:09:04::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:04::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2023-07-13.14:09:04::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:04::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2023-07-13.14:09:04::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:09:04::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf  xfsbl_partition_load.o  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_usb.o  xfsbl_s
TRACE::2023-07-13.14:09:04::SCWBDomain::d.o  xfsbl_hooks.o  xfsbl_main.o  xfsbl_dfu_util.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xfsb
TRACE::2023-07-13.14:09:04::SCWBDomain::l_board.o  xfsbl_misc_drivers.o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_image_header.o  xfsbl_misc.o  xf
TRACE::2023-07-13.14:09:04::SCWBDomain::sbl_authentication.o  xfsbl_translation_table.o  xfsbl_exit.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffa
TRACE::2023-07-13.14:09:04::SCWBDomain::t-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--sta
TRACE::2023-07-13.14:09:04::SCWBDomain::rt-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxil,
TRACE::2023-07-13.14:09:04::SCWBDomain::-lmetal,-lgcc,-lc,--end-group -Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group                                            
TRACE::2023-07-13.14:09:04::SCWBDomain::                                                             -Wl,--start-group,-lxil,-lgcc,-lc,-lmetal,--end-group -n  -Wl,--gc
TRACE::2023-07-13.14:09:04::SCWBDomain::-sections -Lzynqmp_fsbl_bsp/psu_cortexa53_0/lib -Tlscript.ld

LOG::2023-07-13.14:09:08::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2023-07-13.14:09:08::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2023-07-13.14:09:08::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-13.14:09:08::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2023-07-13.14:09:08::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:09:08::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:09:08::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:09:08::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:09:08::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:09:08::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:09:08::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:09:08::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:09:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:09:08::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:09:08::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:09:08::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:09:08::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2023-07-13.14:09:08::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-13.14:09:08::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-13.14:09:08::SCWBDomain::System Command Ran  E:&  cd  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw& make -C  zynqmp_pmufw_bsp & make 
TRACE::2023-07-13.14:09:08::SCWBDomain::make: Entering directory 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2023-07-13.14:09:08::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-07-13.14:09:08::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:09:08::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-13.14:09:08::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-13.14:09:08::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:08::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.14:09:08::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.14:09:08::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.14:09:08::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:08::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.14:09:08::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.14:09:08::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.14:09:08::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:08::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src"

TRACE::2023-07-13.14:09:08::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-13.14:09:08::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-13.14:09:08::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:08::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.14:09:08::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-13.14:09:08::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-13.14:09:08::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:08::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.14:09:08::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.14:09:08::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.14:09:08::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:08::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:09:08::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-13.14:09:08::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-13.14:09:08::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:09::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.14:09:09::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.14:09:09::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.14:09:09::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:09::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.14:09:09::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-13.14:09:09::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-13.14:09:09::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:09::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.14:09:09::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-13.14:09:09::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-13.14:09:09::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:09::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.14:09:09::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-13.14:09:09::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-13.14:09:09::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:09::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:09:09::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-07-13.14:09:09::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2023-07-13.14:09:09::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:09::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:09:09::SCWBDomain::make -C psu_pmu_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.14:09:09::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.14:09:09::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.14:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-07-13.14:09:10::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2023-07-13.14:09:10::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.14:09:10::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.14:09:10::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.14:09:10::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.14:09:11::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-13.14:09:11::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-13.14:09:11::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:11::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.14:09:11::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.14:09:11::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.14:09:11::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:11::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.14:09:11::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-13.14:09:11::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-13.14:09:11::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:11::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.14:09:11::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-07-13.14:09:11::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2023-07-13.14:09:11::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.14:09:12::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-07-13.14:09:12::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-07-13.14:09:12::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.14:09:12::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-13.14:09:12::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-13.14:09:12::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.14:09:12::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.14:09:12::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.14:09:12::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.14:09:12::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-13.14:09:12::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-13.14:09:12::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.14:09:12::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-07-13.14:09:12::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2023-07-13.14:09:12::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.14:09:12::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-13.14:09:12::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-13.14:09:12::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src"

TRACE::2023-07-13.14:09:12::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.14:09:12::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.14:09:12::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.14:09:12::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-07-13.14:09:12::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-07-13.14:09:12::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:13::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src"

TRACE::2023-07-13.14:09:13::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.14:09:13::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.14:09:13::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:13::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.14:09:13::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-13.14:09:13::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-13.14:09:13::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:13::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:09:13::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-07-13.14:09:13::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-07-13.14:09:13::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:13::SCWBDomain::"Compiling avbuf"

TRACE::2023-07-13.14:09:14::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:09:14::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-07-13.14:09:14::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-07-13.14:09:14::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:14::SCWBDomain::"Compiling dpdma"

TRACE::2023-07-13.14:09:14::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:09:14::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-13.14:09:14::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-13.14:09:14::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:17::SCWBDomain::Scanning dependencies of target metal-static

TRACE::2023-07-13.14:09:17::SCWBDomain::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2023-07-13.14:09:17::SCWBDomain::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2023-07-13.14:09:17::SCWBDomain::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2023-07-13.14:09:18::SCWBDomain::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2023-07-13.14:09:18::SCWBDomain::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2023-07-13.14:09:18::SCWBDomain::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2023-07-13.14:09:18::SCWBDomain::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2023-07-13.14:09:18::SCWBDomain::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2023-07-13.14:09:19::SCWBDomain::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2023-07-13.14:09:19::SCWBDomain::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2023-07-13.14:09:19::SCWBDomain::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2023-07-13.14:09:19::SCWBDomain::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2023-07-13.14:09:19::SCWBDomain::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2023-07-13.14:09:19::SCWBDomain::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2023-07-13.14:09:20::SCWBDomain::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2023-07-13.14:09:20::SCWBDomain::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2023-07-13.14:09:20::SCWBDomain::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/microblaze_generic/sys.c.obj

TRACE::2023-07-13.14:09:20::SCWBDomain::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2023-07-13.14:09:20::SCWBDomain::[100%] Linking C static library libmetal.a

TRACE::2023-07-13.14:09:20::SCWBDomain::E:/Xilinx/Vitis/2020.2/gnu/microblaze/nt/bin/mb-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c.obj CMakeFiles/metal-st
TRACE::2023-07-13.14:09:20::SCWBDomain::atic.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMakeFiles/metal-static.dir/i
TRACE::2023-07-13.14:09:20::SCWBDomain::rq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal-static.dir/shmem-provid
TRACE::2023-07-13.14:09:20::SCWBDomain::er.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles/metal-static.dir/system
TRACE::2023-07-13.14:09:20::SCWBDomain::/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-static.dir/system/generic/ini
TRACE::2023-07-13.14:09:20::SCWBDomain::t.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/irq.c.obj CMakeFiles/met
TRACE::2023-07-13.14:09:20::SCWBDomain::al-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/microblaze_generic/sys.c.obj CMakeFiles/meta
TRACE::2023-07-13.14:09:20::SCWBDomain::l-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2023-07-13.14:09:20::SCWBDomain::E:/Xilinx/Vitis/2020.2/gnu/microblaze/nt/bin/mb-ranlib.exe libmetal.a

TRACE::2023-07-13.14:09:20::SCWBDomain::[100%] Built target metal-static

TRACE::2023-07-13.14:09:21::SCWBDomain::Install the project...

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Install configuration: "Debug"

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/processor/microblaze/atomic.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/processor/microblaze/cpu.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/system/generic/microblaze_generic/sys.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2023-07-13.14:09:21::SCWBDomain::-- Installing: ../../../lib/libmetal.a

TRACE::2023-07-13.14:09:21::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:09:21::SCWBDomain::make -C psu_pmu_0/libsrc/lwip211_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-13.14:09:21::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-13.14:09:21::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:09:21::SCWBDomain::"Compiling lwip src and adapter files"

TRACE::2023-07-13.14:09:23::SCWBDomain::make: Leaving directory 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2023-07-13.14:09:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2023-07-13.14:09:24::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2023-07-13.14:09:24::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2023-07-13.14:09:24::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2023-07-13.14:09:24::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2023-07-13.14:09:25::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2023-07-13.14:09:25::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2023-07-13.14:09:25::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2023-07-13.14:09:25::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2023-07-13.14:09:25::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2023-07-13.14:09:25::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2023-07-13.14:09:26::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2023-07-13.14:09:26::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2023-07-13.14:09:26::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2023-07-13.14:09:26::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2023-07-13.14:09:26::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2023-07-13.14:09:26::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2023-07-13.14:09:26::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:27::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:27::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2023-07-13.14:09:27::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:27::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:27::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2023-07-13.14:09:27::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:27::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:27::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2023-07-13.14:09:27::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:27::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:27::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2023-07-13.14:09:27::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:27::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:27::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2023-07-13.14:09:27::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:27::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:27::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2023-07-13.14:09:27::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:27::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:27::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw
TRACE::2023-07-13.14:09:27::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2023-07-13.14:09:28::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2023-07-13.14:09:28::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2023-07-13.14:09:28::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2023-07-13.14:09:28::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2023-07-13.14:09:28::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2023-07-13.14:09:28::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2023-07-13.14:09:28::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2023-07-13.14:09:28::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2023-07-13.14:09:28::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2023-07-13.14:09:29::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2023-07-13.14:09:29::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2023-07-13.14:09:29::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2023-07-13.14:09:29::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2023-07-13.14:09:29::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2023-07-13.14:09:29::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2023-07-13.14:09:29::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2023-07-13.14:09:29::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:30::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:30::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2023-07-13.14:09:30::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:30::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:30::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2023-07-13.14:09:30::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:30::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:30::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2023-07-13.14:09:30::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:30::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:30::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2023-07-13.14:09:30::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:30::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:30::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2023-07-13.14:09:30::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2023-07-13.14:09:31::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2023-07-13.14:09:31::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2023-07-13.14:09:31::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_requirement.c -o pm_requirement.o -I
TRACE::2023-07-13.14:09:31::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2023-07-13.14:09:31::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2023-07-13.14:09:31::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2023-07-13.14:09:31::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2023-07-13.14:09:31::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:32::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:32::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2023-07-13.14:09:32::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:32::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:32::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2023-07-13.14:09:32::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:32::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:32::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2023-07-13.14:09:32::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:32::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:09:32::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2023-07-13.14:09:32::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:09:32::SCWBDomain::mb-gcc -o pmufw.elf  pm_clock.o  pm_proc.o  xpfw_user_startup.o  xpfw_scheduler.o  xpfw_mod_em.o  pm_reset.o  xpfw_main.o  pm_p
TRACE::2023-07-13.14:09:32::SCWBDomain::ower.o  pm_usb.o  pm_gpp.o  xpfw_util.o  pm_binding.o  pm_pll.o  xpfw_mod_common.o  pm_periph.o  pm_slave.o  idle_hooks.o  xpfw
TRACE::2023-07-13.14:09:32::SCWBDomain::_resets.o  xpfw_core.o  pm_node.o  pm_extern.o  xpfw_mod_rpu.o  xpfw_mod_dap.o  xpfw_crc.o  xpfw_mod_stl.o  pm_callbacks.o  xpf
TRACE::2023-07-13.14:09:32::SCWBDomain::w_mod_wdt.o  pm_csudma.o  xpfw_rom_interface.o  xpfw_mod_sched.o  pm_sram.o  xpfw_mod_pm.o  pm_qspi.o  xpfw_module.o  xpfw_mod_
TRACE::2023-07-13.14:09:32::SCWBDomain::ultra96.o  pm_ddr.o  xpfw_platform.o  xpfw_xpu.o  pm_pinctrl.o  xpfw_mod_rtc.o  xpfw_events.o  xpfw_aib.o  pm_notifier.o  pm_gi
TRACE::2023-07-13.14:09:32::SCWBDomain::c_proxy.o  pm_core.o  pm_config.o  pm_system.o  pm_mmio_access.o  pm_node_reset.o  pm_requirement.o  xpfw_mod_legacy.o  xpfw_re
TRACE::2023-07-13.14:09:32::SCWBDomain::start.o  xpfw_error_manager.o  pm_hooks.o  xpfw_interrupts.o  pm_master.o  xpfw_ipi_manager.o  xpfw_start.o -MMD -MP      -mlit
TRACE::2023-07-13.14:09:32::SCWBDomain::tle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lx
TRACE::2023-07-13.14:09:32::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,
TRACE::2023-07-13.14:09:32::SCWBDomain::--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group -Wl,-
TRACE::2023-07-13.14:09:32::SCWBDomain::-start-group,-lxil,-lmetal,-lgcc,-lc,--end-group                                                                               
TRACE::2023-07-13.14:09:32::SCWBDomain::                             -Wl,--start-group,-lxil,-lgcc,-lc,-lmetal,--end-group -nostartfiles -Wl,--no-relax -Wl,--gc-sectio
TRACE::2023-07-13.14:09:32::SCWBDomain::ns -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

ERROR::2023-07-13.14:09:32::SCWBDomain::Failed to build the  zynqmp_pmufw application.
LOG::2023-07-13.14:09:32::SCWSystem::Checking the domain standalone_domain
LOG::2023-07-13.14:09:32::SCWSystem::Not a boot domain 
LOG::2023-07-13.14:09:32::SCWSystem::Checking the domain freertos10_xilinx_psu_cortexa53_0
LOG::2023-07-13.14:09:32::SCWSystem::Not a boot domain 
LOG::2023-07-13.14:09:32::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-07-13.14:09:32::SCWDomain::Generating domain artifcats
TRACE::2023-07-13.14:09:32::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-13.14:09:32::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/qemu/
TRACE::2023-07-13.14:09:32::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/qemu/
TRACE::2023-07-13.14:09:32::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/standalone_domain/qemu/
TRACE::2023-07-13.14:09:32::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/standalone_domain/qemu/
TRACE::2023-07-13.14:09:32::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-13.14:09:32::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:09:32::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:09:32::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:09:32::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:09:32::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:09:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:09:32::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:09:32::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:09:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:09:32::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:09:32::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:09:32::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:09:32::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:09:32::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:09:32::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-07-13.14:09:32::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:09:33::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:09:33::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp
TRACE::2023-07-13.14:09:33::SCWMssOS::Mss edits present, copying mssfile into export location E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:09:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-13.14:09:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-07-13.14:09:33::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-07-13.14:09:33::SCWMssOS::doing bsp build ... 
TRACE::2023-07-13.14:09:33::SCWMssOS::System Command Ran  E: & cd  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2023-07-13.14:09:33::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-13.14:09:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:09:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:09:33::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.14:09:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:09:33::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.14:09:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:09:33::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.14:09:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-13.14:09:33::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.14:09:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:09:33::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.14:09:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:09:33::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.14:09:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:09:33::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:09:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:09:33::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.14:09:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:09:33::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.14:09:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:09:34::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.14:09:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:09:34::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.14:09:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:09:34::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:09:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:09:34::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:09:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:09:34::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.14:09:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:09:35::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.14:09:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:09:35::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.14:09:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:09:35::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.14:09:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:09:36::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.14:09:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:09:36::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.14:09:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:09:36::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.14:09:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.14:09:36::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:37::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.14:09:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:09:37::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:37::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.14:09:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:09:37::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:37::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.14:09:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:09:37::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:37::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.14:09:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:09:37::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:37::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.14:09:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:09:37::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:38::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.14:09:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:09:38::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:38::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.14:09:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:09:38::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:38::SCWMssOS::"Include files for this library have already been copied."

TRACE::2023-07-13.14:09:38::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.14:09:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:09:38::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:38::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.14:09:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:09:38::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:38::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:09:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:09:38::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:38::SCWMssOS::"Compiling avbuf"

TRACE::2023-07-13.14:09:39::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:09:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:09:39::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:39::SCWMssOS::"Compiling dpdma"

TRACE::2023-07-13.14:09:39::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:09:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:09:39::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:40::SCWMssOS::Scanning dependencies of target metal-static

TRACE::2023-07-13.14:09:40::SCWMssOS::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2023-07-13.14:09:40::SCWMssOS::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2023-07-13.14:09:40::SCWMssOS::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2023-07-13.14:09:40::SCWMssOS::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2023-07-13.14:09:41::SCWMssOS::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2023-07-13.14:09:41::SCWMssOS::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2023-07-13.14:09:41::SCWMssOS::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2023-07-13.14:09:41::SCWMssOS::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2023-07-13.14:09:41::SCWMssOS::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2023-07-13.14:09:42::SCWMssOS::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2023-07-13.14:09:42::SCWMssOS::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2023-07-13.14:09:42::SCWMssOS::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2023-07-13.14:09:42::SCWMssOS::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2023-07-13.14:09:42::SCWMssOS::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2023-07-13.14:09:42::SCWMssOS::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2023-07-13.14:09:43::SCWMssOS::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2023-07-13.14:09:43::SCWMssOS::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj

TRACE::2023-07-13.14:09:43::SCWMssOS::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2023-07-13.14:09:43::SCWMssOS::[100%] Linking C static library libmetal.a

TRACE::2023-07-13.14:09:43::SCWMssOS::E:/Xilinx/Vitis/2020.2/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c
TRACE::2023-07-13.14:09:43::SCWMssOS::.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMake
TRACE::2023-07-13.14:09:43::SCWMssOS::Files/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal
TRACE::2023-07-13.14:09:43::SCWMssOS::-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles
TRACE::2023-07-13.14:09:43::SCWMssOS::/metal-static.dir/system/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-stati
TRACE::2023-07-13.14:09:43::SCWMssOS::c.dir/system/generic/init.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/
TRACE::2023-07-13.14:09:43::SCWMssOS::irq.c.obj CMakeFiles/metal-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj
TRACE::2023-07-13.14:09:43::SCWMssOS:: CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2023-07-13.14:09:43::SCWMssOS::E:/Xilinx/Vitis/2020.2/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ranlib.exe libmetal.a

TRACE::2023-07-13.14:09:43::SCWMssOS::[100%] Built target metal-static

TRACE::2023-07-13.14:09:43::SCWMssOS::Install the project...

TRACE::2023-07-13.14:09:43::SCWMssOS::-- Install configuration: "Debug"

TRACE::2023-07-13.14:09:43::SCWMssOS::-- Installing: ../../../include/metal/alloc.h

TRACE::2023-07-13.14:09:43::SCWMssOS::-- Installing: ../../../include/metal/assert.h

TRACE::2023-07-13.14:09:43::SCWMssOS::-- Installing: ../../../include/metal/atomic.h

TRACE::2023-07-13.14:09:43::SCWMssOS::-- Installing: ../../../include/metal/cache.h

TRACE::2023-07-13.14:09:43::SCWMssOS::-- Installing: ../../../include/metal/compiler.h

TRACE::2023-07-13.14:09:43::SCWMssOS::-- Installing: ../../../include/metal/condition.h

TRACE::2023-07-13.14:09:43::SCWMssOS::-- Installing: ../../../include/metal/config.h

TRACE::2023-07-13.14:09:43::SCWMssOS::-- Installing: ../../../include/metal/cpu.h

TRACE::2023-07-13.14:09:43::SCWMssOS::-- Installing: ../../../include/metal/device.h

TRACE::2023-07-13.14:09:43::SCWMssOS::-- Installing: ../../../include/metal/dma.h

TRACE::2023-07-13.14:09:43::SCWMssOS::-- Installing: ../../../include/metal/io.h

TRACE::2023-07-13.14:09:43::SCWMssOS::-- Installing: ../../../include/metal/irq.h

TRACE::2023-07-13.14:09:43::SCWMssOS::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2023-07-13.14:09:43::SCWMssOS::-- Installing: ../../../include/metal/list.h

TRACE::2023-07-13.14:09:43::SCWMssOS::-- Installing: ../../../include/metal/log.h

TRACE::2023-07-13.14:09:43::SCWMssOS::-- Installing: ../../../include/metal/mutex.h

TRACE::2023-07-13.14:09:43::SCWMssOS::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/shmem.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/sleep.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/softirq.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/spinlock.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/sys.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/time.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/utilities.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/version.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2023-07-13.14:09:44::SCWMssOS::-- Installing: ../../../lib/libmetal.a

TRACE::2023-07-13.14:09:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:09:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:09:44::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:44::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2023-07-13.14:09:53::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.14:09:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:09:53::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:53::SCWMssOS::"Compiling xilpm library"

TRACE::2023-07-13.14:09:54::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.14:09:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:09:54::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:54::SCWMssOS::"Compiling XilSecure Library"

TRACE::2023-07-13.14:09:55::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-13.14:09:55::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2023-07-13.14:09:55::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:09:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:09:55::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:55::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.14:09:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:09:55::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:55::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.14:09:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:09:55::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:55::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.14:09:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-13.14:09:55::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:55::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.14:09:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:09:55::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:55::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.14:09:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:09:55::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:55::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.14:09:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:09:55::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:55::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:09:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:09:55::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:55::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.14:09:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:09:55::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:55::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.14:09:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:09:55::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:55::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.14:09:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:09:55::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:55::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.14:09:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:09:55::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:55::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:09:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:09:55::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:55::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:09:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:09:55::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:55::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.14:09:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:09:55::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.14:09:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:09:56::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.14:09:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:09:56::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.14:09:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:09:56::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.14:09:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:09:56::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.14:09:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:09:56::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.14:09:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.14:09:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.14:09:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.14:09:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:09:56::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:09:56::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.14:09:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:09:56::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.14:09:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:09:56::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.14:09:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:09:56::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.14:09:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:09:56::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.14:09:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.14:09:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:09:56::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:09:56::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.14:09:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:09:56::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:56::SCWMssOS::"Include files for this library have already been copied."

TRACE::2023-07-13.14:09:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.14:09:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:09:57::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.14:09:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:09:57::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.14:09:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2023-07-13.14:09:57::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.14:09:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.14:09:57::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.14:09:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:09:57::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.14:09:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:09:57::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.14:09:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.14:09:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:09:57::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:09:57::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.14:09:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:09:57::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.14:09:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.14:09:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.14:09:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.14:09:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:09:58::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:09:58::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2023-07-13.14:09:58::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.14:09:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:09:58::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:09:58::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.14:09:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.14:09:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:09:58::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:59::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.14:09:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:09:59::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:09:59::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:59::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.14:09:59::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.14:09:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:09:59::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:09:59::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:09:59::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.14:09:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:09:59::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:00::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.14:10:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:10:00::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:00::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.14:10:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.14:10:00::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:01::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.14:10:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:10:01::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:01::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.14:10:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:10:02::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:04::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-13.14:10:04::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-13.14:10:04::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrfdc_mb.o psu_cort
TRACE::2023-07-13.14:10:04::SCWMssOS::exa53_0/lib/xrfdc_clock.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xwdtps.o psu_c
TRACE::2023-07-13.14:10:04::SCWMssOS::ortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xil_sleepti
TRACE::2023-07-13.14:10:04::SCWMssOS::mer.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xclockps_mux.o psu_cort
TRACE::2023-07-13.14:10:04::SCWMssOS::exa53_0/lib/xemacps_hw.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xttcps_sinit.o psu_co
TRACE::2023-07-13.14:10:04::SCWMssOS::rtexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/close.o psu_cor
TRACE::2023-07-13.14:10:04::SCWMssOS::texa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xrfdc.o psu_c
TRACE::2023-07-13.14:10:04::SCWMssOS::ortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/x
TRACE::2023-07-13.14:10:04::SCWMssOS::usbpsu_controltransfers.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xuartps
TRACE::2023-07-13.14:10:04::SCWMssOS::_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_
TRACE::2023-07-13.14:10:04::SCWMssOS::0/lib/xil_printf.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa5
TRACE::2023-07-13.14:10:04::SCWMssOS::3_0/lib/xiicps_options.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/fcntl.o psu_corte
TRACE::2023-07-13.14:10:04::SCWMssOS::xa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/lseek.o ps
TRACE::2023-07-13.14:10:04::SCWMssOS::u_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xii
TRACE::2023-07-13.14:10:04::SCWMssOS::cps_hw.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xipipsu_
TRACE::2023-07-13.14:10:04::SCWMssOS::g.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53
TRACE::2023-07-13.14:10:04::SCWMssOS::_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xiicps.o psu_cort
TRACE::2023-07-13.14:10:04::SCWMssOS::exa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xrfdc_mts.o psu_cortexa53_0/lib/xiicps_master.o psu
TRACE::2023-07-13.14:10:04::SCWMssOS::_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xvidc_edid_ext.o ps
TRACE::2023-07-13.14:10:04::SCWMssOS::u_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xil_exception
TRACE::2023-07-13.14:10:04::SCWMssOS::.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xsy
TRACE::2023-07-13.14:10:04::SCWMssOS::smonpsu_g.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/l
TRACE::2023-07-13.14:10:04::SCWMssOS::ib/xil_assert.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xzdma.o psu_corte
TRACE::2023-07-13.14:10:04::SCWMssOS::xa53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xscugic_hw.o p
TRACE::2023-07-13.14:10:04::SCWMssOS::su_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/cpputest_time.o psu
TRACE::2023-07-13.14:10:04::SCWMssOS::_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xrfdc_intr.o psu_cortexa53_0/lib/outbyte.o psu_corte
TRACE::2023-07-13.14:10:04::SCWMssOS::xa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xzdma_sinit.o p
TRACE::2023-07-13.14:10:04::SCWMssOS::su_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xclock
TRACE::2023-07-13.14:10:04::SCWMssOS::ps_sinit.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xqspipsu_g.o psu_
TRACE::2023-07-13.14:10:04::SCWMssOS::cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/l
TRACE::2023-07-13.14:10:04::SCWMssOS::ib/getpid.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/
TRACE::2023-07-13.14:10:04::SCWMssOS::xusbpsu_ep0handler.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xqspipsu_control.o p
TRACE::2023-07-13.14:10:04::SCWMssOS::su_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xiicps
TRACE::2023-07-13.14:10:04::SCWMssOS::_g.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/xemacps_bdr
TRACE::2023-07-13.14:10:04::SCWMssOS::ing.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53
TRACE::2023-07-13.14:10:04::SCWMssOS::_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xgpiops
TRACE::2023-07-13.14:10:04::SCWMssOS::_intr.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib
TRACE::2023-07-13.14:10:04::SCWMssOS::/xuartps_hw.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/x
TRACE::2023-07-13.14:10:04::SCWMssOS::zdma_intr.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xil_util.o psu_cortex
TRACE::2023-07-13.14:10:04::SCWMssOS::a53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xgpiops_hw.o psu_c
TRACE::2023-07-13.14:10:04::SCWMssOS::ortexa53_0/lib/fstat.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xrfdc_g.o psu_cor
TRACE::2023-07-13.14:10:04::SCWMssOS::texa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/asm_
TRACE::2023-07-13.14:10:04::SCWMssOS::vectors.o psu_cortexa53_0/lib/xrfdc_sinit.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa
TRACE::2023-07-13.14:10:04::SCWMssOS::53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xrfdc_mixer.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/xscugic_g.o p
TRACE::2023-07-13.14:10:04::SCWMssOS::su_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xiicps_sinit.o

TRACE::2023-07-13.14:10:04::SCWMssOS::'Finished building libraries'

TRACE::2023-07-13.14:10:05::SCWMssOS::Copying to export directory.
TRACE::2023-07-13.14:10:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-13.14:10:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-13.14:10:06::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-07-13.14:10:06::SCWSystem::Started Processing the domain freertos10_xilinx_psu_cortexa53_0
TRACE::2023-07-13.14:10:06::SCWDomain::Generating domain artifcats
TRACE::2023-07-13.14:10:06::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-13.14:10:06::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-07-13.14:10:06::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-07-13.14:10:06::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-13.14:10:06::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:10:06::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:10:06::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:10:06::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:10:06::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:10:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:10:06::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:10:06::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:10:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:10:06::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:10:06::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:10:06::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:10:06::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp
TRACE::2023-07-13.14:10:06::SCWMssOS::Mss edits present, copying mssfile into export location E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:10:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-13.14:10:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-07-13.14:10:06::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_psu_cortexa53_0
TRACE::2023-07-13.14:10:06::SCWMssOS::doing bsp build ... 
TRACE::2023-07-13.14:10:06::SCWMssOS::System Command Ran  E: & cd  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp & make 
TRACE::2023-07-13.14:10:06::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-13.14:10:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:10:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:10:06::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.14:10:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:10:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.14:10:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:10:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.14:10:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-13.14:10:07::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.14:10:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:10:07::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.14:10:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:10:07::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.14:10:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:10:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:10:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:10:07::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.14:10:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:10:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2023-07-13.14:10:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2023-07-13.14:10:07::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:08::SCWMssOS::"include"

TRACE::2023-07-13.14:10:09::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.14:10:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:10:09::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:09::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.14:10:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:10:09::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:09::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.14:10:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:10:09::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:09::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:10:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:10:09::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:10::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:10:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:10:10::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.14:10:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:10:11::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.14:10:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:10:12::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:12::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.14:10:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:10:12::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:12::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.14:10:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:10:12::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:12::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.14:10:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:10:12::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:12::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.14:10:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:10:12::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:12::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.14:10:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:10:12::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:13::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.14:10:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:10:13::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:13::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.14:10:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:10:13::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:13::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.14:10:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:10:13::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:13::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.14:10:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:10:13::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:14::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.14:10:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:10:14::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:14::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.14:10:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:10:14::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:14::SCWMssOS::"Include files for this library have already been copied."

TRACE::2023-07-13.14:10:14::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.14:10:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:10:14::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:14::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.14:10:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:10:14::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:14::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:10:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:10:14::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:14::SCWMssOS::"Compiling avbuf"

TRACE::2023-07-13.14:10:16::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:10:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:10:16::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:16::SCWMssOS::"Compiling dpdma"

TRACE::2023-07-13.14:10:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:10:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:10:17::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:19::SCWMssOS::Scanning dependencies of target metal-static

TRACE::2023-07-13.14:10:19::SCWMssOS::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2023-07-13.14:10:20::SCWMssOS::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2023-07-13.14:10:20::SCWMssOS::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2023-07-13.14:10:20::SCWMssOS::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2023-07-13.14:10:21::SCWMssOS::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2023-07-13.14:10:21::SCWMssOS::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2023-07-13.14:10:21::SCWMssOS::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2023-07-13.14:10:22::SCWMssOS::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2023-07-13.14:10:22::SCWMssOS::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2023-07-13.14:10:22::SCWMssOS::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2023-07-13.14:10:22::SCWMssOS::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/condition.c.obj

TRACE::2023-07-13.14:10:23::SCWMssOS::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/device.c.obj

TRACE::2023-07-13.14:10:23::SCWMssOS::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/init.c.obj

TRACE::2023-07-13.14:10:23::SCWMssOS::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/io.c.obj

TRACE::2023-07-13.14:10:24::SCWMssOS::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/irq.c.obj

TRACE::2023-07-13.14:10:24::SCWMssOS::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/time.c.obj

TRACE::2023-07-13.14:10:24::SCWMssOS::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/zynqmp_a53/sys.c.obj

TRACE::2023-07-13.14:10:24::SCWMssOS::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/freertos/xlnx_common/irq.c.obj

TRACE::2023-07-13.14:10:24::SCWMssOS::[100%] Linking C static library libmetal.a

TRACE::2023-07-13.14:10:25::SCWMssOS::E:/Xilinx/Vitis/2020.2/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c
TRACE::2023-07-13.14:10:25::SCWMssOS::.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMake
TRACE::2023-07-13.14:10:25::SCWMssOS::Files/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal
TRACE::2023-07-13.14:10:25::SCWMssOS::-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles
TRACE::2023-07-13.14:10:25::SCWMssOS::/metal-static.dir/system/freertos/condition.c.obj CMakeFiles/metal-static.dir/system/freertos/device.c.obj CMakeFiles/metal-sta
TRACE::2023-07-13.14:10:25::SCWMssOS::tic.dir/system/freertos/init.c.obj CMakeFiles/metal-static.dir/system/freertos/io.c.obj CMakeFiles/metal-static.dir/system/free
TRACE::2023-07-13.14:10:25::SCWMssOS::rtos/irq.c.obj CMakeFiles/metal-static.dir/system/freertos/time.c.obj CMakeFiles/metal-static.dir/system/freertos/zynqmp_a53/sy
TRACE::2023-07-13.14:10:25::SCWMssOS::s.c.obj CMakeFiles/metal-static.dir/system/freertos/xlnx_common/irq.c.obj

TRACE::2023-07-13.14:10:25::SCWMssOS::E:/Xilinx/Vitis/2020.2/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ranlib.exe libmetal.a

TRACE::2023-07-13.14:10:25::SCWMssOS::[100%] Built target metal-static

TRACE::2023-07-13.14:10:25::SCWMssOS::Install the project...

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Install configuration: "Debug"

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/alloc.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/assert.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/atomic.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/cache.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/compiler.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/condition.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/config.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/cpu.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/device.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/dma.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/io.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/irq.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/list.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/log.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/mutex.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/shmem.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/sleep.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/softirq.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/spinlock.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/sys.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/time.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/utilities.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/version.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/alloc.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/assert.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/cache.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/condition.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/io.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/irq.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/log.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/mutex.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/sleep.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/sys.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/zynqmp_a53/sys.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/xlnx_common/sys.h

TRACE::2023-07-13.14:10:25::SCWMssOS::-- Installing: ../../../lib/libmetal.a

TRACE::2023-07-13.14:10:25::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:10:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:10:25::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:26::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2023-07-13.14:10:40::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.14:10:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:10:40::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:40::SCWMssOS::"Compiling xilpm library"

TRACE::2023-07-13.14:10:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.14:10:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:10:41::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:41::SCWMssOS::"Compiling XilSecure Library"

TRACE::2023-07-13.14:10:43::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-13.14:10:43::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:10:43::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:10:43::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:10:43::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-13.14:10:43::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:10:43::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:10:43::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:10:43::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:10:43::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:10:43::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2023-07-13.14:10:43::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:10:43::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:10:43::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:10:43::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:10:43::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:10:43::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"include"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:10:43::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:10:43::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:10:43::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:10:43::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:10:43::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:10:43::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:10:43::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:10:43::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:10:43::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:10:43::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:10:43::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:10:43::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:10:43::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:10:43::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.14:10:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:10:43::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:43::SCWMssOS::"Include files for this library have already been copied."

TRACE::2023-07-13.14:10:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.14:10:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:10:44::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.14:10:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:10:44::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.14:10:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2023-07-13.14:10:44::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.14:10:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.14:10:44::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.14:10:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.14:10:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:10:44::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.14:10:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:10:44::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:10:44::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2023-07-13.14:10:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.14:10:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2023-07-13.14:10:45::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:10:45::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.14:10:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.14:10:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.14:10:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:10:45::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:10:45::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.14:10:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:10:46::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:10:46::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:46::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.14:10:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2023-07-13.14:10:46::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:46::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.14:10:47::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.14:10:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:10:47::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:47::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.14:10:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:10:47::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:47::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.14:10:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:10:48::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:10:48::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:48::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.14:10:48::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.14:10:48::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.14:10:48::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.14:10:48::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.14:10:48::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.14:10:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:10:48::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:10:48::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:10:48::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.14:10:48::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:10:48::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:10:48::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:10:54::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-13.14:10:54::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-13.14:10:54::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrfdc_mb.o psu_cort
TRACE::2023-07-13.14:10:54::SCWMssOS::exa53_0/lib/xrfdc_clock.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xwdtps.o psu_c
TRACE::2023-07-13.14:10:54::SCWMssOS::ortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xil_sleepti
TRACE::2023-07-13.14:10:54::SCWMssOS::mer.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xclockps_mux.o psu_cort
TRACE::2023-07-13.14:10:54::SCWMssOS::exa53_0/lib/xemacps_hw.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xttcps_sinit.o psu_co
TRACE::2023-07-13.14:10:54::SCWMssOS::rtexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/close.o psu_cor
TRACE::2023-07-13.14:10:54::SCWMssOS::texa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xrfdc.o psu_c
TRACE::2023-07-13.14:10:54::SCWMssOS::ortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/x
TRACE::2023-07-13.14:10:54::SCWMssOS::usbpsu_controltransfers.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xuartps
TRACE::2023-07-13.14:10:54::SCWMssOS::_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_
TRACE::2023-07-13.14:10:54::SCWMssOS::0/lib/xil_printf.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa5
TRACE::2023-07-13.14:10:54::SCWMssOS::3_0/lib/xiicps_options.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/fcntl.o psu_corte
TRACE::2023-07-13.14:10:54::SCWMssOS::xa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/lseek.o ps
TRACE::2023-07-13.14:10:54::SCWMssOS::u_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xii
TRACE::2023-07-13.14:10:54::SCWMssOS::cps_hw.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xqs
TRACE::2023-07-13.14:10:54::SCWMssOS::pipsu_hw.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_
TRACE::2023-07-13.14:10:54::SCWMssOS::cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/_sbrk.o psu_cor
TRACE::2023-07-13.14:10:54::SCWMssOS::texa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xrfdc_mts.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xsdps_g.o 
TRACE::2023-07-13.14:10:54::SCWMssOS::psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xsdps_sin
TRACE::2023-07-13.14:10:54::SCWMssOS::it.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/sbrk
TRACE::2023-07-13.14:10:54::SCWMssOS::.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0
TRACE::2023-07-13.14:10:54::SCWMssOS::/lib/xemacps_control.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa
TRACE::2023-07-13.14:10:54::SCWMssOS::53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xemacps_intr.o p
TRACE::2023-07-13.14:10:54::SCWMssOS::su_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xuartps.
TRACE::2023-07-13.14:10:54::SCWMssOS::o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/xil_mem.o 
TRACE::2023-07-13.14:10:54::SCWMssOS::psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xrfdc_intr.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/xttcps_options.o
TRACE::2023-07-13.14:10:54::SCWMssOS:: psu_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortexa53_0/lib/read.o p
TRACE::2023-07-13.14:10:54::SCWMssOS::su_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/in
TRACE::2023-07-13.14:10:54::SCWMssOS::itialise_monitor_handles.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xusbpsu_endpoint.
TRACE::2023-07-13.14:10:54::SCWMssOS::o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/
TRACE::2023-07-13.14:10:54::SCWMssOS::xil_cache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/unlink.o psu_cortexa5
TRACE::2023-07-13.14:10:54::SCWMssOS::3_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xcs
TRACE::2023-07-13.14:10:54::SCWMssOS::udma_g.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/w
TRACE::2023-07-13.14:10:54::SCWMssOS::rite.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/xemacps_bdring.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/l
TRACE::2023-07-13.14:10:54::SCWMssOS::ib/xcsudma.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleepcommon.o 
TRACE::2023-07-13.14:10:54::SCWMssOS::psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/li
TRACE::2023-07-13.14:10:54::SCWMssOS::b/xusbpsu_intr.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/li
TRACE::2023-07-13.14:10:54::SCWMssOS::b/xclockps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0
TRACE::2023-07-13.14:10:54::SCWMssOS::/lib/xscugic_selftest.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xqspipsu.o psu_co
TRACE::2023-07-13.14:10:54::SCWMssOS::rtexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xgpiops_hw.o psu_c
TRACE::2023-07-13.14:10:54::SCWMssOS::ortexa53_0/lib/fstat.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xrfdc_g.o psu_cor
TRACE::2023-07-13.14:10:54::SCWMssOS::texa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xrfd
TRACE::2023-07-13.14:10:54::SCWMssOS::c_sinit.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xil_clocking.o psu_cortex
TRACE::2023-07-13.14:10:54::SCWMssOS::a53_0/lib/xrfdc_mixer.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/isatty.o psu_co
TRACE::2023-07-13.14:10:54::SCWMssOS::rtexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xiicps_sinit.o

TRACE::2023-07-13.14:10:54::SCWMssOS::'Finished building libraries'

TRACE::2023-07-13.14:10:55::SCWMssOS::Copying to export directory.
TRACE::2023-07-13.14:10:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-13.14:10:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-13.14:10:57::SCWSystem::Completed Processing the domain freertos10_xilinx_psu_cortexa53_0
LOG::2023-07-13.14:10:57::SCWSystem::Completed Processing the sysconfig RFSoC_IP06_07_plt
LOG::2023-07-13.14:11:16::SCWPlatform::Started generating the artifacts platform RFSoC_IP06_07_plt
TRACE::2023-07-13.14:11:16::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-13.14:11:16::SCWPlatform::Started generating the artifacts for system configuration RFSoC_IP06_07_plt
LOG::2023-07-13.14:11:16::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2023-07-13.14:11:16::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2023-07-13.14:11:16::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-13.14:11:16::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2023-07-13.14:11:16::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:11:16::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:11:16::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:11:16::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:11:16::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:11:16::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:11:16::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:11:16::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:11:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:11:16::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:11:16::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:11:16::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:11:16::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-07-13.14:11:16::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-13.14:11:16::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-13.14:11:16::SCWBDomain::System Command Ran  E:&  cd  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl& make -C  zynqmp_fsbl_bsp & make 
TRACE::2023-07-13.14:11:16::SCWBDomain::make: Entering directory 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2023-07-13.14:11:16::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-07-13.14:11:16::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:11:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:16::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:11:16::SCWBDomain::cts"

TRACE::2023-07-13.14:11:16::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.14:11:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:16::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:11:16::SCWBDomain::jects"

TRACE::2023-07-13.14:11:17::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.14:11:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:17::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:11:17::SCWBDomain::jects"

TRACE::2023-07-13.14:11:17::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.14:11:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-13.14:11:17::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2023-07-13.14:11:17::SCWBDomain::t-lto-objects"

TRACE::2023-07-13.14:11:17::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.14:11:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:11:17::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2023-07-13.14:11:17::SCWBDomain::lto-objects"

TRACE::2023-07-13.14:11:17::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.14:11:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:17::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:11:17::SCWBDomain::ects"

TRACE::2023-07-13.14:11:17::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.14:11:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:17::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:11:17::SCWBDomain::jects"

TRACE::2023-07-13.14:11:17::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:11:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:17::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:11:17::SCWBDomain::cts"

TRACE::2023-07-13.14:11:17::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.14:11:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:17::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:11:17::SCWBDomain::jects"

TRACE::2023-07-13.14:11:17::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.14:11:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:17::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:11:17::SCWBDomain::ects"

TRACE::2023-07-13.14:11:17::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.14:11:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:17::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:11:17::SCWBDomain::ects"

TRACE::2023-07-13.14:11:18::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.14:11:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:18::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:11:18::SCWBDomain::ects"

TRACE::2023-07-13.14:11:18::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:11:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:11:18::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2023-07-13.14:11:18::SCWBDomain::bjects"

TRACE::2023-07-13.14:11:18::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:11:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:18::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:11:18::SCWBDomain::jects"

TRACE::2023-07-13.14:11:19::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.14:11:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:11:19::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2023-07-13.14:11:19::SCWBDomain::bjects"

TRACE::2023-07-13.14:11:19::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.14:11:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:19::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:11:19::SCWBDomain::jects"

TRACE::2023-07-13.14:11:19::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.14:11:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:11:19::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.14:11:19::SCWBDomain::ts"

TRACE::2023-07-13.14:11:19::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.14:11:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:19::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:11:19::SCWBDomain::jects"

TRACE::2023-07-13.14:11:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.14:11:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:20::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:11:20::SCWBDomain::ects"

TRACE::2023-07-13.14:11:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.14:11:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:20::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:11:20::SCWBDomain::cts"

TRACE::2023-07-13.14:11:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.14:11:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.14:11:20::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2023-07-13.14:11:20::SCWBDomain::-objects"

TRACE::2023-07-13.14:11:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.14:11:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:11:20::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2023-07-13.14:11:20::SCWBDomain::objects"

TRACE::2023-07-13.14:11:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.14:11:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:21::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:11:21::SCWBDomain::ects"

TRACE::2023-07-13.14:11:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.14:11:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:21::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:11:21::SCWBDomain::jects"

TRACE::2023-07-13.14:11:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.14:11:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:21::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:11:21::SCWBDomain::ects"

TRACE::2023-07-13.14:11:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.14:11:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:11:21::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2023-07-13.14:11:21::SCWBDomain::lto-objects"

TRACE::2023-07-13.14:11:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.14:11:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:21::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:11:21::SCWBDomain::cts"

TRACE::2023-07-13.14:11:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src"

TRACE::2023-07-13.14:11:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:21::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:11:21::SCWBDomain::ects"

TRACE::2023-07-13.14:11:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.14:11:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:21::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:11:21::SCWBDomain::cts"

TRACE::2023-07-13.14:11:21::SCWBDomain::"Include files for this library have already been copied."

TRACE::2023-07-13.14:11:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.14:11:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:11:21::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2023-07-13.14:11:21::SCWBDomain::objects"

TRACE::2023-07-13.14:11:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.14:11:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:22::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:11:22::SCWBDomain::cts"

TRACE::2023-07-13.14:11:22::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:11:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:11:22::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-13.14:11:22::SCWBDomain::"

TRACE::2023-07-13.14:11:22::SCWBDomain::"Compiling avbuf"

TRACE::2023-07-13.14:11:23::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:11:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:11:23::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-13.14:11:23::SCWBDomain::"

TRACE::2023-07-13.14:11:23::SCWBDomain::"Compiling dpdma"

TRACE::2023-07-13.14:11:24::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:11:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:24::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:11:24::SCWBDomain::cts"

TRACE::2023-07-13.14:11:26::SCWBDomain::[100%] Built target metal-static

TRACE::2023-07-13.14:11:26::SCWBDomain::Install the project...

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Install configuration: "Debug"

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2023-07-13.14:11:26::SCWBDomain::-- Up-to-date: ../../../lib/libmetal.a

TRACE::2023-07-13.14:11:26::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:11:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:11:26::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.14:11:26::SCWBDomain::ts"

TRACE::2023-07-13.14:11:27::SCWBDomain::"Compiling lwip src and adapter files"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:11:28::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-13.14:11:28::SCWBDomain::"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Compiling xilpm library"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:11:28::SCWBDomain::ects"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Compiling XilSecure Library"

TRACE::2023-07-13.14:11:28::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-07-13.14:11:28::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:28::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:11:28::SCWBDomain::cts"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:11:28::SCWBDomain::jects"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:11:28::SCWBDomain::jects"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-13.14:11:28::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2023-07-13.14:11:28::SCWBDomain::t-lto-objects"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:11:28::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2023-07-13.14:11:28::SCWBDomain::lto-objects"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:11:28::SCWBDomain::ects"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:11:28::SCWBDomain::jects"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:28::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:11:28::SCWBDomain::cts"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:11:28::SCWBDomain::jects"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:11:28::SCWBDomain::ects"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:11:28::SCWBDomain::ects"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:11:28::SCWBDomain::ects"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:11:28::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2023-07-13.14:11:28::SCWBDomain::bjects"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:11:28::SCWBDomain::jects"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:11:28::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2023-07-13.14:11:28::SCWBDomain::bjects"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:11:28::SCWBDomain::jects"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:11:28::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.14:11:28::SCWBDomain::ts"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:11:28::SCWBDomain::jects"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:11:28::SCWBDomain::ects"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:28::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:11:28::SCWBDomain::cts"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.14:11:28::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2023-07-13.14:11:28::SCWBDomain::-objects"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:11:28::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2023-07-13.14:11:28::SCWBDomain::objects"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:11:28::SCWBDomain::ects"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:11:28::SCWBDomain::jects"

TRACE::2023-07-13.14:11:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.14:11:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:11:28::SCWBDomain::ects"

TRACE::2023-07-13.14:11:29::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.14:11:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:11:29::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2023-07-13.14:11:29::SCWBDomain::lto-objects"

TRACE::2023-07-13.14:11:29::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.14:11:29::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src"

TRACE::2023-07-13.14:11:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:29::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:11:29::SCWBDomain::cts"

TRACE::2023-07-13.14:11:29::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.14:11:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:29::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:11:29::SCWBDomain::ects"

TRACE::2023-07-13.14:11:29::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.14:11:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:29::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:11:29::SCWBDomain::cts"

TRACE::2023-07-13.14:11:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:11:29::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2023-07-13.14:11:29::SCWBDomain::objects"

TRACE::2023-07-13.14:11:29::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.14:11:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:29::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:11:29::SCWBDomain::cts"

TRACE::2023-07-13.14:11:29::SCWBDomain::"Include files for this library have already been copied."

TRACE::2023-07-13.14:11:29::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.14:11:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:11:29::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.14:11:29::SCWBDomain::ts"

TRACE::2023-07-13.14:11:29::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:11:30::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.14:11:30::SCWBDomain::ts"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2023-07-13.14:11:30::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2023-07-13.14:11:30::SCWBDomain::to-objects"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.14:11:30::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2023-07-13.14:11:30::SCWBDomain::-objects"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:11:30::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:11:30::SCWBDomain::s"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:11:30::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.14:11:30::SCWBDomain::ts"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:11:30::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.14:11:30::SCWBDomain::ts"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:11:30::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:11:30::SCWBDomain::s"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:11:30::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:11:30::SCWBDomain::s"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:11:30::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:11:30::SCWBDomain::s"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:30::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.14:11:30::SCWBDomain::cts"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:11:30::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.14:11:30::SCWBDomain::ts"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2023-07-13.14:11:30::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2023-07-13.14:11:30::SCWBDomain::

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:11:30::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.14:11:30::SCWBDomain::ts"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:11:30::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:11:30::SCWBDomain::s"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:11:30::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-13.14:11:30::SCWBDomain::"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:30::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.14:11:30::SCWBDomain::jects"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:30::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.14:11:30::SCWBDomain::ects"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:11:30::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:11:30::SCWBDomain::s"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:11:30::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.14:11:30::SCWBDomain::ts"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:11:30::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:11:30::SCWBDomain::s"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_4/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.14:11:30::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2023-07-13.14:11:30::SCWBDomain::-objects"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:11:30::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-13.14:11:30::SCWBDomain::"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:11:30::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:11:30::SCWBDomain::s"

TRACE::2023-07-13.14:11:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.14:11:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:11:30::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-13.14:11:30::SCWBDomain::"

TRACE::2023-07-13.14:11:32::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-07-13.14:11:32::SCWBDomain::make --no-print-directory archive

TRACE::2023-07-13.14:11:32::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrfdc_mb.o psu_cort
TRACE::2023-07-13.14:11:32::SCWBDomain::exa53_0/lib/xrfdc_clock.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xwdtps.o psu_c
TRACE::2023-07-13.14:11:32::SCWBDomain::ortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xil_sleepti
TRACE::2023-07-13.14:11:32::SCWBDomain::mer.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xclockps_mux.o psu_cort
TRACE::2023-07-13.14:11:32::SCWBDomain::exa53_0/lib/xemacps_hw.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xttcps_sinit.o psu_co
TRACE::2023-07-13.14:11:32::SCWBDomain::rtexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/close.o psu_cor
TRACE::2023-07-13.14:11:32::SCWBDomain::texa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xrfdc.o psu_c
TRACE::2023-07-13.14:11:32::SCWBDomain::ortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/
TRACE::2023-07-13.14:11:32::SCWBDomain::lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xclockps_fi
TRACE::2023-07-13.14:11:32::SCWBDomain::xedfactor.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xzdma_g.o psu_cortex
TRACE::2023-07-13.14:11:32::SCWBDomain::a53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xclockps_gate.o psu_co
TRACE::2023-07-13.14:11:32::SCWBDomain::rtexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/_exit.
TRACE::2023-07-13.14:11:32::SCWBDomain::o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xua
TRACE::2023-07-13.14:11:32::SCWBDomain::rtps_g.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/li
TRACE::2023-07-13.14:11:32::SCWBDomain::b/xil_testmem.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xscu
TRACE::2023-07-13.14:11:32::SCWBDomain::gic_intr.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_
TRACE::2023-07-13.14:11:32::SCWBDomain::0/lib/translation_table.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xttcps.
TRACE::2023-07-13.14:11:32::SCWBDomain::o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xrfdc_mts.o 
TRACE::2023-07-13.14:11:32::SCWBDomain::psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xaxipmon.o 
TRACE::2023-07-13.14:11:32::SCWBDomain::psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xrtcps
TRACE::2023-07-13.14:11:32::SCWBDomain::u_g.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/
TRACE::2023-07-13.14:11:32::SCWBDomain::xrtcpsu_sinit.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/open.o psu_cortexa
TRACE::2023-07-13.14:11:32::SCWBDomain::53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xclockps_pll.
TRACE::2023-07-13.14:11:32::SCWBDomain::o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xiicps_xf
TRACE::2023-07-13.14:11:32::SCWBDomain::er.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil-crt0.o 
TRACE::2023-07-13.14:11:32::SCWBDomain::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xrfdc_intr.o 
TRACE::2023-07-13.14:11:32::SCWBDomain::psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/prin
TRACE::2023-07-13.14:11:32::SCWBDomain::t.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/li
TRACE::2023-07-13.14:11:32::SCWBDomain::b/xttcps_g.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xipipsu.
TRACE::2023-07-13.14:11:32::SCWBDomain::o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0
TRACE::2023-07-13.14:11:32::SCWBDomain::/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_
TRACE::2023-07-13.14:11:32::SCWBDomain::0/lib/xil_testio.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/xresetps_sinit.o p
TRACE::2023-07-13.14:11:32::SCWBDomain::su_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/l
TRACE::2023-07-13.14:11:32::SCWBDomain::ib/xrtcpsu.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib
TRACE::2023-07-13.14:11:32::SCWBDomain::/boot.o psu_cortexa53_0/lib/xemacps_bdring.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53
TRACE::2023-07-13.14:11:32::SCWBDomain::_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xusbps
TRACE::2023-07-13.14:11:32::SCWBDomain::u_command.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_corte
TRACE::2023-07-13.14:11:32::SCWBDomain::xa53_0/lib/putnum.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53
TRACE::2023-07-13.14:11:32::SCWBDomain::_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xscugic_selftest.o ps
TRACE::2023-07-13.14:11:32::SCWBDomain::u_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xsdps_card.o
TRACE::2023-07-13.14:11:32::SCWBDomain:: psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_sinit.
TRACE::2023-07-13.14:11:32::SCWBDomain::o psu_cortexa53_0/lib/xrfdc_g.o psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xsysmon
TRACE::2023-07-13.14:11:32::SCWBDomain::psu_selftest.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/xrfdc_sinit.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa
TRACE::2023-07-13.14:11:32::SCWBDomain::53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xrfdc_mixer.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/xscugic_g.o p
TRACE::2023-07-13.14:11:32::SCWBDomain::su_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xiicps_sinit.o

TRACE::2023-07-13.14:11:33::SCWBDomain::'Finished building libraries'

TRACE::2023-07-13.14:11:33::SCWBDomain::make: Leaving directory 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2023-07-13.14:11:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2023-07-13.14:11:33::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:11:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2023-07-13.14:11:33::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:11:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2023-07-13.14:11:33::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:11:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2023-07-13.14:11:33::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:11:34::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2023-07-13.14:11:34::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.14:11:34::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf  xfsbl_partition_load.o  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_image_header.o
TRACE::2023-07-13.14:11:34::SCWBDomain::  xfsbl_hooks.o  xfsbl_main.o  xfsbl_dfu_util.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xfsbl_s
TRACE::2023-07-13.14:11:34::SCWBDomain::d.o  xfsbl_board.o  xfsbl_misc_drivers.o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_usb.o  xfsbl_misc.o  xf
TRACE::2023-07-13.14:11:34::SCWBDomain::sbl_authentication.o  xfsbl_exit.o  xfsbl_translation_table.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffa
TRACE::2023-07-13.14:11:34::SCWBDomain::t-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--sta
TRACE::2023-07-13.14:11:34::SCWBDomain::rt-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxil,
TRACE::2023-07-13.14:11:34::SCWBDomain::-lmetal,-lgcc,-lc,--end-group -Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group                                            
TRACE::2023-07-13.14:11:34::SCWBDomain::                                                             -Wl,--start-group,-lxil,-lgcc,-lc,-lmetal,--end-group -n  -Wl,--gc
TRACE::2023-07-13.14:11:34::SCWBDomain::-sections -Lzynqmp_fsbl_bsp/psu_cortexa53_0/lib -Tlscript.ld

LOG::2023-07-13.14:11:37::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2023-07-13.14:11:37::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2023-07-13.14:11:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-13.14:11:37::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2023-07-13.14:11:37::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:11:37::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:11:37::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:11:37::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:11:37::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:11:37::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:11:37::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:11:37::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:11:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:11:37::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:11:37::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:11:37::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:11:37::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2023-07-13.14:11:37::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-13.14:11:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-13.14:11:37::SCWBDomain::System Command Ran  E:&  cd  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw& make -C  zynqmp_pmufw_bsp & make 
TRACE::2023-07-13.14:11:37::SCWBDomain::make: Entering directory 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2023-07-13.14:11:37::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-07-13.14:11:37::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:11:37::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-13.14:11:37::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-13.14:11:37::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:37::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.14:11:37::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.14:11:37::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.14:11:37::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:37::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.14:11:37::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.14:11:37::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.14:11:37::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:37::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src"

TRACE::2023-07-13.14:11:37::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-13.14:11:37::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-13.14:11:37::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:37::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.14:11:37::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-13.14:11:37::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-13.14:11:37::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:38::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.14:11:38::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.14:11:38::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.14:11:38::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:38::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:11:38::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-13.14:11:38::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-13.14:11:38::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:38::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.14:11:38::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.14:11:38::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.14:11:38::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:38::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.14:11:38::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-13.14:11:38::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-13.14:11:38::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:38::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.14:11:38::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-13.14:11:38::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-13.14:11:38::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:38::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.14:11:38::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-13.14:11:38::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-13.14:11:38::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:38::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:11:38::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-07-13.14:11:38::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2023-07-13.14:11:38::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:38::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:11:38::SCWBDomain::make -C psu_pmu_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.14:11:38::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.14:11:38::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.14:11:39::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-07-13.14:11:39::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2023-07-13.14:11:39::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.14:11:39::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.14:11:39::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.14:11:39::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.14:11:39::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-13.14:11:39::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-13.14:11:39::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.14:11:39::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.14:11:39::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.14:11:39::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.14:11:40::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-13.14:11:40::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-13.14:11:40::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.14:11:40::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-07-13.14:11:40::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2023-07-13.14:11:40::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.14:11:40::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-07-13.14:11:40::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-07-13.14:11:40::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.14:11:40::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-13.14:11:40::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-13.14:11:40::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.14:11:40::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.14:11:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.14:11:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.14:11:40::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-13.14:11:40::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-13.14:11:40::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.14:11:40::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-07-13.14:11:40::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2023-07-13.14:11:40::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.14:11:40::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-13.14:11:40::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-13.14:11:40::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src"

TRACE::2023-07-13.14:11:40::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.14:11:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.14:11:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.14:11:40::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-07-13.14:11:40::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-07-13.14:11:40::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src"

TRACE::2023-07-13.14:11:40::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.14:11:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.14:11:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:41::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.14:11:41::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-13.14:11:41::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-13.14:11:41::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:11:41::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-07-13.14:11:41::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-07-13.14:11:41::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:41::SCWBDomain::"Compiling avbuf"

TRACE::2023-07-13.14:11:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:11:41::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-07-13.14:11:41::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-07-13.14:11:41::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:41::SCWBDomain::"Compiling dpdma"

TRACE::2023-07-13.14:11:42::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:11:42::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-13.14:11:42::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-13.14:11:42::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:42::SCWBDomain::[100%] Built target metal-static

TRACE::2023-07-13.14:11:42::SCWBDomain::Install the project...

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Install configuration: "Debug"

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2023-07-13.14:11:42::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/processor/microblaze/atomic.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/processor/microblaze/cpu.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/system/generic/microblaze_generic/sys.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2023-07-13.14:11:43::SCWBDomain::-- Up-to-date: ../../../lib/libmetal.a

TRACE::2023-07-13.14:11:43::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:11:43::SCWBDomain::make -C psu_pmu_0/libsrc/lwip211_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-13.14:11:43::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-13.14:11:43::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.14:11:43::SCWBDomain::"Compiling lwip src and adapter files"

TRACE::2023-07-13.14:11:45::SCWBDomain::make: Leaving directory 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2023-07-13.14:11:46::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:11:46::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2023-07-13.14:11:46::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:11:46::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.14:11:46::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2023-07-13.14:11:46::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.14:11:46::SCWBDomain::mb-gcc -o pmufw.elf  xpfw_mod_legacy.o  xpfw_mod_em.o  xpfw_main.o  pm_power.o  xpfw_mod_rpu.o  pm_gpp.o  pm_pll.o  pm_periph.o
TRACE::2023-07-13.14:11:46::SCWBDomain::  idle_hooks.o  xpfw_core.o  pm_clock.o  pm_extern.o  xpfw_mod_stl.o  pm_callbacks.o  pm_csudma.o  pm_node_reset.o  xpfw_rom_in
TRACE::2023-07-13.14:11:46::SCWBDomain::terface.o  xpfw_mod_rtc.o  xpfw_mod_sched.o  xpfw_util.o  xpfw_resets.o  xpfw_mod_pm.o  pm_slave.o  pm_binding.o  pm_qspi.o  xp
TRACE::2023-07-13.14:11:46::SCWBDomain::fw_xpu.o  pm_config.o  pm_core.o  pm_requirement.o  pm_notifier.o  xpfw_module.o  xpfw_restart.o  xpfw_error_manager.o  pm_mast
TRACE::2023-07-13.14:11:46::SCWBDomain::er.o  xpfw_ipi_manager.o  xpfw_mod_ultra96.o  pm_usb.o  xpfw_mod_common.o  pm_reset.o  pm_node.o  xpfw_platform.o  xpfw_mod_dap
TRACE::2023-07-13.14:11:46::SCWBDomain::.o  xpfw_crc.o  pm_proc.o  xpfw_mod_wdt.o  xpfw_user_startup.o  pm_sram.o  pm_ddr.o  pm_pinctrl.o  xpfw_events.o  xpfw_aib.o  p
TRACE::2023-07-13.14:11:46::SCWBDomain::m_gic_proxy.o  xpfw_scheduler.o  pm_system.o  pm_mmio_access.o  pm_hooks.o  xpfw_interrupts.o  xpfw_start.o -MMD -MP      -mlit
TRACE::2023-07-13.14:11:46::SCWBDomain::tle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lx
TRACE::2023-07-13.14:11:46::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,
TRACE::2023-07-13.14:11:46::SCWBDomain::--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group -Wl,-
TRACE::2023-07-13.14:11:46::SCWBDomain::-start-group,-lxil,-lmetal,-lgcc,-lc,--end-group                                                                               
TRACE::2023-07-13.14:11:46::SCWBDomain::                             -Wl,--start-group,-lxil,-lgcc,-lc,-lmetal,--end-group -nostartfiles -Wl,--no-relax -Wl,--gc-sectio
TRACE::2023-07-13.14:11:46::SCWBDomain::ns -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

ERROR::2023-07-13.14:11:46::SCWBDomain::Failed to build the  zynqmp_pmufw application.
LOG::2023-07-13.14:11:46::SCWSystem::Checking the domain standalone_domain
LOG::2023-07-13.14:11:46::SCWSystem::Not a boot domain 
LOG::2023-07-13.14:11:46::SCWSystem::Checking the domain freertos10_xilinx_psu_cortexa53_0
LOG::2023-07-13.14:11:46::SCWSystem::Not a boot domain 
LOG::2023-07-13.14:11:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-07-13.14:11:46::SCWDomain::Generating domain artifcats
TRACE::2023-07-13.14:11:46::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-13.14:11:46::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/standalone_domain/qemu/
TRACE::2023-07-13.14:11:46::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/standalone_domain/qemu/
TRACE::2023-07-13.14:11:46::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-13.14:11:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:11:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:11:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:11:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:11:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:11:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:11:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:11:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:11:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:11:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:11:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:11:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:11:46::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp
TRACE::2023-07-13.14:11:46::SCWMssOS::Mss edits present, copying mssfile into export location E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:11:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-13.14:11:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-07-13.14:11:46::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-07-13.14:11:46::SCWMssOS::doing bsp build ... 
TRACE::2023-07-13.14:11:46::SCWMssOS::System Command Ran  E: & cd  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2023-07-13.14:11:46::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-13.14:11:47::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:11:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:47::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:47::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.14:11:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:47::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:47::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.14:11:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:47::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:47::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.14:11:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-13.14:11:47::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:47::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.14:11:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:11:47::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:47::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.14:11:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:47::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:47::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.14:11:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:47::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:47::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:11:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:47::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:47::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.14:11:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:47::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:47::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.14:11:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:47::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.14:11:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:48::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.14:11:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:48::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:11:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:11:48::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:11:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:48::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.14:11:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:11:49::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.14:11:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:49::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.14:11:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:11:49::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:50::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.14:11:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:50::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:50::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.14:11:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:50::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:50::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.14:11:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:50::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:50::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.14:11:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.14:11:50::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:51::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.14:11:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:11:51::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:51::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.14:11:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:51::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:51::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.14:11:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:51::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:51::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.14:11:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:51::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:51::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.14:11:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:11:51::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:51::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.14:11:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:51::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:51::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.14:11:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:51::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:51::SCWMssOS::"Include files for this library have already been copied."

TRACE::2023-07-13.14:11:51::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.14:11:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:11:51::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:52::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.14:11:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:52::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:52::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:11:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:11:52::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:52::SCWMssOS::"Compiling avbuf"

TRACE::2023-07-13.14:11:53::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:11:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:11:53::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:53::SCWMssOS::"Compiling dpdma"

TRACE::2023-07-13.14:11:54::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:11:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:54::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:54::SCWMssOS::[100%] Built target metal-static

TRACE::2023-07-13.14:11:54::SCWMssOS::Install the project...

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Install configuration: "Debug"

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/alloc.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/assert.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/atomic.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/cache.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/compiler.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/condition.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/config.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/cpu.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/device.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/dma.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/io.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/irq.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/list.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/log.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/mutex.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/shmem.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/sleep.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/softirq.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/spinlock.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/sys.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/time.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/utilities.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/version.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2023-07-13.14:11:54::SCWMssOS::-- Up-to-date: ../../../lib/libmetal.a

TRACE::2023-07-13.14:11:54::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:11:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:11:54::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:55::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2023-07-13.14:11:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.14:11:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:11:55::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:55::SCWMssOS::"Compiling xilpm library"

TRACE::2023-07-13.14:11:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.14:11:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:55::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:55::SCWMssOS::"Compiling XilSecure Library"

TRACE::2023-07-13.14:11:55::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-13.14:11:55::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:56::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:56::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:56::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-13.14:11:56::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:11:56::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:56::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:56::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:56::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:56::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:56::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:56::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:56::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:11:56::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:56::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:11:56::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:56::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:11:56::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:56::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:56::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:56::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.14:11:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:11:56::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:56::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:56::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:56::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:56::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:11:56::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:56::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:11:56::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.14:11:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:56::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:56::SCWMssOS::"Include files for this library have already been copied."

TRACE::2023-07-13.14:11:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.14:11:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:11:57::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.14:11:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:11:57::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.14:11:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2023-07-13.14:11:57::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.14:11:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.14:11:57::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.14:11:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:11:57::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.14:11:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:11:57::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.14:11:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:11:57::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.14:11:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:11:57::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.14:11:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:11:57::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.14:11:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:11:57::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.14:11:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:11:57::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.14:11:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:11:57::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.14:11:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.14:11:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2023-07-13.14:11:57::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:11:57::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.14:11:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.14:11:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:11:57::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.14:11:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:11:57::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:11:57::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.14:11:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:11:58::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.14:11:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.14:11:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:11:58::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:11:58::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.14:11:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:11:58::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.14:11:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.14:11:58::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.14:11:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:11:58::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:11:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.14:11:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:11:58::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:00::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-13.14:12:00::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-13.14:12:01::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrfdc_mb.o psu_cort
TRACE::2023-07-13.14:12:01::SCWMssOS::exa53_0/lib/xrfdc_clock.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xwdtps.o psu_c
TRACE::2023-07-13.14:12:01::SCWMssOS::ortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xil_sleepti
TRACE::2023-07-13.14:12:01::SCWMssOS::mer.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xclockps_mux.o psu_cort
TRACE::2023-07-13.14:12:01::SCWMssOS::exa53_0/lib/xemacps_hw.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xttcps_sinit.o psu_co
TRACE::2023-07-13.14:12:01::SCWMssOS::rtexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/close.o psu_cor
TRACE::2023-07-13.14:12:01::SCWMssOS::texa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xrfdc.o psu_c
TRACE::2023-07-13.14:12:01::SCWMssOS::ortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/x
TRACE::2023-07-13.14:12:01::SCWMssOS::usbpsu_controltransfers.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xuartps
TRACE::2023-07-13.14:12:01::SCWMssOS::_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_
TRACE::2023-07-13.14:12:01::SCWMssOS::0/lib/xil_printf.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa5
TRACE::2023-07-13.14:12:01::SCWMssOS::3_0/lib/xiicps_options.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/fcntl.o psu_corte
TRACE::2023-07-13.14:12:01::SCWMssOS::xa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/lseek.o ps
TRACE::2023-07-13.14:12:01::SCWMssOS::u_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xii
TRACE::2023-07-13.14:12:01::SCWMssOS::cps_hw.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xipipsu_
TRACE::2023-07-13.14:12:01::SCWMssOS::g.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53
TRACE::2023-07-13.14:12:01::SCWMssOS::_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xiicps.o psu_cort
TRACE::2023-07-13.14:12:01::SCWMssOS::exa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xrfdc_mts.o psu_cortexa53_0/lib/xiicps_master.o psu
TRACE::2023-07-13.14:12:01::SCWMssOS::_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xvidc_edid_ext.o ps
TRACE::2023-07-13.14:12:01::SCWMssOS::u_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xil_exception
TRACE::2023-07-13.14:12:01::SCWMssOS::.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xsy
TRACE::2023-07-13.14:12:01::SCWMssOS::smonpsu_g.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/l
TRACE::2023-07-13.14:12:01::SCWMssOS::ib/xil_assert.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xzdma.o psu_corte
TRACE::2023-07-13.14:12:01::SCWMssOS::xa53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xscugic_hw.o p
TRACE::2023-07-13.14:12:01::SCWMssOS::su_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/cpputest_time.o psu
TRACE::2023-07-13.14:12:01::SCWMssOS::_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xrfdc_intr.o psu_cortexa53_0/lib/outbyte.o psu_corte
TRACE::2023-07-13.14:12:01::SCWMssOS::xa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xzdma_sinit.o p
TRACE::2023-07-13.14:12:01::SCWMssOS::su_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xclock
TRACE::2023-07-13.14:12:01::SCWMssOS::ps_sinit.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xqspipsu_g.o psu_
TRACE::2023-07-13.14:12:01::SCWMssOS::cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/l
TRACE::2023-07-13.14:12:01::SCWMssOS::ib/getpid.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/
TRACE::2023-07-13.14:12:01::SCWMssOS::xusbpsu_ep0handler.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xqspipsu_control.o p
TRACE::2023-07-13.14:12:01::SCWMssOS::su_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xiicps
TRACE::2023-07-13.14:12:01::SCWMssOS::_g.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/xemacps_bdr
TRACE::2023-07-13.14:12:01::SCWMssOS::ing.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53
TRACE::2023-07-13.14:12:01::SCWMssOS::_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xgpiops
TRACE::2023-07-13.14:12:01::SCWMssOS::_intr.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib
TRACE::2023-07-13.14:12:01::SCWMssOS::/xuartps_hw.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/x
TRACE::2023-07-13.14:12:01::SCWMssOS::zdma_intr.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xil_util.o psu_cortex
TRACE::2023-07-13.14:12:01::SCWMssOS::a53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xgpiops_hw.o psu_c
TRACE::2023-07-13.14:12:01::SCWMssOS::ortexa53_0/lib/fstat.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xrfdc_g.o psu_cor
TRACE::2023-07-13.14:12:01::SCWMssOS::texa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/asm_
TRACE::2023-07-13.14:12:01::SCWMssOS::vectors.o psu_cortexa53_0/lib/xrfdc_sinit.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa
TRACE::2023-07-13.14:12:01::SCWMssOS::53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xrfdc_mixer.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/xscugic_g.o p
TRACE::2023-07-13.14:12:01::SCWMssOS::su_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xiicps_sinit.o

TRACE::2023-07-13.14:12:01::SCWMssOS::'Finished building libraries'

TRACE::2023-07-13.14:12:02::SCWMssOS::Copying to export directory.
TRACE::2023-07-13.14:12:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-13.14:12:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-13.14:12:03::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-07-13.14:12:03::SCWSystem::Started Processing the domain freertos10_xilinx_psu_cortexa53_0
TRACE::2023-07-13.14:12:03::SCWDomain::Generating domain artifcats
TRACE::2023-07-13.14:12:03::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-13.14:12:03::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-07-13.14:12:03::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-07-13.14:12:03::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-13.14:12:03::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:12:03::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:12:03::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:12:03::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:12:03::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:12:03::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:12:03::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:12:03::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:12:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:12:03::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:12:03::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:12:03::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:12:03::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp
TRACE::2023-07-13.14:12:03::SCWMssOS::Mss edits present, copying mssfile into export location E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:12:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-13.14:12:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-07-13.14:12:03::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_psu_cortexa53_0
TRACE::2023-07-13.14:12:03::SCWMssOS::doing bsp build ... 
TRACE::2023-07-13.14:12:03::SCWMssOS::System Command Ran  E: & cd  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp & make 
TRACE::2023-07-13.14:12:03::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-13.14:12:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:12:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:12:03::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.14:12:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:12:03::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.14:12:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:12:03::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.14:12:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-13.14:12:03::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.14:12:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:12:03::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.14:12:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:12:03::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.14:12:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:12:04::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:12:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:12:04::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.14:12:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:12:04::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2023-07-13.14:12:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2023-07-13.14:12:04::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:04::SCWMssOS::"include"

TRACE::2023-07-13.14:12:05::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.14:12:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:12:05::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:05::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.14:12:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:12:05::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:05::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.14:12:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:12:05::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:05::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:12:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:12:05::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:05::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:12:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:12:05::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.14:12:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:12:06::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.14:12:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:12:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.14:12:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:12:07::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.14:12:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:12:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.14:12:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:12:07::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.14:12:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:12:07::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.14:12:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:12:07::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.14:12:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:12:07::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.14:12:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:12:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:08::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.14:12:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:12:08::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:08::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.14:12:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:12:08::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:08::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.14:12:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:12:08::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:08::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.14:12:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:12:08::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:08::SCWMssOS::"Include files for this library have already been copied."

TRACE::2023-07-13.14:12:08::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.14:12:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:12:08::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:08::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.14:12:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:12:08::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:12:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:12:08::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:08::SCWMssOS::"Compiling avbuf"

TRACE::2023-07-13.14:12:09::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:12:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:12:09::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:09::SCWMssOS::"Compiling dpdma"

TRACE::2023-07-13.14:12:10::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:12:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:12:10::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:13::SCWMssOS::[100%] Built target metal-static

TRACE::2023-07-13.14:12:13::SCWMssOS::Install the project...

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Install configuration: "Debug"

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/alloc.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/assert.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/atomic.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/cache.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/compiler.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/condition.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/config.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/cpu.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/device.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/dma.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/io.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/irq.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/list.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/log.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/mutex.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/shmem.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/sleep.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/softirq.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/spinlock.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/sys.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/time.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/utilities.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/version.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/alloc.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/assert.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/cache.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/condition.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/io.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/irq.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/log.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/mutex.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/sleep.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/sys.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/zynqmp_a53/sys.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/xlnx_common/sys.h

TRACE::2023-07-13.14:12:13::SCWMssOS::-- Up-to-date: ../../../lib/libmetal.a

TRACE::2023-07-13.14:12:13::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:12:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:12:13::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:13::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2023-07-13.14:12:14::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.14:12:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:12:14::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:14::SCWMssOS::"Compiling xilpm library"

TRACE::2023-07-13.14:12:14::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.14:12:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:12:14::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Compiling XilSecure Library"

TRACE::2023-07-13.14:12:15::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-13.14:12:15::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:12:15::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:12:15::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:12:15::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-13.14:12:15::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:12:15::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:12:15::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:12:15::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:12:15::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:12:15::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2023-07-13.14:12:15::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:12:15::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:12:15::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:12:15::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:12:15::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:12:15::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.14:12:15::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:12:15::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:12:15::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:12:15::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:12:15::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:12:15::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:12:15::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::"include"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:12:15::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.14:12:15::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:12:15::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.14:12:15::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:12:15::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:12:15::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.14:12:15::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.14:12:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:12:15::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:15::SCWMssOS::"Include files for this library have already been copied."

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:12:17::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:12:17::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2023-07-13.14:12:17::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.14:12:17::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:12:17::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:12:17::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:12:17::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2023-07-13.14:12:17::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:12:17::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:12:17::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:12:17::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.14:12:17::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:12:17::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2023-07-13.14:12:17::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:12:17::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:12:17::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:12:17::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.14:12:17::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:12:17::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.14:12:17::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.14:12:17::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.14:12:17::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:12:17::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.14:12:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.14:12:17::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.14:12:20::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-13.14:12:20::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-13.14:12:20::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrfdc_mb.o psu_cort
TRACE::2023-07-13.14:12:20::SCWMssOS::exa53_0/lib/xrfdc_clock.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xwdtps.o psu_c
TRACE::2023-07-13.14:12:20::SCWMssOS::ortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xil_sleepti
TRACE::2023-07-13.14:12:20::SCWMssOS::mer.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xclockps_mux.o psu_cort
TRACE::2023-07-13.14:12:20::SCWMssOS::exa53_0/lib/xemacps_hw.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xttcps_sinit.o psu_co
TRACE::2023-07-13.14:12:20::SCWMssOS::rtexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/close.o psu_cor
TRACE::2023-07-13.14:12:20::SCWMssOS::texa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xrfdc.o psu_c
TRACE::2023-07-13.14:12:20::SCWMssOS::ortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/x
TRACE::2023-07-13.14:12:20::SCWMssOS::usbpsu_controltransfers.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xuartps
TRACE::2023-07-13.14:12:20::SCWMssOS::_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_
TRACE::2023-07-13.14:12:20::SCWMssOS::0/lib/xil_printf.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa5
TRACE::2023-07-13.14:12:20::SCWMssOS::3_0/lib/xiicps_options.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/fcntl.o psu_corte
TRACE::2023-07-13.14:12:20::SCWMssOS::xa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/lseek.o ps
TRACE::2023-07-13.14:12:20::SCWMssOS::u_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xii
TRACE::2023-07-13.14:12:20::SCWMssOS::cps_hw.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xqs
TRACE::2023-07-13.14:12:20::SCWMssOS::pipsu_hw.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_
TRACE::2023-07-13.14:12:20::SCWMssOS::cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/_sbrk.o psu_cor
TRACE::2023-07-13.14:12:20::SCWMssOS::texa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xrfdc_mts.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xsdps_g.o 
TRACE::2023-07-13.14:12:20::SCWMssOS::psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xsdps_sin
TRACE::2023-07-13.14:12:20::SCWMssOS::it.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/sbrk
TRACE::2023-07-13.14:12:20::SCWMssOS::.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0
TRACE::2023-07-13.14:12:20::SCWMssOS::/lib/xemacps_control.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa
TRACE::2023-07-13.14:12:20::SCWMssOS::53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xemacps_intr.o p
TRACE::2023-07-13.14:12:20::SCWMssOS::su_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xuartps.
TRACE::2023-07-13.14:12:20::SCWMssOS::o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/xil_mem.o 
TRACE::2023-07-13.14:12:20::SCWMssOS::psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xrfdc_intr.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/xttcps_options.o
TRACE::2023-07-13.14:12:20::SCWMssOS:: psu_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortexa53_0/lib/read.o p
TRACE::2023-07-13.14:12:20::SCWMssOS::su_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/in
TRACE::2023-07-13.14:12:20::SCWMssOS::itialise_monitor_handles.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xusbpsu_endpoint.
TRACE::2023-07-13.14:12:20::SCWMssOS::o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/
TRACE::2023-07-13.14:12:20::SCWMssOS::xil_cache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/unlink.o psu_cortexa5
TRACE::2023-07-13.14:12:20::SCWMssOS::3_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xcs
TRACE::2023-07-13.14:12:20::SCWMssOS::udma_g.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/w
TRACE::2023-07-13.14:12:20::SCWMssOS::rite.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/xemacps_bdring.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/l
TRACE::2023-07-13.14:12:20::SCWMssOS::ib/xcsudma.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleepcommon.o 
TRACE::2023-07-13.14:12:20::SCWMssOS::psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/li
TRACE::2023-07-13.14:12:20::SCWMssOS::b/xusbpsu_intr.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/li
TRACE::2023-07-13.14:12:20::SCWMssOS::b/xclockps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0
TRACE::2023-07-13.14:12:20::SCWMssOS::/lib/xscugic_selftest.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xqspipsu.o psu_co
TRACE::2023-07-13.14:12:20::SCWMssOS::rtexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xgpiops_hw.o psu_c
TRACE::2023-07-13.14:12:20::SCWMssOS::ortexa53_0/lib/fstat.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xrfdc_g.o psu_cor
TRACE::2023-07-13.14:12:20::SCWMssOS::texa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xrfd
TRACE::2023-07-13.14:12:20::SCWMssOS::c_sinit.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xil_clocking.o psu_cortex
TRACE::2023-07-13.14:12:20::SCWMssOS::a53_0/lib/xrfdc_mixer.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/isatty.o psu_co
TRACE::2023-07-13.14:12:20::SCWMssOS::rtexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xiicps_sinit.o

TRACE::2023-07-13.14:12:20::SCWMssOS::'Finished building libraries'

TRACE::2023-07-13.14:12:21::SCWMssOS::Copying to export directory.
TRACE::2023-07-13.14:12:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-13.14:12:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-13.14:12:22::SCWSystem::Completed Processing the domain freertos10_xilinx_psu_cortexa53_0
LOG::2023-07-13.14:12:22::SCWSystem::Completed Processing the sysconfig RFSoC_IP06_07_plt
TRACE::2023-07-13.14:15:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:15:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:15:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:15:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:15:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:15:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:15:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:15:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:15:53::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:15:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:15:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:15:53::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:15:53::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:15:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:15:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:15:53::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:15:53::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:15:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:15:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:15:53::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:15:53::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:15:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:15:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:15:53::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:15:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:15:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:15:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:15:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:15:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:15:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:15:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:15:53::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:15:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:15:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:15:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:15:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:15:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:15:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:15:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:15:53::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:15:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:15:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:15:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:15:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:15:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:15:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:15:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:15:53::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:15:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:15:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:15:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:15:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:15:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:15:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:15:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:15:53::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:15:53::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_IP06_07_plt",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_IP06_07_plt",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_IP06_07_plt",
	"systems":	[{
			"systemName":	"RFSoC_IP06_07_plt",
			"systemDesc":	"RFSoC_IP06_07_plt",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_IP06_07_plt",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"e315a5672fc8930e5fc3da6b8e4e76ab",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2", "libmetal:2.1", "lwip211:1.3"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"4da5dafc5655d3716d7032fa82a79d6e",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0", "lwip211:1.3", "libmetal:2.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a1d4edbc9cb148b86e4843284710bd08",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["libmetal:2.1", "lwip211:1.3", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.7",
					"mssFile":	"",
					"md5Digest":	"8a8e84c1823eb0a78ec9dd60d5d3f009",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.3", "libmetal:2.1", "xilpm:3.2", "xilsecure:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-13.14:15:53::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:15:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:15:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:15:53::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:15:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:15:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:15:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:15:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:15:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:15:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:15:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:15:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:15:53::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:15:53::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:26::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:26::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:26::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:30::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:30::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:30::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-13.14:16:39::SCWPlatform::Opened new HwDB with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWReader::Active system found as  RFSoC_IP06_07_plt
TRACE::2023-07-13.14:16:39::SCWReader::Handling sysconfig RFSoC_IP06_07_plt
TRACE::2023-07-13.14:16:39::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.14:16:39::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.14:16:39::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.14:16:39::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:39::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-13.14:16:39::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.14:16:39::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:16:39::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:16:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:16:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:16:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:16:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:16:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:16:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:16:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:16:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:16:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:16:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:16:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:16:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:16:39::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:16:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.14:16:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:16:39::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.14:16:39::SCWReader::No isolation master present  
TRACE::2023-07-13.14:16:39::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.14:16:39::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.14:16:39::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.14:16:39::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.14:16:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.14:16:40::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-07-13.14:16:40::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:16:40::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.14:16:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:16:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:16:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:16:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.14:16:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWReader::No isolation master present  
TRACE::2023-07-13.14:16:40::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.14:16:40::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.14:16:40::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.14:16:40::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-07-13.14:16:40::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:16:40::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.14:16:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:16:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:16:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:16:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.14:16:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWReader::No isolation master present  
TRACE::2023-07-13.14:16:40::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.14:16:40::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.14:16:40::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.14:16:40::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_2
TRACE::2023-07-13.14:16:40::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:16:40::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:16:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:16:40::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:16:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.14:16:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWReader::No isolation master present  
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:42::SCWMssOS::In reload Mss file.
TRACE::2023-07-13.14:16:42::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:42::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:42::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:42::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:42::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:42::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-07-13.14:16:42::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2023-07-13.14:16:42::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2023-07-13.14:16:42::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-13.14:16:42::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:42::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:42::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:42::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-07-13.14:16:42::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.14:16:42::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:42::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:42::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:42::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:42::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:42::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:42::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:42::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:42::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.14:16:42::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:42::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:42::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:42::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:42::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:42::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:42::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:42::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.14:16:42::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:42::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:42::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:42::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:42::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:42::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:42::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:42::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.14:16:42::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:42::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:42::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:42::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:42::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:42::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:42::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:42::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.14:16:42::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.14:16:42::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.14:16:42::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.14:16:42::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.14:16:42::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.14:16:42::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.14:16:42::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:42::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.14:16:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.14:16:42::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:42::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.14:16:42::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.14:16:42::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.16:06:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened new HwDB with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWReader::Active system found as  RFSoC_IP06_07_plt
TRACE::2023-07-13.16:06:54::SCWReader::Handling sysconfig RFSoC_IP06_07_plt
TRACE::2023-07-13.16:06:54::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.16:06:54::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.16:06:54::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.16:06:54::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-13.16:06:54::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-07-13.16:06:54::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.16:06:54::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.16:06:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.16:06:54::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.16:06:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.16:06:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWReader::No isolation master present  
TRACE::2023-07-13.16:06:54::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.16:06:54::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.16:06:54::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.16:06:54::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-07-13.16:06:54::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-07-13.16:06:54::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.16:06:54::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.16:06:54::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.16:06:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.16:06:54::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.16:06:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.16:06:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWReader::No isolation master present  
TRACE::2023-07-13.16:06:54::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.16:06:54::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.16:06:54::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.16:06:54::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:54::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-07-13.16:06:54::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.16:06:54::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.16:06:54::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.16:06:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.16:06:54::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.16:06:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.16:06:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:54::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWReader::No isolation master present  
TRACE::2023-07-13.16:06:54::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-13.16:06:54::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-07-13.16:06:54::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-07-13.16:06:54::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:54::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:54::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:54::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:54::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:54::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:54::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_2
TRACE::2023-07-13.16:06:54::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-13.16:06:55::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-13.16:06:55::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-13.16:06:55::SCWMssOS::Commit changes completed.
TRACE::2023-07-13.16:06:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-13.16:06:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:06:55::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:06:55::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:06:55::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:06:55::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:06:55::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:06:55::SCWReader::No isolation master present  
LOG::2023-07-13.16:16:38::SCWPlatform::Started generating the artifacts platform RFSoC_IP06_07_plt
TRACE::2023-07-13.16:16:38::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-13.16:16:38::SCWPlatform::Started generating the artifacts for system configuration RFSoC_IP06_07_plt
LOG::2023-07-13.16:16:38::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2023-07-13.16:16:38::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2023-07-13.16:16:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-13.16:16:38::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2023-07-13.16:16:38::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:16:38::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:16:38::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:16:38::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:16:38::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:16:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:16:38::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:16:38::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:16:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:16:38::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:16:38::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:16:38::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-07-13.16:16:38::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-07-13.16:16:38::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-13.16:16:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-13.16:16:38::SCWBDomain::System Command Ran  E:&  cd  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl& make -C  zynqmp_fsbl_bsp & make 
TRACE::2023-07-13.16:16:39::SCWBDomain::make: Entering directory 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2023-07-13.16:16:39::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-07-13.16:16:39::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.16:16:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:16:39::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.16:16:39::SCWBDomain::cts"

TRACE::2023-07-13.16:16:39::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.16:16:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:16:39::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.16:16:39::SCWBDomain::jects"

TRACE::2023-07-13.16:16:39::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.16:16:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:16:39::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.16:16:39::SCWBDomain::jects"

TRACE::2023-07-13.16:16:39::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.16:16:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-13.16:16:39::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2023-07-13.16:16:39::SCWBDomain::t-lto-objects"

TRACE::2023-07-13.16:16:39::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.16:16:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.16:16:39::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2023-07-13.16:16:39::SCWBDomain::lto-objects"

TRACE::2023-07-13.16:16:39::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.16:16:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:16:39::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.16:16:39::SCWBDomain::ects"

TRACE::2023-07-13.16:16:39::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.16:16:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:16:39::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.16:16:39::SCWBDomain::jects"

TRACE::2023-07-13.16:16:39::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.16:16:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:16:39::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.16:16:39::SCWBDomain::cts"

TRACE::2023-07-13.16:16:39::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.16:16:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:16:39::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.16:16:39::SCWBDomain::jects"

TRACE::2023-07-13.16:16:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.16:16:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:16:40::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.16:16:40::SCWBDomain::ects"

TRACE::2023-07-13.16:16:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.16:16:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:16:40::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.16:16:40::SCWBDomain::ects"

TRACE::2023-07-13.16:16:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.16:16:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:16:40::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.16:16:40::SCWBDomain::ects"

TRACE::2023-07-13.16:16:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.16:16:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.16:16:40::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2023-07-13.16:16:40::SCWBDomain::bjects"

TRACE::2023-07-13.16:16:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.16:16:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:16:40::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.16:16:40::SCWBDomain::jects"

TRACE::2023-07-13.16:16:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.16:16:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.16:16:42::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2023-07-13.16:16:42::SCWBDomain::bjects"

TRACE::2023-07-13.16:16:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.16:16:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:16:42::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.16:16:42::SCWBDomain::jects"

TRACE::2023-07-13.16:16:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.16:16:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:16:42::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.16:16:42::SCWBDomain::ts"

TRACE::2023-07-13.16:16:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.16:16:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:16:42::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.16:16:42::SCWBDomain::jects"

TRACE::2023-07-13.16:16:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.16:16:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:16:42::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.16:16:42::SCWBDomain::ects"

TRACE::2023-07-13.16:16:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.16:16:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:16:42::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.16:16:42::SCWBDomain::cts"

TRACE::2023-07-13.16:16:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.16:16:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.16:16:42::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2023-07-13.16:16:42::SCWBDomain::-objects"

TRACE::2023-07-13.16:16:43::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.16:16:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.16:16:43::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2023-07-13.16:16:43::SCWBDomain::objects"

TRACE::2023-07-13.16:16:43::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.16:16:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:16:43::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.16:16:43::SCWBDomain::ects"

TRACE::2023-07-13.16:16:43::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.16:16:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:16:43::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.16:16:43::SCWBDomain::jects"

TRACE::2023-07-13.16:16:43::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.16:16:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:16:43::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.16:16:43::SCWBDomain::ects"

TRACE::2023-07-13.16:16:44::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.16:16:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.16:16:44::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2023-07-13.16:16:44::SCWBDomain::lto-objects"

TRACE::2023-07-13.16:16:44::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.16:16:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:16:44::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.16:16:44::SCWBDomain::cts"

TRACE::2023-07-13.16:16:44::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src"

TRACE::2023-07-13.16:16:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:16:44::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.16:16:44::SCWBDomain::ects"

TRACE::2023-07-13.16:16:44::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.16:16:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:16:44::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.16:16:44::SCWBDomain::cts"

TRACE::2023-07-13.16:16:44::SCWBDomain::"Include files for this library have already been copied."

TRACE::2023-07-13.16:16:44::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.16:16:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.16:16:44::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2023-07-13.16:16:44::SCWBDomain::objects"

TRACE::2023-07-13.16:16:44::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.16:16:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:16:44::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.16:16:44::SCWBDomain::cts"

TRACE::2023-07-13.16:16:44::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.16:16:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.16:16:44::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-13.16:16:44::SCWBDomain::"

TRACE::2023-07-13.16:16:44::SCWBDomain::"Compiling avbuf"

TRACE::2023-07-13.16:16:45::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.16:16:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.16:16:45::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-13.16:16:45::SCWBDomain::"

TRACE::2023-07-13.16:16:45::SCWBDomain::"Compiling dpdma"

TRACE::2023-07-13.16:16:46::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.16:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:16:46::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.16:16:46::SCWBDomain::cts"

TRACE::2023-07-13.16:16:49::SCWBDomain::[100%] Built target metal-static

TRACE::2023-07-13.16:16:49::SCWBDomain::Install the project...

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Install configuration: "Debug"

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2023-07-13.16:16:49::SCWBDomain::-- Up-to-date: ../../../lib/libmetal.a

TRACE::2023-07-13.16:16:49::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.16:16:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:16:49::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.16:16:49::SCWBDomain::ts"

TRACE::2023-07-13.16:16:49::SCWBDomain::"Compiling lwip src and adapter files"

TRACE::2023-07-13.16:16:50::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.16:16:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.16:16:50::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-13.16:16:50::SCWBDomain::"

TRACE::2023-07-13.16:16:50::SCWBDomain::"Compiling xilpm library"

TRACE::2023-07-13.16:16:50::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.16:16:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:16:50::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.16:16:50::SCWBDomain::ects"

TRACE::2023-07-13.16:16:50::SCWBDomain::"Compiling XilSecure Library"

TRACE::2023-07-13.16:16:50::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-07-13.16:16:50::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2023-07-13.16:16:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.16:16:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:16:50::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.16:16:50::SCWBDomain::cts"

TRACE::2023-07-13.16:16:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.16:16:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:16:50::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.16:16:50::SCWBDomain::jects"

TRACE::2023-07-13.16:16:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.16:16:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:16:50::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.16:16:50::SCWBDomain::jects"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-13.16:16:51::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2023-07-13.16:16:51::SCWBDomain::t-lto-objects"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.16:16:51::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2023-07-13.16:16:51::SCWBDomain::lto-objects"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:16:51::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.16:16:51::SCWBDomain::ects"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:16:51::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.16:16:51::SCWBDomain::jects"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:16:51::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.16:16:51::SCWBDomain::cts"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:16:51::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.16:16:51::SCWBDomain::jects"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:16:51::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.16:16:51::SCWBDomain::ects"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:16:51::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.16:16:51::SCWBDomain::ects"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:16:51::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.16:16:51::SCWBDomain::ects"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.16:16:51::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2023-07-13.16:16:51::SCWBDomain::bjects"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:16:51::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.16:16:51::SCWBDomain::jects"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.16:16:51::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2023-07-13.16:16:51::SCWBDomain::bjects"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:16:51::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.16:16:51::SCWBDomain::jects"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:16:51::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.16:16:51::SCWBDomain::ts"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:16:51::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.16:16:51::SCWBDomain::jects"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:16:51::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.16:16:51::SCWBDomain::ects"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:16:51::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.16:16:51::SCWBDomain::cts"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.16:16:51::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2023-07-13.16:16:51::SCWBDomain::-objects"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.16:16:51::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2023-07-13.16:16:51::SCWBDomain::objects"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:16:51::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.16:16:51::SCWBDomain::ects"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:16:51::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.16:16:51::SCWBDomain::ects"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.16:16:51::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2023-07-13.16:16:51::SCWBDomain::lto-objects"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:16:51::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.16:16:51::SCWBDomain::cts"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:16:51::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.16:16:51::SCWBDomain::jects"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:16:51::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.16:16:51::SCWBDomain::ects"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:16:51::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.16:16:51::SCWBDomain::cts"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.16:16:51::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2023-07-13.16:16:51::SCWBDomain::objects"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.16:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:16:51::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.16:16:51::SCWBDomain::cts"

TRACE::2023-07-13.16:16:51::SCWBDomain::"Include files for this library have already been copied."

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:16:52::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.16:16:52::SCWBDomain::ts"

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:16:52::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.16:16:52::SCWBDomain::ts"

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2023-07-13.16:16:52::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2023-07-13.16:16:52::SCWBDomain::to-objects"

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.16:16:52::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2023-07-13.16:16:52::SCWBDomain::-objects"

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:16:52::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.16:16:52::SCWBDomain::s"

TRACE::2023-07-13.16:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:16:52::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.16:16:52::SCWBDomain::ts"

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:16:52::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.16:16:52::SCWBDomain::ts"

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:16:52::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.16:16:52::SCWBDomain::s"

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:16:52::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.16:16:52::SCWBDomain::s"

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:16:52::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.16:16:52::SCWBDomain::s"

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:16:52::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-07-13.16:16:52::SCWBDomain::cts"

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:16:52::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.16:16:52::SCWBDomain::ts"

TRACE::2023-07-13.16:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2023-07-13.16:16:52::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2023-07-13.16:16:52::SCWBDomain::

TRACE::2023-07-13.16:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:16:52::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.16:16:52::SCWBDomain::ts"

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:16:52::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.16:16:52::SCWBDomain::s"

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.16:16:52::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-13.16:16:52::SCWBDomain::"

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:16:52::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-07-13.16:16:52::SCWBDomain::jects"

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:16:52::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-07-13.16:16:52::SCWBDomain::ects"

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:16:52::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.16:16:52::SCWBDomain::s"

TRACE::2023-07-13.16:16:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.16:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:16:52::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-07-13.16:16:52::SCWBDomain::ts"

TRACE::2023-07-13.16:16:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:16:53::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.16:16:53::SCWBDomain::s"

TRACE::2023-07-13.16:16:53::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.16:16:53::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.16:16:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.16:16:53::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-13.16:16:53::SCWBDomain::"

TRACE::2023-07-13.16:16:53::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_4/src"

TRACE::2023-07-13.16:16:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.16:16:53::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2023-07-13.16:16:53::SCWBDomain::-objects"

TRACE::2023-07-13.16:16:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:16:53::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-07-13.16:16:53::SCWBDomain::s"

TRACE::2023-07-13.16:16:53::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.16:16:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.16:16:53::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-07-13.16:16:53::SCWBDomain::"

TRACE::2023-07-13.16:16:55::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-07-13.16:16:55::SCWBDomain::make --no-print-directory archive

TRACE::2023-07-13.16:16:55::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrfdc_mb.o psu_cort
TRACE::2023-07-13.16:16:55::SCWBDomain::exa53_0/lib/xrfdc_clock.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xwdtps.o psu_c
TRACE::2023-07-13.16:16:55::SCWBDomain::ortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xil_sleepti
TRACE::2023-07-13.16:16:55::SCWBDomain::mer.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xclockps_mux.o psu_cort
TRACE::2023-07-13.16:16:55::SCWBDomain::exa53_0/lib/xemacps_hw.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xttcps_sinit.o psu_co
TRACE::2023-07-13.16:16:55::SCWBDomain::rtexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/close.o psu_cor
TRACE::2023-07-13.16:16:55::SCWBDomain::texa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xrfdc.o psu_c
TRACE::2023-07-13.16:16:55::SCWBDomain::ortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/
TRACE::2023-07-13.16:16:55::SCWBDomain::lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xclockps_fi
TRACE::2023-07-13.16:16:55::SCWBDomain::xedfactor.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xzdma_g.o psu_cortex
TRACE::2023-07-13.16:16:55::SCWBDomain::a53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xclockps_gate.o psu_co
TRACE::2023-07-13.16:16:55::SCWBDomain::rtexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/_exit.
TRACE::2023-07-13.16:16:55::SCWBDomain::o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xua
TRACE::2023-07-13.16:16:55::SCWBDomain::rtps_g.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/li
TRACE::2023-07-13.16:16:55::SCWBDomain::b/xil_testmem.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xscu
TRACE::2023-07-13.16:16:55::SCWBDomain::gic_intr.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_
TRACE::2023-07-13.16:16:55::SCWBDomain::0/lib/translation_table.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xttcps.
TRACE::2023-07-13.16:16:55::SCWBDomain::o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xrfdc_mts.o 
TRACE::2023-07-13.16:16:55::SCWBDomain::psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xaxipmon.o 
TRACE::2023-07-13.16:16:55::SCWBDomain::psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xrtcps
TRACE::2023-07-13.16:16:55::SCWBDomain::u_g.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/
TRACE::2023-07-13.16:16:55::SCWBDomain::xrtcpsu_sinit.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/open.o psu_cortexa
TRACE::2023-07-13.16:16:55::SCWBDomain::53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xclockps_pll.
TRACE::2023-07-13.16:16:55::SCWBDomain::o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xiicps_xf
TRACE::2023-07-13.16:16:55::SCWBDomain::er.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil-crt0.o 
TRACE::2023-07-13.16:16:55::SCWBDomain::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xrfdc_intr.o 
TRACE::2023-07-13.16:16:55::SCWBDomain::psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/prin
TRACE::2023-07-13.16:16:55::SCWBDomain::t.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/li
TRACE::2023-07-13.16:16:55::SCWBDomain::b/xttcps_g.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xipipsu.
TRACE::2023-07-13.16:16:55::SCWBDomain::o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0
TRACE::2023-07-13.16:16:55::SCWBDomain::/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_
TRACE::2023-07-13.16:16:55::SCWBDomain::0/lib/xil_testio.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/xresetps_sinit.o p
TRACE::2023-07-13.16:16:55::SCWBDomain::su_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/l
TRACE::2023-07-13.16:16:55::SCWBDomain::ib/xrtcpsu.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib
TRACE::2023-07-13.16:16:55::SCWBDomain::/boot.o psu_cortexa53_0/lib/xemacps_bdring.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53
TRACE::2023-07-13.16:16:55::SCWBDomain::_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xusbps
TRACE::2023-07-13.16:16:55::SCWBDomain::u_command.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_corte
TRACE::2023-07-13.16:16:55::SCWBDomain::xa53_0/lib/putnum.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53
TRACE::2023-07-13.16:16:55::SCWBDomain::_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xscugic_selftest.o ps
TRACE::2023-07-13.16:16:55::SCWBDomain::u_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xsdps_card.o
TRACE::2023-07-13.16:16:55::SCWBDomain:: psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_sinit.
TRACE::2023-07-13.16:16:55::SCWBDomain::o psu_cortexa53_0/lib/xrfdc_g.o psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xsysmon
TRACE::2023-07-13.16:16:55::SCWBDomain::psu_selftest.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/xrfdc_sinit.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa
TRACE::2023-07-13.16:16:55::SCWBDomain::53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xrfdc_mixer.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/xscugic_g.o p
TRACE::2023-07-13.16:16:55::SCWBDomain::su_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xiicps_sinit.o

TRACE::2023-07-13.16:16:55::SCWBDomain::'Finished building libraries'

TRACE::2023-07-13.16:16:55::SCWBDomain::make: Leaving directory 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2023-07-13.16:16:55::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2023-07-13.16:16:55::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.16:16:56::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2023-07-13.16:16:56::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.16:16:56::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2023-07-13.16:16:56::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.16:16:56::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2023-07-13.16:16:56::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.16:16:56::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2023-07-13.16:16:56::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-07-13.16:16:57::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf  xfsbl_partition_load.o  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_image_header.o
TRACE::2023-07-13.16:16:57::SCWBDomain::  xfsbl_hooks.o  xfsbl_main.o  xfsbl_dfu_util.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xfsbl_s
TRACE::2023-07-13.16:16:57::SCWBDomain::d.o  xfsbl_board.o  xfsbl_misc_drivers.o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_usb.o  xfsbl_misc.o  xf
TRACE::2023-07-13.16:16:57::SCWBDomain::sbl_authentication.o  xfsbl_exit.o  xfsbl_translation_table.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffa
TRACE::2023-07-13.16:16:57::SCWBDomain::t-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--sta
TRACE::2023-07-13.16:16:57::SCWBDomain::rt-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxil,
TRACE::2023-07-13.16:16:57::SCWBDomain::-lmetal,-lgcc,-lc,--end-group -Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group                                            
TRACE::2023-07-13.16:16:57::SCWBDomain::                                                             -Wl,--start-group,-lxil,-lgcc,-lc,-lmetal,--end-group -n  -Wl,--gc
TRACE::2023-07-13.16:16:57::SCWBDomain::-sections -Lzynqmp_fsbl_bsp/psu_cortexa53_0/lib -Tlscript.ld

LOG::2023-07-13.16:17:00::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2023-07-13.16:17:00::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2023-07-13.16:17:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-13.16:17:00::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2023-07-13.16:17:00::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:17:00::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:17:00::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:17:00::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:17:00::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:17:00::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:17:00::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:17:00::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:17:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:17:00::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.16:17:00::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:17:00::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-07-13.16:17:00::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2023-07-13.16:17:00::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-13.16:17:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-13.16:17:00::SCWBDomain::System Command Ran  E:&  cd  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw& make -C  zynqmp_pmufw_bsp & make 
TRACE::2023-07-13.16:17:00::SCWBDomain::make: Entering directory 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2023-07-13.16:17:00::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-07-13.16:17:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.16:17:00::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-13.16:17:00::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-13.16:17:00::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.16:17:00::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.16:17:00::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.16:17:00::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.16:17:00::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.16:17:00::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.16:17:00::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src"

TRACE::2023-07-13.16:17:00::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-13.16:17:00::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-13.16:17:00::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.16:17:00::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-13.16:17:00::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-13.16:17:00::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.16:17:00::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.16:17:00::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.16:17:00::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.16:17:00::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-13.16:17:00::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-13.16:17:00::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.16:17:00::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.16:17:00::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.16:17:00::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.16:17:00::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-13.16:17:00::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-13.16:17:00::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.16:17:01::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-13.16:17:01::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-13.16:17:01::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.16:17:01::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-13.16:17:01::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-13.16:17:01::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.16:17:01::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-07-13.16:17:01::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2023-07-13.16:17:01::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:01::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.16:17:01::SCWBDomain::make -C psu_pmu_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.16:17:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.16:17:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:02::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.16:17:02::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-07-13.16:17:02::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2023-07-13.16:17:02::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:02::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.16:17:02::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.16:17:02::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.16:17:02::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:02::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.16:17:02::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-13.16:17:02::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-13.16:17:02::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:02::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.16:17:02::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.16:17:02::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.16:17:02::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:02::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.16:17:02::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-13.16:17:02::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-13.16:17:02::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.16:17:03::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-07-13.16:17:03::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2023-07-13.16:17:03::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.16:17:03::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-07-13.16:17:03::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-07-13.16:17:03::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.16:17:03::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-13.16:17:03::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-13.16:17:03::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.16:17:03::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.16:17:03::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.16:17:03::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.16:17:03::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-07-13.16:17:03::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-07-13.16:17:03::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.16:17:03::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-07-13.16:17:03::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2023-07-13.16:17:03::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.16:17:03::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-13.16:17:03::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-13.16:17:03::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src"

TRACE::2023-07-13.16:17:03::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.16:17:03::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.16:17:03::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.16:17:03::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-07-13.16:17:03::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-07-13.16:17:03::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src"

TRACE::2023-07-13.16:17:03::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-07-13.16:17:03::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-07-13.16:17:03::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:03::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.16:17:03::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-13.16:17:03::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-13.16:17:03::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:03::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.16:17:03::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-07-13.16:17:03::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-07-13.16:17:03::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:04::SCWBDomain::"Compiling avbuf"

TRACE::2023-07-13.16:17:04::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.16:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-07-13.16:17:04::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-07-13.16:17:04::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:04::SCWBDomain::"Compiling dpdma"

TRACE::2023-07-13.16:17:05::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.16:17:05::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-07-13.16:17:05::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-07-13.16:17:05::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:05::SCWBDomain::[100%] Built target metal-static

TRACE::2023-07-13.16:17:05::SCWBDomain::Install the project...

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Install configuration: "Debug"

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/processor/microblaze/atomic.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/processor/microblaze/cpu.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/microblaze_generic/sys.h

TRACE::2023-07-13.16:17:05::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2023-07-13.16:17:06::SCWBDomain::-- Up-to-date: ../../../lib/libmetal.a

TRACE::2023-07-13.16:17:06::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.16:17:06::SCWBDomain::make -C psu_pmu_0/libsrc/lwip211_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-07-13.16:17:06::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-07-13.16:17:06::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-07-13.16:17:06::SCWBDomain::"Compiling lwip src and adapter files"

TRACE::2023-07-13.16:17:08::SCWBDomain::make: Leaving directory 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2023-07-13.16:17:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.16:17:09::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2023-07-13.16:17:09::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-07-13.16:17:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-07-13.16:17:09::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2023-07-13.16:17:09::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-07-13.16:17:09::SCWBDomain::mb-gcc -o pmufw.elf  xpfw_mod_legacy.o  xpfw_mod_em.o  xpfw_main.o  pm_power.o  xpfw_mod_rpu.o  pm_gpp.o  pm_pll.o  pm_periph.o
TRACE::2023-07-13.16:17:09::SCWBDomain::  idle_hooks.o  xpfw_core.o  pm_clock.o  pm_extern.o  xpfw_mod_stl.o  pm_callbacks.o  pm_csudma.o  pm_node_reset.o  xpfw_rom_in
TRACE::2023-07-13.16:17:09::SCWBDomain::terface.o  xpfw_mod_rtc.o  xpfw_mod_sched.o  xpfw_util.o  xpfw_resets.o  xpfw_mod_pm.o  pm_slave.o  pm_binding.o  pm_qspi.o  xp
TRACE::2023-07-13.16:17:09::SCWBDomain::fw_xpu.o  pm_config.o  pm_core.o  pm_requirement.o  pm_notifier.o  xpfw_module.o  xpfw_restart.o  xpfw_error_manager.o  pm_mast
TRACE::2023-07-13.16:17:09::SCWBDomain::er.o  xpfw_ipi_manager.o  xpfw_mod_ultra96.o  pm_usb.o  xpfw_mod_common.o  pm_reset.o  pm_node.o  xpfw_platform.o  xpfw_mod_dap
TRACE::2023-07-13.16:17:09::SCWBDomain::.o  xpfw_crc.o  pm_proc.o  xpfw_mod_wdt.o  xpfw_user_startup.o  pm_sram.o  pm_ddr.o  pm_pinctrl.o  xpfw_events.o  xpfw_aib.o  p
TRACE::2023-07-13.16:17:09::SCWBDomain::m_gic_proxy.o  xpfw_scheduler.o  pm_system.o  pm_mmio_access.o  pm_hooks.o  xpfw_interrupts.o  xpfw_start.o -MMD -MP      -mlit
TRACE::2023-07-13.16:17:09::SCWBDomain::tle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lx
TRACE::2023-07-13.16:17:09::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,
TRACE::2023-07-13.16:17:09::SCWBDomain::--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group -Wl,-
TRACE::2023-07-13.16:17:09::SCWBDomain::-start-group,-lxil,-lmetal,-lgcc,-lc,--end-group                                                                               
TRACE::2023-07-13.16:17:09::SCWBDomain::                             -Wl,--start-group,-lxil,-lgcc,-lc,-lmetal,--end-group -nostartfiles -Wl,--no-relax -Wl,--gc-sectio
TRACE::2023-07-13.16:17:09::SCWBDomain::ns -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

ERROR::2023-07-13.16:17:09::SCWBDomain::Failed to build the  zynqmp_pmufw application.
LOG::2023-07-13.16:17:09::SCWSystem::Checking the domain standalone_domain
LOG::2023-07-13.16:17:09::SCWSystem::Not a boot domain 
LOG::2023-07-13.16:17:09::SCWSystem::Checking the domain freertos10_xilinx_psu_cortexa53_0
LOG::2023-07-13.16:17:09::SCWSystem::Not a boot domain 
LOG::2023-07-13.16:17:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-07-13.16:17:09::SCWDomain::Generating domain artifcats
TRACE::2023-07-13.16:17:09::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-13.16:17:09::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/qemu/
TRACE::2023-07-13.16:17:09::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/qemu/
TRACE::2023-07-13.16:17:09::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/standalone_domain/qemu/
TRACE::2023-07-13.16:17:09::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/standalone_domain/qemu/
TRACE::2023-07-13.16:17:09::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-13.16:17:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:17:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:17:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:17:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:17:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:17:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:17:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:17:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:17:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:17:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.16:17:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:17:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.16:17:09::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp
TRACE::2023-07-13.16:17:09::SCWMssOS::Mss edits present, copying mssfile into export location E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-07-13.16:17:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-13.16:17:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-07-13.16:17:09::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-07-13.16:17:09::SCWMssOS::doing bsp build ... 
TRACE::2023-07-13.16:17:09::SCWMssOS::System Command Ran  E: & cd  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2023-07-13.16:17:10::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-13.16:17:10::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.16:17:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:10::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:10::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.16:17:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:10::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:10::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.16:17:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:10::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:10::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.16:17:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-13.16:17:10::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:10::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.16:17:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.16:17:10::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:10::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.16:17:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:10::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:10::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.16:17:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:10::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:10::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.16:17:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:10::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:10::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.16:17:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:10::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.16:17:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:11::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.16:17:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:11::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.16:17:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:11::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.16:17:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.16:17:11::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.16:17:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:13::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.16:17:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.16:17:13::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:13::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.16:17:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:13::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:13::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.16:17:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:17:13::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:13::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.16:17:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:13::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:13::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.16:17:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:13::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:13::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.16:17:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:13::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:13::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.16:17:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.16:17:13::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:14::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.16:17:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.16:17:14::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:14::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.16:17:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:14::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:14::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.16:17:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:14::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:14::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.16:17:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:14::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:14::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.16:17:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.16:17:14::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.16:17:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:15::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.16:17:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:15::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:15::SCWMssOS::"Include files for this library have already been copied."

TRACE::2023-07-13.16:17:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.16:17:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.16:17:15::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:15::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.16:17:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:15::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:15::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.16:17:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.16:17:15::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:15::SCWMssOS::"Compiling avbuf"

TRACE::2023-07-13.16:17:16::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.16:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.16:17:16::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:16::SCWMssOS::"Compiling dpdma"

TRACE::2023-07-13.16:17:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.16:17:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:17::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:17::SCWMssOS::[100%] Built target metal-static

TRACE::2023-07-13.16:17:17::SCWMssOS::Install the project...

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Install configuration: "Debug"

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/alloc.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/assert.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/atomic.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/cache.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/compiler.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/condition.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/config.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/cpu.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/device.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/dma.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/io.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/irq.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/list.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/log.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/mutex.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/shmem.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/sleep.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/softirq.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/spinlock.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/sys.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/time.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/utilities.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/version.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2023-07-13.16:17:17::SCWMssOS::-- Up-to-date: ../../../lib/libmetal.a

TRACE::2023-07-13.16:17:18::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.16:17:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:17:18::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:18::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.16:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.16:17:19::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Compiling xilpm library"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.16:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:19::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Compiling XilSecure Library"

TRACE::2023-07-13.16:17:19::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-13.16:17:19::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.16:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:19::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.16:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:19::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.16:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:19::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.16:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-13.16:17:19::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.16:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.16:17:19::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.16:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:19::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.16:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:19::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.16:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:19::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.16:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:19::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.16:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:19::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:19::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.16:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:19::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.16:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.16:17:19::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.16:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:19::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.16:17:19::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.16:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:19::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.16:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:17:19::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.16:17:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.16:17:20::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.16:17:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:20::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:20::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.16:17:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:20::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:20::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.16:17:20::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:20::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.16:17:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.16:17:20::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:20::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.16:17:20::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.16:17:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:20::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:20::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:20::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.16:17:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:20::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:20::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.16:17:20::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.16:17:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.16:17:20::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:20::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:20::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.16:17:20::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.16:17:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:20::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.16:17:20::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:20::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.16:17:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:20::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:20::SCWMssOS::"Include files for this library have already been copied."

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:17:21::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:17:21::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2023-07-13.16:17:21::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.16:17:21::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:17:21::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:17:21::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:17:21::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:17:21::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:17:21::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:17:21::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:21::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:17:21::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2023-07-13.16:17:21::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:17:21::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:17:21::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.16:17:21::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:21::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:17:21::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:17:21::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:21::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:17:21::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.16:17:21::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.16:17:21::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.16:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.16:17:21::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:24::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-13.16:17:24::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-13.16:17:24::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrfdc_mb.o psu_cort
TRACE::2023-07-13.16:17:24::SCWMssOS::exa53_0/lib/xrfdc_clock.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xwdtps.o psu_c
TRACE::2023-07-13.16:17:24::SCWMssOS::ortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xil_sleepti
TRACE::2023-07-13.16:17:24::SCWMssOS::mer.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xclockps_mux.o psu_cort
TRACE::2023-07-13.16:17:24::SCWMssOS::exa53_0/lib/xemacps_hw.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xttcps_sinit.o psu_co
TRACE::2023-07-13.16:17:24::SCWMssOS::rtexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/close.o psu_cor
TRACE::2023-07-13.16:17:24::SCWMssOS::texa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xrfdc.o psu_c
TRACE::2023-07-13.16:17:24::SCWMssOS::ortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/x
TRACE::2023-07-13.16:17:24::SCWMssOS::usbpsu_controltransfers.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xuartps
TRACE::2023-07-13.16:17:24::SCWMssOS::_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_
TRACE::2023-07-13.16:17:24::SCWMssOS::0/lib/xil_printf.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa5
TRACE::2023-07-13.16:17:24::SCWMssOS::3_0/lib/xiicps_options.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/fcntl.o psu_corte
TRACE::2023-07-13.16:17:24::SCWMssOS::xa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/lseek.o ps
TRACE::2023-07-13.16:17:24::SCWMssOS::u_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xii
TRACE::2023-07-13.16:17:24::SCWMssOS::cps_hw.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xipipsu_
TRACE::2023-07-13.16:17:24::SCWMssOS::g.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53
TRACE::2023-07-13.16:17:24::SCWMssOS::_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xiicps.o psu_cort
TRACE::2023-07-13.16:17:24::SCWMssOS::exa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xrfdc_mts.o psu_cortexa53_0/lib/xiicps_master.o psu
TRACE::2023-07-13.16:17:24::SCWMssOS::_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xvidc_edid_ext.o ps
TRACE::2023-07-13.16:17:24::SCWMssOS::u_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xil_exception
TRACE::2023-07-13.16:17:24::SCWMssOS::.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xsy
TRACE::2023-07-13.16:17:24::SCWMssOS::smonpsu_g.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/l
TRACE::2023-07-13.16:17:24::SCWMssOS::ib/xil_assert.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xzdma.o psu_corte
TRACE::2023-07-13.16:17:24::SCWMssOS::xa53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xscugic_hw.o p
TRACE::2023-07-13.16:17:24::SCWMssOS::su_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/cpputest_time.o psu
TRACE::2023-07-13.16:17:24::SCWMssOS::_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xrfdc_intr.o psu_cortexa53_0/lib/outbyte.o psu_corte
TRACE::2023-07-13.16:17:24::SCWMssOS::xa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xzdma_sinit.o p
TRACE::2023-07-13.16:17:24::SCWMssOS::su_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xclock
TRACE::2023-07-13.16:17:24::SCWMssOS::ps_sinit.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xqspipsu_g.o psu_
TRACE::2023-07-13.16:17:24::SCWMssOS::cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/l
TRACE::2023-07-13.16:17:24::SCWMssOS::ib/getpid.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/
TRACE::2023-07-13.16:17:24::SCWMssOS::xusbpsu_ep0handler.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xqspipsu_control.o p
TRACE::2023-07-13.16:17:24::SCWMssOS::su_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xiicps
TRACE::2023-07-13.16:17:24::SCWMssOS::_g.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/xemacps_bdr
TRACE::2023-07-13.16:17:24::SCWMssOS::ing.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53
TRACE::2023-07-13.16:17:24::SCWMssOS::_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xgpiops
TRACE::2023-07-13.16:17:24::SCWMssOS::_intr.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib
TRACE::2023-07-13.16:17:24::SCWMssOS::/xuartps_hw.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/x
TRACE::2023-07-13.16:17:24::SCWMssOS::zdma_intr.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xil_util.o psu_cortex
TRACE::2023-07-13.16:17:24::SCWMssOS::a53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xgpiops_hw.o psu_c
TRACE::2023-07-13.16:17:24::SCWMssOS::ortexa53_0/lib/fstat.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xrfdc_g.o psu_cor
TRACE::2023-07-13.16:17:24::SCWMssOS::texa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/asm_
TRACE::2023-07-13.16:17:24::SCWMssOS::vectors.o psu_cortexa53_0/lib/xrfdc_sinit.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa
TRACE::2023-07-13.16:17:24::SCWMssOS::53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xrfdc_mixer.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/xscugic_g.o p
TRACE::2023-07-13.16:17:24::SCWMssOS::su_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xiicps_sinit.o

TRACE::2023-07-13.16:17:25::SCWMssOS::'Finished building libraries'

TRACE::2023-07-13.16:17:25::SCWMssOS::Copying to export directory.
TRACE::2023-07-13.16:17:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-13.16:17:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-13.16:17:26::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-07-13.16:17:26::SCWSystem::Started Processing the domain freertos10_xilinx_psu_cortexa53_0
TRACE::2023-07-13.16:17:26::SCWDomain::Generating domain artifcats
TRACE::2023-07-13.16:17:26::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-13.16:17:26::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-07-13.16:17:26::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-07-13.16:17:26::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-13.16:17:26::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:17:26::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:17:26::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:17:26::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw
TRACE::2023-07-13.16:17:26::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-07-13.16:17:26::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-07-13.16:17:26::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-07-13.16:17:26::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-07-13.16:17:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-13.16:17:26::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:17:26::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_2||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-07-13.16:17:26::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:17:26::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp
TRACE::2023-07-13.16:17:26::SCWMssOS::Mss edits present, copying mssfile into export location E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-07-13.16:17:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-13.16:17:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-07-13.16:17:26::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_psu_cortexa53_0
TRACE::2023-07-13.16:17:26::SCWMssOS::doing bsp build ... 
TRACE::2023-07-13.16:17:26::SCWMssOS::System Command Ran  E: & cd  E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE4/RFSoC_IP06_07_plt/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp & make 
TRACE::2023-07-13.16:17:27::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-13.16:17:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.16:17:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:27::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.16:17:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:27::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.16:17:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:27::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.16:17:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-13.16:17:27::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.16:17:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.16:17:27::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.16:17:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:27::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.16:17:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:27::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.16:17:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:27::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.16:17:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:27::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2023-07-13.16:17:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2023-07-13.16:17:28::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:28::SCWMssOS::"include"

TRACE::2023-07-13.16:17:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.16:17:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:28::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.16:17:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:29::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.16:17:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:29::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.16:17:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.16:17:29::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.16:17:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:29::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.16:17:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.16:17:30::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.16:17:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:31::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.16:17:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:17:31::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.16:17:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:31::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.16:17:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:31::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.16:17:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:31::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.16:17:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.16:17:31::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.16:17:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:31::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.16:17:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:31::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:32::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.16:17:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:32::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:32::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.16:17:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.16:17:32::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:32::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.16:17:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:32::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:32::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.16:17:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:32::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:32::SCWMssOS::"Include files for this library have already been copied."

TRACE::2023-07-13.16:17:32::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.16:17:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.16:17:32::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:32::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.16:17:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:32::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:32::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.16:17:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.16:17:32::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:32::SCWMssOS::"Compiling avbuf"

TRACE::2023-07-13.16:17:33::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.16:17:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.16:17:33::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:33::SCWMssOS::"Compiling dpdma"

TRACE::2023-07-13.16:17:34::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.16:17:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:34::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:37::SCWMssOS::[100%] Built target metal-static

TRACE::2023-07-13.16:17:37::SCWMssOS::Install the project...

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Install configuration: "Debug"

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/alloc.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/assert.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/atomic.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/cache.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/compiler.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/condition.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/config.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/cpu.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/device.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/dma.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/io.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/irq.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/list.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/log.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/mutex.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/shmem.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/sleep.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/softirq.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/spinlock.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/sys.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/time.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/utilities.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/version.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/alloc.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/assert.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/cache.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/condition.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/io.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/irq.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/log.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/mutex.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/sleep.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/sys.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/zynqmp_a53/sys.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Installing: ../../../include/metal/system/freertos/xlnx_common/sys.h

TRACE::2023-07-13.16:17:37::SCWMssOS::-- Up-to-date: ../../../lib/libmetal.a

TRACE::2023-07-13.16:17:37::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.16:17:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:17:37::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:38::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2023-07-13.16:17:38::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.16:17:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.16:17:38::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Compiling xilpm library"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:39::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Compiling XilSecure Library"

TRACE::2023-07-13.16:17:39::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-13.16:17:39::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:39::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:39::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:39::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-07-13.16:17:39::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.16:17:39::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:39::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:39::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:39::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:39::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/freertos10_xilinx_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2023-07-13.16:17:39::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:39::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:39::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:39::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.16:17:39::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:39::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-07-13.16:17:39::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:39::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:39::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:17:39::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:39::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:39::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::"include"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.16:17:39::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:39::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-07-13.16:17:39::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:39::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-07-13.16:17:39::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.16:17:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:39::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-07-13.16:17:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:40::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-07-13.16:17:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.16:17:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-07-13.16:17:40::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:40::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:40::SCWMssOS::"Include files for this library have already been copied."

TRACE::2023-07-13.16:17:40::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-07-13.16:17:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:17:40::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:40::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-07-13.16:17:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:17:40::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:40::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-13.16:17:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2023-07-13.16:17:40::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:40::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.16:17:41::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:17:41::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:17:41::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:17:41::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/freertos10_xilinx_v1_7/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/freertos10_xilinx_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2023-07-13.16:17:41::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:17:41::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:17:41::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-07-13.16:17:41::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:17:41::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:17:41::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2023-07-13.16:17:41::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:17:41::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:17:41::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.16:17:41::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-07-13.16:17:41::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:17:41::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-07-13.16:17:41::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-07-13.16:17:41::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.16:17:41::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-07-13.16:17:41::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-07-13.16:17:41::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-07-13.16:17:44::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-13.16:17:44::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-13.16:17:44::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrfdc_mb.o psu_cort
TRACE::2023-07-13.16:17:44::SCWMssOS::exa53_0/lib/xrfdc_clock.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xwdtps.o psu_c
TRACE::2023-07-13.16:17:44::SCWMssOS::ortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xil_sleepti
TRACE::2023-07-13.16:17:44::SCWMssOS::mer.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xclockps_mux.o psu_cort
TRACE::2023-07-13.16:17:44::SCWMssOS::exa53_0/lib/xemacps_hw.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xttcps_sinit.o psu_co
TRACE::2023-07-13.16:17:44::SCWMssOS::rtexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/close.o psu_cor
TRACE::2023-07-13.16:17:44::SCWMssOS::texa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xrfdc.o psu_c
TRACE::2023-07-13.16:17:44::SCWMssOS::ortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/x
TRACE::2023-07-13.16:17:44::SCWMssOS::usbpsu_controltransfers.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xuartps
TRACE::2023-07-13.16:17:44::SCWMssOS::_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_
TRACE::2023-07-13.16:17:44::SCWMssOS::0/lib/xil_printf.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa5
TRACE::2023-07-13.16:17:44::SCWMssOS::3_0/lib/xiicps_options.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/fcntl.o psu_corte
TRACE::2023-07-13.16:17:44::SCWMssOS::xa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/lseek.o ps
TRACE::2023-07-13.16:17:44::SCWMssOS::u_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xii
TRACE::2023-07-13.16:17:44::SCWMssOS::cps_hw.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xqs
TRACE::2023-07-13.16:17:44::SCWMssOS::pipsu_hw.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_
TRACE::2023-07-13.16:17:44::SCWMssOS::cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/_sbrk.o psu_cor
TRACE::2023-07-13.16:17:44::SCWMssOS::texa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xrfdc_mts.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xsdps_g.o 
TRACE::2023-07-13.16:17:44::SCWMssOS::psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xsdps_sin
TRACE::2023-07-13.16:17:44::SCWMssOS::it.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/sbrk
TRACE::2023-07-13.16:17:44::SCWMssOS::.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0
TRACE::2023-07-13.16:17:44::SCWMssOS::/lib/xemacps_control.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa
TRACE::2023-07-13.16:17:44::SCWMssOS::53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xemacps_intr.o p
TRACE::2023-07-13.16:17:44::SCWMssOS::su_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xuartps.
TRACE::2023-07-13.16:17:44::SCWMssOS::o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/xil_mem.o 
TRACE::2023-07-13.16:17:44::SCWMssOS::psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xrfdc_intr.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/xttcps_options.o
TRACE::2023-07-13.16:17:44::SCWMssOS:: psu_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortexa53_0/lib/read.o p
TRACE::2023-07-13.16:17:44::SCWMssOS::su_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/in
TRACE::2023-07-13.16:17:44::SCWMssOS::itialise_monitor_handles.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xusbpsu_endpoint.
TRACE::2023-07-13.16:17:44::SCWMssOS::o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/
TRACE::2023-07-13.16:17:44::SCWMssOS::xil_cache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/unlink.o psu_cortexa5
TRACE::2023-07-13.16:17:44::SCWMssOS::3_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xcs
TRACE::2023-07-13.16:17:44::SCWMssOS::udma_g.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/w
TRACE::2023-07-13.16:17:44::SCWMssOS::rite.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/xemacps_bdring.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/l
TRACE::2023-07-13.16:17:44::SCWMssOS::ib/xcsudma.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleepcommon.o 
TRACE::2023-07-13.16:17:44::SCWMssOS::psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/li
TRACE::2023-07-13.16:17:44::SCWMssOS::b/xusbpsu_intr.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/li
TRACE::2023-07-13.16:17:44::SCWMssOS::b/xclockps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0
TRACE::2023-07-13.16:17:44::SCWMssOS::/lib/xscugic_selftest.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xqspipsu.o psu_co
TRACE::2023-07-13.16:17:44::SCWMssOS::rtexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xgpiops_hw.o psu_c
TRACE::2023-07-13.16:17:44::SCWMssOS::ortexa53_0/lib/fstat.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xrfdc_g.o psu_cor
TRACE::2023-07-13.16:17:44::SCWMssOS::texa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xrfd
TRACE::2023-07-13.16:17:44::SCWMssOS::c_sinit.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xil_clocking.o psu_cortex
TRACE::2023-07-13.16:17:44::SCWMssOS::a53_0/lib/xrfdc_mixer.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/isatty.o psu_co
TRACE::2023-07-13.16:17:44::SCWMssOS::rtexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xiicps_sinit.o

TRACE::2023-07-13.16:17:44::SCWMssOS::'Finished building libraries'

TRACE::2023-07-13.16:17:45::SCWMssOS::Copying to export directory.
TRACE::2023-07-13.16:17:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-13.16:17:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-13.16:17:47::SCWSystem::Completed Processing the domain freertos10_xilinx_psu_cortexa53_0
LOG::2023-07-13.16:17:47::SCWSystem::Completed Processing the sysconfig RFSoC_IP06_07_plt
