
---------- Begin Simulation Statistics ----------
final_tick                                65173593500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 497847                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685720                       # Number of bytes of host memory used
host_op_rate                                   544771                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   200.88                       # Real time elapsed on the host
host_tick_rate                              324445421                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.065174                       # Number of seconds simulated
sim_ticks                                 65173593500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.088163                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8691541                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9866866                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            142503                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16342550                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300025                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434104                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           134079                       # Number of indirect misses.
system.cpu.branchPred.lookups                20405413                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050671                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1038                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.303472                       # CPI: cycles per instruction
system.cpu.discardedOps                        690944                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49596767                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17142189                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9894437                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        13959959                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.767182                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        130347187                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       116387228                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69164                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          170                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       719424                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1440263                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            438                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  65173593500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25996                       # Transaction distribution
system.membus.trans_dist::CleanEvict              186                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4170                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       112146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 112146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4414592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4414592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             42982                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   42982    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               42982                       # Request fanout histogram
system.membus.respLayer1.occupancy          230022500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           182837000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  65173593500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            682030                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        74894                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       668513                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2620                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38812                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38812                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        668912                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13119                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2006336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       154769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2161105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     85595136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6453056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               92048192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           26607                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1663744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           747450                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000824                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028882                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 746838     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    608      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             747450                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1437542500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          77898995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1003366999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  65173593500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               668401                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 9454                       # number of demand (read+write) hits
system.l2.demand_hits::total                   677855                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              668401                       # number of overall hits
system.l2.overall_hits::.cpu.data                9454                       # number of overall hits
system.l2.overall_hits::total                  677855                       # number of overall hits
system.l2.demand_misses::.cpu.inst                511                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42477                       # number of demand (read+write) misses
system.l2.demand_misses::total                  42988                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               511                       # number of overall misses
system.l2.overall_misses::.cpu.data             42477                       # number of overall misses
system.l2.overall_misses::total                 42988                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39212000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3525474000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3564686000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39212000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3525474000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3564686000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           668912                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            51931                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               720843                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          668912                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           51931                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              720843                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000764                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.817951                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059636                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000764                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.817951                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059636                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76735.812133                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82997.245568                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82922.815669                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76735.812133                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82997.245568                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82922.815669                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               25996                       # number of writebacks
system.l2.writebacks::total                     25996                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             42982                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            42982                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34047500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3100427000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3134474500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34047500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3100427000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3134474500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.817854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059627                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.817854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059627                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66759.803922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72999.317197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72925.282676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66759.803922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72999.317197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72925.282676                       # average overall mshr miss latency
system.l2.replacements                          26607                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        48898                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            48898                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        48898                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        48898                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       668355                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           668355                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       668355                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       668355                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3194362500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3194362500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82303.475729                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82303.475729                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2806242500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2806242500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72303.475729                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72303.475729                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         668401                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             668401                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39212000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39212000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       668912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         668912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000764                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000764                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76735.812133                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76735.812133                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34047500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34047500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66759.803922                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66759.803922                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9454                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9454                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3665                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3665                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    331111500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    331111500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        13119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.279366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.279366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90344.201910                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90344.201910                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3660                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3660                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    294184500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    294184500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.278985                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.278985                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80378.278689                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80378.278689                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  65173593500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15548.327030                       # Cycle average of tags in use
system.l2.tags.total_refs                     1440074                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     42991                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.497104                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.099718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        73.640687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15470.586626                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.944250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.948995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11893                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11563735                       # Number of tag accesses
system.l2.tags.data_accesses                 11563735                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  65173593500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2718208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2750848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1663744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1663744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           42472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               42982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        25996                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25996                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            500816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41707198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              42208015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       500816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           500816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       25527885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25527885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       25527885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           500816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41707198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             67735900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     25996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001821304500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1449                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1449                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              128400                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24543                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       42982                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25996                       # Number of write requests accepted
system.mem_ctrls.readBursts                     42982                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25996                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1625                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    563160250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  214875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1368941500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13104.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31854.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    26701                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   19393                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 42982                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25996                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   41728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.086597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.912104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   185.980155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8397     36.74%     36.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9319     40.78%     77.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2467     10.80%     88.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          790      3.46%     91.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          932      4.08%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          247      1.08%     96.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          205      0.90%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          179      0.78%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          317      1.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22853                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1449                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.652864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.555638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    374.575460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1446     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1449                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.924776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.914658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.588096                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              101      6.97%      6.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.41%      7.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1243     85.78%     93.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               99      6.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1449                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2750400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1662272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2750848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1663744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        42.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     42.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   65172927000                       # Total gap between requests
system.mem_ctrls.avgGap                     944836.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2717760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1662272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 500816.331387343234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41700324.534046135843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 25505299.166908755898                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          510                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        42472                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        25996                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13165750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1355775750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1397546879250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25815.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31921.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  53760073.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             81224640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             43171920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           153788460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           67823460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5144536800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16571835720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11071429920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        33133810920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.393187                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  28618101000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2176200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  34379292500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             81952920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             43555215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           153053040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           67755600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5144536800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16323519210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11280538560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        33094911345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        507.796326                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29165979250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2176200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  33831414250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     65173593500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  65173593500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27660849                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27660849                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27660849                       # number of overall hits
system.cpu.icache.overall_hits::total        27660849                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       668912                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         668912                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       668912                       # number of overall misses
system.cpu.icache.overall_misses::total        668912                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   8729864500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8729864500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   8729864500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8729864500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28329761                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28329761                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28329761                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28329761                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023612                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023612                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023612                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023612                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13050.841516                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13050.841516                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13050.841516                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13050.841516                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       668513                       # number of writebacks
system.cpu.icache.writebacks::total            668513                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       668912                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       668912                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       668912                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       668912                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8060953500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8060953500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8060953500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8060953500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023612                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023612                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023612                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023612                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12050.843011                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12050.843011                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12050.843011                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12050.843011                       # average overall mshr miss latency
system.cpu.icache.replacements                 668513                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27660849                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27660849                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       668912                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        668912                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   8729864500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8729864500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28329761                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28329761                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023612                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023612                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13050.841516                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13050.841516                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       668912                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       668912                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8060953500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8060953500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023612                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023612                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12050.843011                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12050.843011                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  65173593500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           397.678697                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28329760                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            668911                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.352062                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   397.678697                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.776716                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.776716                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57328433                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57328433                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  65173593500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65173593500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  65173593500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35661602                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35661602                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35664933                       # number of overall hits
system.cpu.dcache.overall_hits::total        35664933                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        70373                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          70373                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        70403                       # number of overall misses
system.cpu.dcache.overall_misses::total         70403                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4883592500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4883592500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4883592500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4883592500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35731975                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35731975                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35735336                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35735336                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001969                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001969                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001970                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001970                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69395.826524                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69395.826524                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69366.255699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69366.255699                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        48898                       # number of writebacks
system.cpu.dcache.writebacks::total             48898                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18466                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18466                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18466                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18466                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        51907                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        51907                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        51931                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        51931                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3701346500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3701346500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3702649500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3702649500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001453                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001453                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001453                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001453                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71307.270696                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71307.270696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71299.406905                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71299.406905                       # average overall mshr miss latency
system.cpu.dcache.replacements                  50907                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21462185                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21462185                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15039                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15039                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    498932500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    498932500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21477224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21477224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33175.909302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33175.909302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1944                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1944                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13095                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13095                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    448766000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    448766000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000610                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000610                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34270.026728                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34270.026728                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14199417                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14199417                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55334                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55334                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4384660000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4384660000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79239.888676                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79239.888676                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3252580500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3252580500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83803.475729                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83803.475729                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3331                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3331                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008926                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008926                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1303000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1303000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.007141                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007141                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 54291.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 54291.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  65173593500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.883383                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35895028                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             51931                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            691.206177                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.883383                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          494                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          419                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           70                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         143705931                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        143705931                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  65173593500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65173593500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
