****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP1
Date   : Thu Dec 15 10:09:49 2022
****************************************


  Startpoint: inp[0] (input port clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  inp[0] (in)                             0.000      0.000 f
  U225/Y (INVX1)                       595484.000 595484.000 r
  U218/Y (AND2X1)                      1886656.000
                                                  2482140.000 r
  U219/Y (INVX1)                       709556.000 3191696.000 f
  U203/Y (AND2X1)                      2037096.000
                                                  5228792.000 f
  U230/Y (NAND2X1)                     859780.000 6088572.000 r
  U194/Y (AND2X1)                      2169724.000
                                                  8258296.000 r
  U195/Y (INVX1)                       721160.000 8979456.000 f
  U158/Y (AND2X1)                      2458084.000
                                                  11437540.000 f
  U159/Y (INVX1)                       -1175004.000
                                                  10262536.000 r
  U231/Y (NAND2X1)                     1050604.000
                                                  11313140.000 f
  U178/Y (AND2X1)                      2046604.000
                                                  13359744.000 f
  U150/Y (AND2X1)                      2051604.000
                                                  15411348.000 f
  U151/Y (INVX1)                       -1174124.000
                                                  14237224.000 r
  U233/Y (NAND2X1)                     1052720.000
                                                  15289944.000 f
  U85/Y (XNOR2X1)                      6608690.000
                                                  21898634.000 f
  U86/Y (INVX1)                        -1205300.000
                                                  20693334.000 r
  U95/Y (AND2X1)                       2198886.000
                                                  22892220.000 r
  U96/Y (INVX1)                        707870.000 23600090.000 f
  U94/Y (NAND2X1)                      1285772.000
                                                  24885862.000 r
  U207/Y (AND2X1)                      1818754.000
                                                  26704616.000 r
  U208/Y (INVX1)                       708602.000 27413218.000 f
  U81/Y (OR2X1)                        2316138.000
                                                  29729356.000 f
  U82/Y (INVX1)                        -972092.000
                                                  28757264.000 r
  U290/Y (OR2X1)                       1647384.000
                                                  30404648.000 r
  U131/Y (AND2X1)                      2196844.000
                                                  32601492.000 r
  U132/Y (INVX1)                       708310.000 33309802.000 f
  U136/Y (AND2X1)                      2034874.000
                                                  35344676.000 f
  U137/Y (INVX1)                       -1340712.000
                                                  34003964.000 r
  U172/Y (AND2X1)                      1889084.000
                                                  35893048.000 r
  U173/Y (INVX1)                       712536.000 36605584.000 f
  U291/Y (XOR2X1)                      4909972.000
                                                  41515556.000 r
  U144/Y (AND2X1)                      1817000.000
                                                  43332556.000 r
  U145/Y (INVX1)                       715088.000 44047644.000 f
  U121/Y (AND2X1)                      2458080.000
                                                  46505724.000 f
  U122/Y (INVX1)                       -1187252.000
                                                  45318472.000 r
  U92/Y (NAND2X1)                      1050004.000
                                                  46368476.000 f
  U306/Y (AND2X1)                      2238120.000
                                                  48606596.000 f
  out[1] (out)                            0.000   48606596.000 f
  data arrival time                               48606596.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  clock reconvergence pessimism           0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  ---------------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -48606596.000
  ---------------------------------------------------------------
  slack (MET)                                     151393408.000


1
