`begin_keywords "1800-2017"
`line 1 "FetchInstrGen_mul_mul_16ns_16ns_32_1_1.v" 1

`timescale 1 ns / 1 ps

`line 4 "FetchInstrGen_mul_mul_16ns_16ns_32_1_1.v" 0
  module FetchInstrGen_mul_mul_16ns_16ns_32_1_1_DSP48_0(a, b, p);
input [16 - 1 : 0] a;
input [16 - 1 : 0] b;
output [32 - 1 : 0] p;

`line 9 "FetchInstrGen_mul_mul_16ns_16ns_32_1_1.v" 0
assign p = $unsigned (a) * $unsigned (b);

`line 11 "FetchInstrGen_mul_mul_16ns_16ns_32_1_1.v" 0
endmodule
`timescale 1 ns / 1 ps
module FetchInstrGen_mul_mul_16ns_16ns_32_1_1(
    din0,
    din1,
    dout);

`line 18 "FetchInstrGen_mul_mul_16ns_16ns_32_1_1.v" 0
parameter ID = 32'd1;
parameter NUM_STAGE = 32'd1;
parameter din0_WIDTH = 32'd1;
parameter din1_WIDTH = 32'd1;
parameter dout_WIDTH = 32'd1;
input[din0_WIDTH - 1:0] din0;
input[din1_WIDTH - 1:0] din1;
output[dout_WIDTH - 1:0] dout;



`line 29 "FetchInstrGen_mul_mul_16ns_16ns_32_1_1.v" 0
FetchInstrGen_mul_mul_16ns_16ns_32_1_1_DSP48_0 FetchInstrGen_mul_mul_16ns_16ns_32_1_1_DSP48_0_U(
    .a( din0 ),
    .b( din1 ),
    .p( dout ));

`line 34 "FetchInstrGen_mul_mul_16ns_16ns_32_1_1.v" 0
endmodule


`line 37 "FetchInstrGen_mul_mul_16ns_16ns_32_1_1.v" 2
