;redcode
;assert 1
	SPL 0, #-392
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 100, 608
	ADD #72, @200
	SUB @327, 100
	SUB #72, 200
	SUB #72, @201
	ADD #270, <0
	MOV -1, <-20
	JMP <1, @-26
	MOV @121, 106
	SUB #101, <-1
	MOV -1, <-26
	MOV @121, 106
	SUB @-127, 100
	ADD 210, 60
	MOV @121, 106
	SUB #101, <-1
	SUB @127, 186
	MOV @121, 106
	ADD #270, <1
	SPL 0, #-392
	JMN 100, 9
	MOV -1, <-26
	SUB @127, 106
	DAT #-7, #-20
	SUB 100, -100
	SUB @121, 106
	JMN 100, 9
	JMN 100, 9
	JMN 100, 9
	MOV -1, <-20
	MOV -3, <-21
	ADD 230, 60
	CMP -207, <-120
	ADD 230, 60
	ADD 230, 60
	ADD #270, <1
	SUB @121, 106
	ADD #270, <1
	MOV @121, 106
	CMP -207, <-120
	SUB @127, 186
	DJN -1, @-20
	ADD #72, @200
	SPL 0, #-392
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 100, 608
	ADD #72, @200
	SUB @327, 100
	SUB #72, 200
