<profile>

<section name = "Vitis HLS Report for 'load_graph'" level="0">
<item name = "Date">Sat Dec 11 19:30:43 2021
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_232">load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_258">load_graph_Pipeline_VITIS_LOOP_403_3, 4, ?, 16.000 ns, ?, 4, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 124, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 155, 312, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 318, -</column>
<column name="Register">-, -, 306, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_232">load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2, 0, 0, 87, 225, 0</column>
<column name="grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_258">load_graph_Pipeline_VITIS_LOOP_403_3, 0, 0, 68, 87, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln397_1_fu_284_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln397_fu_324_p2">+, 0, 0, 42, 35, 35</column>
<column name="ap_block_state10_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln397_fu_268_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln403_fu_338_p2">icmp, 0, 0, 19, 31, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">97, 20, 1, 20</column>
<column name="m_axi_mem_ARADDR">26, 5, 64, 320</column>
<column name="m_axi_mem_ARBURST">14, 3, 2, 6</column>
<column name="m_axi_mem_ARCACHE">14, 3, 4, 12</column>
<column name="m_axi_mem_ARID">14, 3, 1, 3</column>
<column name="m_axi_mem_ARLEN">26, 5, 32, 160</column>
<column name="m_axi_mem_ARLOCK">14, 3, 2, 6</column>
<column name="m_axi_mem_ARPROT">14, 3, 3, 9</column>
<column name="m_axi_mem_ARQOS">14, 3, 4, 12</column>
<column name="m_axi_mem_ARREGION">14, 3, 4, 12</column>
<column name="m_axi_mem_ARSIZE">14, 3, 3, 9</column>
<column name="m_axi_mem_ARUSER">14, 3, 1, 3</column>
<column name="m_axi_mem_ARVALID">20, 4, 1, 4</column>
<column name="m_axi_mem_RREADY">14, 3, 1, 3</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln397_1_reg_390">32, 0, 32, 0</column>
<column name="add_ln397_reg_406">35, 0, 35, 0</column>
<column name="ap_CS_fsm">19, 0, 19, 0</column>
<column name="grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_232_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_258_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln397_reg_380">1, 0, 1, 0</column>
<column name="icmp_ln403_reg_416">1, 0, 1, 0</column>
<column name="mul7_reg_411">31, 0, 32, 1</column>
<column name="shl_ln403_reg_431">30, 0, 31, 1</column>
<column name="trunc_ln1_reg_420">62, 0, 62, 0</column>
<column name="trunc_ln397_reg_384">31, 0, 31, 0</column>
<column name="trunc_ln_reg_395">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_graph, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_graph, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_graph, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_graph, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_graph, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_graph, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
<column name="node_feature_in">in, 64, ap_none, node_feature_in, scalar</column>
<column name="edge_list_in">in, 64, ap_none, edge_list_in, scalar</column>
<column name="num_of_nodes">in, 32, ap_none, num_of_nodes, scalar</column>
<column name="num_of_edges">in, 31, ap_none, num_of_edges, scalar</column>
<column name="out_nodes_features_skip_concat_bias_V_0_address1">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_0, array</column>
<column name="out_nodes_features_skip_concat_bias_V_0_ce1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_0, array</column>
<column name="out_nodes_features_skip_concat_bias_V_0_we1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_0, array</column>
<column name="out_nodes_features_skip_concat_bias_V_0_d1">out, 28, ap_memory, out_nodes_features_skip_concat_bias_V_0, array</column>
<column name="out_nodes_features_skip_concat_bias_V_1_address1">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_1, array</column>
<column name="out_nodes_features_skip_concat_bias_V_1_ce1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_1, array</column>
<column name="out_nodes_features_skip_concat_bias_V_1_we1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_1, array</column>
<column name="out_nodes_features_skip_concat_bias_V_1_d1">out, 28, ap_memory, out_nodes_features_skip_concat_bias_V_1, array</column>
<column name="out_nodes_features_skip_concat_bias_V_2_address1">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_2, array</column>
<column name="out_nodes_features_skip_concat_bias_V_2_ce1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_2, array</column>
<column name="out_nodes_features_skip_concat_bias_V_2_we1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_2, array</column>
<column name="out_nodes_features_skip_concat_bias_V_2_d1">out, 28, ap_memory, out_nodes_features_skip_concat_bias_V_2, array</column>
<column name="out_nodes_features_skip_concat_bias_V_3_address1">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_3, array</column>
<column name="out_nodes_features_skip_concat_bias_V_3_ce1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_3, array</column>
<column name="out_nodes_features_skip_concat_bias_V_3_we1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_3, array</column>
<column name="out_nodes_features_skip_concat_bias_V_3_d1">out, 28, ap_memory, out_nodes_features_skip_concat_bias_V_3, array</column>
<column name="out_nodes_features_skip_concat_bias_V_4_address1">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_4, array</column>
<column name="out_nodes_features_skip_concat_bias_V_4_ce1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_4, array</column>
<column name="out_nodes_features_skip_concat_bias_V_4_we1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_4, array</column>
<column name="out_nodes_features_skip_concat_bias_V_4_d1">out, 28, ap_memory, out_nodes_features_skip_concat_bias_V_4, array</column>
<column name="out_nodes_features_skip_concat_bias_V_5_address1">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_5, array</column>
<column name="out_nodes_features_skip_concat_bias_V_5_ce1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_5, array</column>
<column name="out_nodes_features_skip_concat_bias_V_5_we1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_5, array</column>
<column name="out_nodes_features_skip_concat_bias_V_5_d1">out, 28, ap_memory, out_nodes_features_skip_concat_bias_V_5, array</column>
<column name="out_nodes_features_skip_concat_bias_V_6_address1">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_6, array</column>
<column name="out_nodes_features_skip_concat_bias_V_6_ce1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_6, array</column>
<column name="out_nodes_features_skip_concat_bias_V_6_we1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_6, array</column>
<column name="out_nodes_features_skip_concat_bias_V_6_d1">out, 28, ap_memory, out_nodes_features_skip_concat_bias_V_6, array</column>
<column name="out_nodes_features_skip_concat_bias_V_7_address1">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_7, array</column>
<column name="out_nodes_features_skip_concat_bias_V_7_ce1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_7, array</column>
<column name="out_nodes_features_skip_concat_bias_V_7_we1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_7, array</column>
<column name="out_nodes_features_skip_concat_bias_V_7_d1">out, 28, ap_memory, out_nodes_features_skip_concat_bias_V_7, array</column>
<column name="out_nodes_features_skip_concat_bias_V_8_address1">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_8, array</column>
<column name="out_nodes_features_skip_concat_bias_V_8_ce1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_8, array</column>
<column name="out_nodes_features_skip_concat_bias_V_8_we1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_8, array</column>
<column name="out_nodes_features_skip_concat_bias_V_8_d1">out, 28, ap_memory, out_nodes_features_skip_concat_bias_V_8, array</column>
<column name="edge_list_address1">out, 10, ap_memory, edge_list, array</column>
<column name="edge_list_ce1">out, 1, ap_memory, edge_list, array</column>
<column name="edge_list_we1">out, 1, ap_memory, edge_list, array</column>
<column name="edge_list_d1">out, 32, ap_memory, edge_list, array</column>
</table>
</item>
</section>
</profile>
