
led.elf:     file format elf32-littlearm


Disassembly of section .text:

80100000 <_start>:
80100000:	e51fd000 	ldr	sp, [pc, #-0]	; 80100008 <_start+0x8>
80100004:	fa000008 	blx	8010002c <main>
80100008:	80100000 	andshi	r0, r0, r0

8010000c <delay>:
8010000c:	b480      	push	{r7}
8010000e:	b083      	sub	sp, #12
80100010:	af00      	add	r7, sp, #0
80100012:	6078      	str	r0, [r7, #4]
80100014:	bf00      	nop
80100016:	687b      	ldr	r3, [r7, #4]
80100018:	1e5a      	subs	r2, r3, #1
8010001a:	607a      	str	r2, [r7, #4]
8010001c:	2b00      	cmp	r3, #0
8010001e:	d1fa      	bne.n	80100016 <delay+0xa>
80100020:	bf00      	nop
80100022:	370c      	adds	r7, #12
80100024:	46bd      	mov	sp, r7
80100026:	f85d 7b04 	ldr.w	r7, [sp], #4
8010002a:	4770      	bx	lr

8010002c <main>:
8010002c:	b480      	push	{r7}
8010002e:	b083      	sub	sp, #12
80100030:	af00      	add	r7, sp, #0
80100032:	f244 0374 	movw	r3, #16500	; 0x4074
80100036:	f2c0 230c 	movt	r3, #524	; 0x20c
8010003a:	607b      	str	r3, [r7, #4]
8010003c:	687b      	ldr	r3, [r7, #4]
8010003e:	681b      	ldr	r3, [r3, #0]
80100040:	f443 5240 	orr.w	r2, r3, #12288	; 0x3000
80100044:	687b      	ldr	r3, [r7, #4]
80100046:	601a      	str	r2, [r3, #0]
80100048:	2314      	movs	r3, #20
8010004a:	f2c0 2329 	movt	r3, #553	; 0x229
8010004e:	603b      	str	r3, [r7, #0]
80100050:	683b      	ldr	r3, [r7, #0]
80100052:	681b      	ldr	r3, [r3, #0]
80100054:	f043 0205 	orr.w	r2, r3, #5
80100058:	683b      	ldr	r3, [r7, #0]
8010005a:	601a      	str	r2, [r3, #0]
8010005c:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
80100060:	f2c0 230e 	movt	r3, #526	; 0x20e
80100064:	607b      	str	r3, [r7, #4]
80100066:	683b      	ldr	r3, [r7, #0]
80100068:	681b      	ldr	r3, [r3, #0]
8010006a:	f023 020f 	bic.w	r2, r3, #15
8010006e:	683b      	ldr	r3, [r7, #0]
80100070:	601a      	str	r2, [r3, #0]
80100072:	683b      	ldr	r3, [r7, #0]
80100074:	681b      	ldr	r3, [r3, #0]
80100076:	f043 0205 	orr.w	r2, r3, #5
8010007a:	683b      	ldr	r3, [r7, #0]
8010007c:	601a      	str	r2, [r3, #0]
8010007e:	f24c 0304 	movw	r3, #49156	; 0xc004
80100082:	f2c0 230a 	movt	r3, #522	; 0x20a
80100086:	603b      	str	r3, [r7, #0]
80100088:	683b      	ldr	r3, [r7, #0]
8010008a:	681b      	ldr	r3, [r3, #0]
8010008c:	f043 0208 	orr.w	r2, r3, #8
80100090:	683b      	ldr	r3, [r7, #0]
80100092:	601a      	str	r2, [r3, #0]
80100094:	f248 0304 	movw	r3, #32772	; 0x8004
80100098:	f2c0 230a 	movt	r3, #522	; 0x20a
8010009c:	607b      	str	r3, [r7, #4]
8010009e:	683b      	ldr	r3, [r7, #0]
801000a0:	681b      	ldr	r3, [r3, #0]
801000a2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
801000a6:	683b      	ldr	r3, [r7, #0]
801000a8:	601a      	str	r2, [r3, #0]
801000aa:	f44f 4340 	mov.w	r3, #49152	; 0xc000
801000ae:	f2c0 230a 	movt	r3, #522	; 0x20a
801000b2:	603b      	str	r3, [r7, #0]
801000b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
801000b8:	f2c0 230a 	movt	r3, #522	; 0x20a
801000bc:	607b      	str	r3, [r7, #4]
801000be:	687b      	ldr	r3, [r7, #4]
801000c0:	681b      	ldr	r3, [r3, #0]
801000c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
801000c6:	2b00      	cmp	r3, #0
801000c8:	d106      	bne.n	801000d8 <main+0xac>
801000ca:	683b      	ldr	r3, [r7, #0]
801000cc:	681b      	ldr	r3, [r3, #0]
801000ce:	f023 0208 	bic.w	r2, r3, #8
801000d2:	683b      	ldr	r3, [r7, #0]
801000d4:	601a      	str	r2, [r3, #0]
801000d6:	e7f2      	b.n	801000be <main+0x92>
801000d8:	683b      	ldr	r3, [r7, #0]
801000da:	681b      	ldr	r3, [r3, #0]
801000dc:	f043 0208 	orr.w	r2, r3, #8
801000e0:	683b      	ldr	r3, [r7, #0]
801000e2:	601a      	str	r2, [r3, #0]
801000e4:	e7eb      	b.n	801000be <main+0x92>

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	12040a02 	andne	r0, r4, #8192	; 0x2000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	1c021a01 			; <UNDEFINED> instruction: 0x1c021a01
  2c:	Address 0x0000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x7f02f2dc>
   4:	694c2820 	stmdbvs	ip, {r5, fp, sp}^
   8:	6f72616e 	svcvs	0x0072616e
   c:	43434720 	movtmi	r4, #14112	; 0x3720
  10:	322e3620 	eorcc	r3, lr, #32, 12	; 0x2000000
  14:	3130322d 	teqcc	r0, sp, lsr #4
  18:	31312e36 	teqcc	r1, r6, lsr lr
  1c:	2e362029 	cdpcs	0, 3, cr2, cr6, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	36313032 			; <UNDEFINED> instruction: 0x36313032
  28:	36313031 			; <UNDEFINED> instruction: 0x36313031
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000033 	andeq	r0, r0, r3, lsr r0
   4:	001e0002 	andseq	r0, lr, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  20:	00532e74 	subseq	r2, r3, r4, ror lr
  24:	00000000 	andeq	r0, r0, r0
  28:	00020500 	andeq	r0, r2, r0, lsl #10
  2c:	17801000 	strne	r1, [r0, r0]
  30:	02022d2f 	andeq	r2, r2, #3008	; 0xbc0
  34:	4d010100 	stfmis	f0, [r1, #-0]
  38:	02000000 	andeq	r0, r0, #0
  3c:	00001d00 	andeq	r1, r0, r0, lsl #26
  40:	fb010200 	blx	4084a <_start-0x800bf7b6>
  44:	01000d0e 	tsteq	r0, lr, lsl #26
  48:	00010101 	andeq	r0, r1, r1, lsl #2
  4c:	00010000 	andeq	r0, r1, r0
  50:	6d000100 	stfvss	f0, [r0, #-0]
  54:	2e6e6961 	vnmulcs.f16	s13, s28, s3	; <UNPREDICTABLE>
  58:	00000063 	andeq	r0, r0, r3, rrx
  5c:	05000000 	streq	r0, [r0, #-0]
  60:	10000c02 	andne	r0, r0, r2, lsl #24
  64:	004b1480 	subeq	r1, fp, r0, lsl #9
  68:	06010402 	streq	r0, [r1], -r2, lsl #8
  6c:	69590620 	ldmdbvs	r9, {r5, r9, sl}^
  70:	4b695942 	blmi	1a56580 <_start-0x7e6a9a80>
  74:	6967596b 	stmdbvs	r7!, {r0, r1, r3, r5, r6, r8, fp, ip, lr}^
  78:	69596b59 	ldmdbvs	r9, {r0, r3, r4, r6, r8, r9, fp, sp, lr}^
  7c:	79695d5b 	stmdbvc	r9!, {r0, r1, r3, r4, r6, r8, sl, fp, ip, lr}^
  80:	02667803 	rsbeq	r7, r6, #196608	; 0x30000
  84:	01010001 	tsteq	r1, r1

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000080 	andeq	r0, r0, r0, lsl #1
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	80100000 	andshi	r0, r0, r0
  14:	8010000c 	andshi	r0, r0, ip
  18:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  1c:	00532e74 	subseq	r2, r3, r4, ror lr
  20:	645c3a45 	ldrbvs	r3, [ip], #-2629	; 0xfffff5bb
  24:	615f636f 	cmpvs	pc, pc, ror #6
  28:	735f646e 	cmpvc	pc, #1845493760	; 0x6e000000
  2c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  30:	6f665f65 	svcvs	0x00665f65
  34:	636d5f72 	cmnvs	sp, #456	; 0x1c8
  38:	706d5f75 	rsbvc	r5, sp, r5, ror pc
  3c:	4d495c75 	stclmi	12, cr5, [r9, #-468]	; 0xfffffe2c
  40:	4c553658 	mrrcmi	6, 5, r3, r5, cr8
  44:	6f735c4c 	svcvs	0x00735c4c
  48:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  4c:	5f32305c 	svcpl	0x0032305c
  50:	c6d6bcc2 	ldrbgt	fp, [r6], r2, asr #25
  54:	b5c6d3ca 	strblt	sp, [r6, #970]	; 0x3ca
  58:	d6cfb1ca 	strble	fp, [pc], sl, asr #3
  5c:	e0b1a1b3 	ldrht	sl, [r1], r3
  60:	c4b5b4d0 	ldrtgt	fp, [r5], #1232	; 0x4d0
  64:	ebc2b4d4 	bl	ff0ad3bc <__bss_end+0x7efad2d4>
  68:	5f34305c 	svcpl	0x0034305c
  6c:	5f79656b 	svcpl	0x0079656b
  70:	0064656c 	rsbeq	r6, r4, ip, ror #10
  74:	20554e47 	subscs	r4, r5, r7, asr #28
  78:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
  7c:	2e37322e 	cdpcs	2, 3, cr3, cr7, cr14, {1}
  80:	80010030 	andhi	r0, r1, r0, lsr r0
  84:	00000094 	muleq	r0, r4, r0
  88:	00140004 	andseq	r0, r4, r4
  8c:	01040000 	mrseq	r0, (UNDEF: 4)
  90:	0000000d 	andeq	r0, r0, sp
  94:	0000900c 	andeq	r9, r0, ip
  98:	00009700 	andeq	r9, r0, r0, lsl #14
  9c:	10000c00 	andne	r0, r0, r0, lsl #24
  a0:	0000da80 	andeq	sp, r0, r0, lsl #21
  a4:	00003700 	andeq	r3, r0, r0, lsl #14
  a8:	00eb0200 	rsceq	r0, fp, r0, lsl #4
  ac:	07010000 	streq	r0, [r1, -r0]
  b0:	0000005b 	andeq	r0, r0, fp, asr r0
  b4:	8010002c 	andshi	r0, r0, ip, lsr #32
  b8:	000000ba 	strheq	r0, [r0], -sl
  bc:	005b9c01 	subseq	r9, fp, r1, lsl #24
  c0:	f0030000 			; <UNDEFINED> instruction: 0xf0030000
  c4:	01000000 	mrseq	r0, (UNDEF: 0)
  c8:	00006709 	andeq	r6, r0, r9, lsl #14
  cc:	70910200 	addsvc	r0, r1, r0, lsl #4
  d0:	00008203 	andeq	r8, r0, r3, lsl #4
  d4:	670a0100 	strvs	r0, [sl, -r0, lsl #2]
  d8:	02000000 	andeq	r0, r0, #0
  dc:	04007491 	streq	r7, [r0], #-1169	; 0xfffffb6f
  e0:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  e4:	5b050074 	blpl	1402bc <_start-0x7ffbfd44>
  e8:	06000000 	streq	r0, [r0], -r0
  ec:	00007404 	andeq	r7, r0, r4, lsl #8
  f0:	07040700 	streq	r0, [r4, -r0, lsl #14]
  f4:	00000000 	andeq	r0, r0, r0
  f8:	00006d05 	andeq	r6, r0, r5, lsl #26
  fc:	008a0800 	addeq	r0, sl, r0, lsl #16
 100:	02010000 	andeq	r0, r1, #0
 104:	8010000c 	andshi	r0, r0, ip
 108:	00000020 	andeq	r0, r0, r0, lsr #32
 10c:	64099c01 	strvs	r9, [r9], #-3073	; 0xfffff3ff
 110:	62020100 	andvs	r0, r2, #0, 2
 114:	02000000 	andeq	r0, r0, #0
 118:	00007491 	muleq	r0, r1, r4

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b080301 	blne	200c14 <_start-0x7feff3ec>
   c:	13082508 	movwne	r2, #34056	; 0x8508
  10:	00000005 	andeq	r0, r0, r5
  14:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	02000017 	andeq	r0, r0, #23
  28:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  2c:	0b3a0e03 	bleq	e83840 <_start-0x7f27c7c0>
  30:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  34:	01111349 	tsteq	r1, r9, asr #6
  38:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  3c:	01194297 			; <UNDEFINED> instruction: 0x01194297
  40:	03000013 	movweq	r0, #19
  44:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  48:	0b3b0b3a 	bleq	ec2d38 <_start-0x7f23d2c8>
  4c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  50:	24040000 	strcs	r0, [r4], #-0
  54:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  58:	0008030b 	andeq	r0, r8, fp, lsl #6
  5c:	00350500 	eorseq	r0, r5, r0, lsl #10
  60:	00001349 	andeq	r1, r0, r9, asr #6
  64:	0b000f06 	bleq	3c84 <_start-0x800fc37c>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	00240700 	eoreq	r0, r4, r0, lsl #14
  70:	0b3e0b0b 	bleq	f82ca4 <_start-0x7f17d35c>
  74:	00000e03 	andeq	r0, r0, r3, lsl #28
  78:	3f012e08 	svccc	0x00012e08
  7c:	3a0e0319 	bcc	380ce8 <_start-0x7fd7f318>
  80:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  84:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  88:	97184006 	ldrls	r4, [r8, -r6]
  8c:	00001942 	andeq	r1, r0, r2, asr #18
  90:	03000509 	movweq	r0, #1289	; 0x509
  94:	3b0b3a08 	blcc	2ce8bc <_start-0x7fe31744>
  98:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  9c:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	80100000 	andshi	r0, r0, r0
  14:	0000000c 	andeq	r0, r0, ip
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00840002 	addeq	r0, r4, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	8010000c 	andshi	r0, r0, ip
  34:	000000da 	ldrdeq	r0, [r0], -sl
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
   c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  10:	31314320 	teqcc	r1, r0, lsr #6
  14:	322e3620 	eorcc	r3, lr, #32, 12	; 0x2000000
  18:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  1c:	31363130 	teqcc	r6, r0, lsr r1
  20:	20363130 	eorscs	r3, r6, r0, lsr r1
  24:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  28:	613d6863 	teqvs	sp, r3, ror #16
  2c:	37766d72 			; <UNDEFINED> instruction: 0x37766d72
  30:	2d20612d 	stfcss	f6, [r0, #-180]!	; 0xffffff4c
  34:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  38:	6f633d65 	svcvs	0x00633d65
  3c:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
  40:	2039612d 	eorscs	r6, r9, sp, lsr #2
  44:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  48:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  4c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  50:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  54:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  58:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  5c:	33767066 	cmncc	r6, #102	; 0x66
  60:	3631642d 	ldrtcc	r6, [r1], -sp, lsr #8
  64:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  68:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
  6c:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  70:	642d736c 	strtvs	r7, [sp], #-876	; 0xfffffc94
  74:	656c6169 	strbvs	r6, [ip, #-361]!	; 0xfffffe97
  78:	673d7463 	ldrvs	r7, [sp, -r3, ror #8]!
  7c:	2d20756e 	cfstr32cs	mvfx7, [r0, #-440]!	; 0xfffffe48
  80:	52700067 	rsbspl	r0, r0, #103	; 0x67
  84:	654b6765 	strbvs	r6, [fp, #-1893]	; 0xfffff89b
  88:	65640079 	strbvs	r0, [r4, #-121]!	; 0xffffff87
  8c:	0079616c 	rsbseq	r6, r9, ip, ror #2
  90:	6e69616d 	powvsez	f6, f1, #5.0
  94:	4500632e 	strmi	r6, [r0, #-814]	; 0xfffffcd2
  98:	6f645c3a 	svcvs	0x00645c3a
  9c:	6e615f63 	cdpvs	15, 6, cr5, cr1, cr3, {3}
  a0:	6f735f64 	svcvs	0x00735f64
  a4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  a8:	726f665f 	rsbvc	r6, pc, #99614720	; 0x5f00000
  ac:	75636d5f 	strbvc	r6, [r3, #-3423]!	; 0xfffff2a1
  b0:	75706d5f 	ldrbvc	r6, [r0, #-3423]!	; 0xfffff2a1
  b4:	584d495c 	stmdapl	sp, {r2, r3, r4, r6, r8, fp, lr}^
  b8:	4c4c5536 	cfstr64mi	mvdx5, [ip], {54}	; 0x36
  bc:	756f735c 	strbvc	r7, [pc, #-860]!	; fffffd68 <__bss_end+0x7feffc80>
  c0:	5c656372 	stclpl	3, cr6, [r5], #-456	; 0xfffffe38
  c4:	c25f3230 	subsgt	r3, pc, #48, 4
  c8:	cac6d6bc 	bgt	ff1b5bc0 <__bss_end+0x7f0b5ad8>
  cc:	cab5c6d3 	bgt	fed71c20 <__bss_end+0x7ec71b38>
  d0:	b3d6cfb1 	bicslt	ip, r6, #708	; 0x2c4
  d4:	d0e0b1a1 	rscle	fp, r0, r1, lsr #3
  d8:	d4c4b5b4 	strble	fp, [r4], #1460	; 0x5b4
  dc:	5cebc2b4 	sfmpl	f4, 3, [fp], #720	; 0x2d0
  e0:	6b5f3430 	blvs	17cd1a8 <_start-0x7e932e58>
  e4:	6c5f7965 	mrrcvs	9, 6, r7, pc, cr5	; <UNPREDICTABLE>
  e8:	6d006465 	cfstrsvs	mvf6, [r0, #-404]	; 0xfffffe6c
  ec:	006e6961 	rsbeq	r6, lr, r1, ror #18
  f0:	67655270 			; <UNDEFINED> instruction: 0x67655270
  f4:	0064654c 	rsbeq	r6, r4, ip, asr #10

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000024 	andeq	r0, r0, r4, lsr #32
  14:	00000000 	andeq	r0, r0, r0
  18:	8010000c 	andshi	r0, r0, ip
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	49070d41 	stmdbmi	r7, {r0, r6, r8, sl, fp}
  2c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
  30:	0ec7420d 	cdpeq	2, 12, cr4, cr7, cr13, {0}
  34:	00000000 	andeq	r0, r0, r0
  38:	00000018 	andeq	r0, r0, r8, lsl r0
  3c:	00000000 	andeq	r0, r0, r0
  40:	8010002c 	andshi	r0, r0, ip, lsr #32
  44:	000000ba 	strheq	r0, [r0], -sl
  48:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  4c:	100e4101 	andne	r4, lr, r1, lsl #2
  50:	00070d41 	andeq	r0, r7, r1, asr #26
