INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_module/my_module.srcs/sim_1/new/my_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_module_tb
