
G474_Orion_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dbac  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000638  0800dd90  0800dd90  0001dd90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e3c8  0800e3c8  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800e3c8  0800e3c8  0001e3c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e3d0  0800e3d0  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e3d0  0800e3d0  0001e3d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e3d4  0800e3d4  0001e3d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800e3d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000194c  200001e0  0800e5b4  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001b2c  0800e5b4  00021b2c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00038a32  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006082  00000000  00000000  00058c81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00016a30  00000000  00000000  0005ed03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001858  00000000  00000000  00075738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00002d10  00000000  00000000  00076f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002d5a1  00000000  00000000  00079ca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00036629  00000000  00000000  000a7241  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0011e62e  00000000  00000000  000dd86a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000665c  00000000  00000000  001fbe98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  002024f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800dd74 	.word	0x0800dd74

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	0800dd74 	.word	0x0800dd74

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b970 	b.w	8000fd0 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f806 	bl	8000d08 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__udivmoddi4>:
 8000d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d0c:	9e08      	ldr	r6, [sp, #32]
 8000d0e:	460d      	mov	r5, r1
 8000d10:	4604      	mov	r4, r0
 8000d12:	460f      	mov	r7, r1
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d14a      	bne.n	8000dae <__udivmoddi4+0xa6>
 8000d18:	428a      	cmp	r2, r1
 8000d1a:	4694      	mov	ip, r2
 8000d1c:	d965      	bls.n	8000dea <__udivmoddi4+0xe2>
 8000d1e:	fab2 f382 	clz	r3, r2
 8000d22:	b143      	cbz	r3, 8000d36 <__udivmoddi4+0x2e>
 8000d24:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d28:	f1c3 0220 	rsb	r2, r3, #32
 8000d2c:	409f      	lsls	r7, r3
 8000d2e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d32:	4317      	orrs	r7, r2
 8000d34:	409c      	lsls	r4, r3
 8000d36:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3a:	fa1f f58c 	uxth.w	r5, ip
 8000d3e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d42:	0c22      	lsrs	r2, r4, #16
 8000d44:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d48:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d4c:	fb01 f005 	mul.w	r0, r1, r5
 8000d50:	4290      	cmp	r0, r2
 8000d52:	d90a      	bls.n	8000d6a <__udivmoddi4+0x62>
 8000d54:	eb1c 0202 	adds.w	r2, ip, r2
 8000d58:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d5c:	f080 811c 	bcs.w	8000f98 <__udivmoddi4+0x290>
 8000d60:	4290      	cmp	r0, r2
 8000d62:	f240 8119 	bls.w	8000f98 <__udivmoddi4+0x290>
 8000d66:	3902      	subs	r1, #2
 8000d68:	4462      	add	r2, ip
 8000d6a:	1a12      	subs	r2, r2, r0
 8000d6c:	b2a4      	uxth	r4, r4
 8000d6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d76:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d7a:	fb00 f505 	mul.w	r5, r0, r5
 8000d7e:	42a5      	cmp	r5, r4
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x90>
 8000d82:	eb1c 0404 	adds.w	r4, ip, r4
 8000d86:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d8a:	f080 8107 	bcs.w	8000f9c <__udivmoddi4+0x294>
 8000d8e:	42a5      	cmp	r5, r4
 8000d90:	f240 8104 	bls.w	8000f9c <__udivmoddi4+0x294>
 8000d94:	4464      	add	r4, ip
 8000d96:	3802      	subs	r0, #2
 8000d98:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d9c:	1b64      	subs	r4, r4, r5
 8000d9e:	2100      	movs	r1, #0
 8000da0:	b11e      	cbz	r6, 8000daa <__udivmoddi4+0xa2>
 8000da2:	40dc      	lsrs	r4, r3
 8000da4:	2300      	movs	r3, #0
 8000da6:	e9c6 4300 	strd	r4, r3, [r6]
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0xbc>
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	f000 80ed 	beq.w	8000f92 <__udivmoddi4+0x28a>
 8000db8:	2100      	movs	r1, #0
 8000dba:	e9c6 0500 	strd	r0, r5, [r6]
 8000dbe:	4608      	mov	r0, r1
 8000dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc4:	fab3 f183 	clz	r1, r3
 8000dc8:	2900      	cmp	r1, #0
 8000dca:	d149      	bne.n	8000e60 <__udivmoddi4+0x158>
 8000dcc:	42ab      	cmp	r3, r5
 8000dce:	d302      	bcc.n	8000dd6 <__udivmoddi4+0xce>
 8000dd0:	4282      	cmp	r2, r0
 8000dd2:	f200 80f8 	bhi.w	8000fc6 <__udivmoddi4+0x2be>
 8000dd6:	1a84      	subs	r4, r0, r2
 8000dd8:	eb65 0203 	sbc.w	r2, r5, r3
 8000ddc:	2001      	movs	r0, #1
 8000dde:	4617      	mov	r7, r2
 8000de0:	2e00      	cmp	r6, #0
 8000de2:	d0e2      	beq.n	8000daa <__udivmoddi4+0xa2>
 8000de4:	e9c6 4700 	strd	r4, r7, [r6]
 8000de8:	e7df      	b.n	8000daa <__udivmoddi4+0xa2>
 8000dea:	b902      	cbnz	r2, 8000dee <__udivmoddi4+0xe6>
 8000dec:	deff      	udf	#255	; 0xff
 8000dee:	fab2 f382 	clz	r3, r2
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	f040 8090 	bne.w	8000f18 <__udivmoddi4+0x210>
 8000df8:	1a8a      	subs	r2, r1, r2
 8000dfa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dfe:	fa1f fe8c 	uxth.w	lr, ip
 8000e02:	2101      	movs	r1, #1
 8000e04:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e08:	fb07 2015 	mls	r0, r7, r5, r2
 8000e0c:	0c22      	lsrs	r2, r4, #16
 8000e0e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e12:	fb0e f005 	mul.w	r0, lr, r5
 8000e16:	4290      	cmp	r0, r2
 8000e18:	d908      	bls.n	8000e2c <__udivmoddi4+0x124>
 8000e1a:	eb1c 0202 	adds.w	r2, ip, r2
 8000e1e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e22:	d202      	bcs.n	8000e2a <__udivmoddi4+0x122>
 8000e24:	4290      	cmp	r0, r2
 8000e26:	f200 80cb 	bhi.w	8000fc0 <__udivmoddi4+0x2b8>
 8000e2a:	4645      	mov	r5, r8
 8000e2c:	1a12      	subs	r2, r2, r0
 8000e2e:	b2a4      	uxth	r4, r4
 8000e30:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e34:	fb07 2210 	mls	r2, r7, r0, r2
 8000e38:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e3c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e40:	45a6      	cmp	lr, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x14e>
 8000e44:	eb1c 0404 	adds.w	r4, ip, r4
 8000e48:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e4c:	d202      	bcs.n	8000e54 <__udivmoddi4+0x14c>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f200 80bb 	bhi.w	8000fca <__udivmoddi4+0x2c2>
 8000e54:	4610      	mov	r0, r2
 8000e56:	eba4 040e 	sub.w	r4, r4, lr
 8000e5a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e5e:	e79f      	b.n	8000da0 <__udivmoddi4+0x98>
 8000e60:	f1c1 0720 	rsb	r7, r1, #32
 8000e64:	408b      	lsls	r3, r1
 8000e66:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e6a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e6e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e72:	fa20 f307 	lsr.w	r3, r0, r7
 8000e76:	40fd      	lsrs	r5, r7
 8000e78:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e7c:	4323      	orrs	r3, r4
 8000e7e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e82:	fa1f fe8c 	uxth.w	lr, ip
 8000e86:	fb09 5518 	mls	r5, r9, r8, r5
 8000e8a:	0c1c      	lsrs	r4, r3, #16
 8000e8c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e90:	fb08 f50e 	mul.w	r5, r8, lr
 8000e94:	42a5      	cmp	r5, r4
 8000e96:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e9e:	d90b      	bls.n	8000eb8 <__udivmoddi4+0x1b0>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ea8:	f080 8088 	bcs.w	8000fbc <__udivmoddi4+0x2b4>
 8000eac:	42a5      	cmp	r5, r4
 8000eae:	f240 8085 	bls.w	8000fbc <__udivmoddi4+0x2b4>
 8000eb2:	f1a8 0802 	sub.w	r8, r8, #2
 8000eb6:	4464      	add	r4, ip
 8000eb8:	1b64      	subs	r4, r4, r5
 8000eba:	b29d      	uxth	r5, r3
 8000ebc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ec0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ec4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ec8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ecc:	45a6      	cmp	lr, r4
 8000ece:	d908      	bls.n	8000ee2 <__udivmoddi4+0x1da>
 8000ed0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ed8:	d26c      	bcs.n	8000fb4 <__udivmoddi4+0x2ac>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	d96a      	bls.n	8000fb4 <__udivmoddi4+0x2ac>
 8000ede:	3b02      	subs	r3, #2
 8000ee0:	4464      	add	r4, ip
 8000ee2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ee6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eea:	eba4 040e 	sub.w	r4, r4, lr
 8000eee:	42ac      	cmp	r4, r5
 8000ef0:	46c8      	mov	r8, r9
 8000ef2:	46ae      	mov	lr, r5
 8000ef4:	d356      	bcc.n	8000fa4 <__udivmoddi4+0x29c>
 8000ef6:	d053      	beq.n	8000fa0 <__udivmoddi4+0x298>
 8000ef8:	b156      	cbz	r6, 8000f10 <__udivmoddi4+0x208>
 8000efa:	ebb0 0208 	subs.w	r2, r0, r8
 8000efe:	eb64 040e 	sbc.w	r4, r4, lr
 8000f02:	fa04 f707 	lsl.w	r7, r4, r7
 8000f06:	40ca      	lsrs	r2, r1
 8000f08:	40cc      	lsrs	r4, r1
 8000f0a:	4317      	orrs	r7, r2
 8000f0c:	e9c6 7400 	strd	r7, r4, [r6]
 8000f10:	4618      	mov	r0, r3
 8000f12:	2100      	movs	r1, #0
 8000f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f18:	f1c3 0120 	rsb	r1, r3, #32
 8000f1c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f20:	fa20 f201 	lsr.w	r2, r0, r1
 8000f24:	fa25 f101 	lsr.w	r1, r5, r1
 8000f28:	409d      	lsls	r5, r3
 8000f2a:	432a      	orrs	r2, r5
 8000f2c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f30:	fa1f fe8c 	uxth.w	lr, ip
 8000f34:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f38:	fb07 1510 	mls	r5, r7, r0, r1
 8000f3c:	0c11      	lsrs	r1, r2, #16
 8000f3e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f42:	fb00 f50e 	mul.w	r5, r0, lr
 8000f46:	428d      	cmp	r5, r1
 8000f48:	fa04 f403 	lsl.w	r4, r4, r3
 8000f4c:	d908      	bls.n	8000f60 <__udivmoddi4+0x258>
 8000f4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f52:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f56:	d22f      	bcs.n	8000fb8 <__udivmoddi4+0x2b0>
 8000f58:	428d      	cmp	r5, r1
 8000f5a:	d92d      	bls.n	8000fb8 <__udivmoddi4+0x2b0>
 8000f5c:	3802      	subs	r0, #2
 8000f5e:	4461      	add	r1, ip
 8000f60:	1b49      	subs	r1, r1, r5
 8000f62:	b292      	uxth	r2, r2
 8000f64:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f68:	fb07 1115 	mls	r1, r7, r5, r1
 8000f6c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f70:	fb05 f10e 	mul.w	r1, r5, lr
 8000f74:	4291      	cmp	r1, r2
 8000f76:	d908      	bls.n	8000f8a <__udivmoddi4+0x282>
 8000f78:	eb1c 0202 	adds.w	r2, ip, r2
 8000f7c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f80:	d216      	bcs.n	8000fb0 <__udivmoddi4+0x2a8>
 8000f82:	4291      	cmp	r1, r2
 8000f84:	d914      	bls.n	8000fb0 <__udivmoddi4+0x2a8>
 8000f86:	3d02      	subs	r5, #2
 8000f88:	4462      	add	r2, ip
 8000f8a:	1a52      	subs	r2, r2, r1
 8000f8c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f90:	e738      	b.n	8000e04 <__udivmoddi4+0xfc>
 8000f92:	4631      	mov	r1, r6
 8000f94:	4630      	mov	r0, r6
 8000f96:	e708      	b.n	8000daa <__udivmoddi4+0xa2>
 8000f98:	4639      	mov	r1, r7
 8000f9a:	e6e6      	b.n	8000d6a <__udivmoddi4+0x62>
 8000f9c:	4610      	mov	r0, r2
 8000f9e:	e6fb      	b.n	8000d98 <__udivmoddi4+0x90>
 8000fa0:	4548      	cmp	r0, r9
 8000fa2:	d2a9      	bcs.n	8000ef8 <__udivmoddi4+0x1f0>
 8000fa4:	ebb9 0802 	subs.w	r8, r9, r2
 8000fa8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fac:	3b01      	subs	r3, #1
 8000fae:	e7a3      	b.n	8000ef8 <__udivmoddi4+0x1f0>
 8000fb0:	4645      	mov	r5, r8
 8000fb2:	e7ea      	b.n	8000f8a <__udivmoddi4+0x282>
 8000fb4:	462b      	mov	r3, r5
 8000fb6:	e794      	b.n	8000ee2 <__udivmoddi4+0x1da>
 8000fb8:	4640      	mov	r0, r8
 8000fba:	e7d1      	b.n	8000f60 <__udivmoddi4+0x258>
 8000fbc:	46d0      	mov	r8, sl
 8000fbe:	e77b      	b.n	8000eb8 <__udivmoddi4+0x1b0>
 8000fc0:	3d02      	subs	r5, #2
 8000fc2:	4462      	add	r2, ip
 8000fc4:	e732      	b.n	8000e2c <__udivmoddi4+0x124>
 8000fc6:	4608      	mov	r0, r1
 8000fc8:	e70a      	b.n	8000de0 <__udivmoddi4+0xd8>
 8000fca:	4464      	add	r4, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e742      	b.n	8000e56 <__udivmoddi4+0x14e>

08000fd0 <__aeabi_idiv0>:
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop

08000fd4 <actuator_motor1>:
  }
  float_to_uchar4(senddata_motor, duty);
  can2_send(motor_id, senddata_motor);
}

void actuator_motor1(float duty, float duty_limit) { motor_cmd_can1(0x100, duty, duty_limit); }
 8000fd4:	b500      	push	{lr}
  if (duty < -limit) {
 8000fd6:	eef1 7a60 	vneg.f32	s15, s1
 8000fda:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void actuator_motor1(float duty, float duty_limit) { motor_cmd_can1(0x100, duty, duty_limit); }
 8000fe2:	b083      	sub	sp, #12
  if (duty < -limit) {
 8000fe4:	d408      	bmi.n	8000ff8 <actuator_motor1+0x24>
  } else if (duty > limit) {
 8000fe6:	eeb4 0ae0 	vcmpe.f32	s0, s1
 8000fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fee:	bf8c      	ite	hi
 8000ff0:	eef0 7a60 	vmovhi.f32	s15, s1
 8000ff4:	eef0 7a40 	vmovls.f32	s15, s0
  float_to_uchar4(senddata_motor, duty);
 8000ff8:	4668      	mov	r0, sp
 8000ffa:	eeb0 0a67 	vmov.f32	s0, s15
 8000ffe:	f003 febb 	bl	8004d78 <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001002:	4669      	mov	r1, sp
 8001004:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001008:	f000 fb2c 	bl	8001664 <can1_send>
void actuator_motor1(float duty, float duty_limit) { motor_cmd_can1(0x100, duty, duty_limit); }
 800100c:	b003      	add	sp, #12
 800100e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001012:	bf00      	nop

08001014 <actuator_motor2>:
void actuator_motor2(float duty, float duty_limit) { motor_cmd_can1(0x101, duty, duty_limit); }
 8001014:	b500      	push	{lr}
  if (duty < -limit) {
 8001016:	eef1 7a60 	vneg.f32	s15, s1
 800101a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800101e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void actuator_motor2(float duty, float duty_limit) { motor_cmd_can1(0x101, duty, duty_limit); }
 8001022:	b083      	sub	sp, #12
  if (duty < -limit) {
 8001024:	d408      	bmi.n	8001038 <actuator_motor2+0x24>
  } else if (duty > limit) {
 8001026:	eeb4 0ae0 	vcmpe.f32	s0, s1
 800102a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800102e:	bf8c      	ite	hi
 8001030:	eef0 7a60 	vmovhi.f32	s15, s1
 8001034:	eef0 7a40 	vmovls.f32	s15, s0
  float_to_uchar4(senddata_motor, duty);
 8001038:	4668      	mov	r0, sp
 800103a:	eeb0 0a67 	vmov.f32	s0, s15
 800103e:	f003 fe9b 	bl	8004d78 <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001042:	4669      	mov	r1, sp
 8001044:	f240 1001 	movw	r0, #257	; 0x101
 8001048:	f000 fb0c 	bl	8001664 <can1_send>
void actuator_motor2(float duty, float duty_limit) { motor_cmd_can1(0x101, duty, duty_limit); }
 800104c:	b003      	add	sp, #12
 800104e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001052:	bf00      	nop

08001054 <actuator_motor3>:
void actuator_motor3(float duty, float duty_limit) { motor_cmd_can2(0x102, duty, duty_limit); }
 8001054:	b500      	push	{lr}
  if (duty < -limit) {
 8001056:	eef1 7a60 	vneg.f32	s15, s1
 800105a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800105e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void actuator_motor3(float duty, float duty_limit) { motor_cmd_can2(0x102, duty, duty_limit); }
 8001062:	b083      	sub	sp, #12
  if (duty < -limit) {
 8001064:	d408      	bmi.n	8001078 <actuator_motor3+0x24>
  } else if (duty > limit) {
 8001066:	eeb4 0ae0 	vcmpe.f32	s0, s1
 800106a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800106e:	bf8c      	ite	hi
 8001070:	eef0 7a60 	vmovhi.f32	s15, s1
 8001074:	eef0 7a40 	vmovls.f32	s15, s0
  float_to_uchar4(senddata_motor, duty);
 8001078:	4668      	mov	r0, sp
 800107a:	eeb0 0a67 	vmov.f32	s0, s15
 800107e:	f003 fe7b 	bl	8004d78 <float_to_uchar4>
  can2_send(motor_id, senddata_motor);
 8001082:	4669      	mov	r1, sp
 8001084:	f44f 7081 	mov.w	r0, #258	; 0x102
 8001088:	f000 fb3c 	bl	8001704 <can2_send>
void actuator_motor3(float duty, float duty_limit) { motor_cmd_can2(0x102, duty, duty_limit); }
 800108c:	b003      	add	sp, #12
 800108e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001092:	bf00      	nop

08001094 <actuator_motor4>:
void actuator_motor4(float duty, float duty_limit) { motor_cmd_can2(0x103, duty, duty_limit); }
 8001094:	b500      	push	{lr}
  if (duty < -limit) {
 8001096:	eef1 7a60 	vneg.f32	s15, s1
 800109a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800109e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void actuator_motor4(float duty, float duty_limit) { motor_cmd_can2(0x103, duty, duty_limit); }
 80010a2:	b083      	sub	sp, #12
  if (duty < -limit) {
 80010a4:	d408      	bmi.n	80010b8 <actuator_motor4+0x24>
  } else if (duty > limit) {
 80010a6:	eeb4 0ae0 	vcmpe.f32	s0, s1
 80010aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ae:	bf8c      	ite	hi
 80010b0:	eef0 7a60 	vmovhi.f32	s15, s1
 80010b4:	eef0 7a40 	vmovls.f32	s15, s0
  float_to_uchar4(senddata_motor, duty);
 80010b8:	4668      	mov	r0, sp
 80010ba:	eeb0 0a67 	vmov.f32	s0, s15
 80010be:	f003 fe5b 	bl	8004d78 <float_to_uchar4>
  can2_send(motor_id, senddata_motor);
 80010c2:	4669      	mov	r1, sp
 80010c4:	f240 1003 	movw	r0, #259	; 0x103
 80010c8:	f000 fb1c 	bl	8001704 <can2_send>
void actuator_motor4(float duty, float duty_limit) { motor_cmd_can2(0x103, duty, duty_limit); }
 80010cc:	b003      	add	sp, #12
 80010ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80010d2:	bf00      	nop

080010d4 <actuator_motor5>:
void actuator_motor5(float duty, float duty_limit) { motor_cmd_can1(0x104, duty, duty_limit); }
 80010d4:	b500      	push	{lr}
  if (duty < -limit) {
 80010d6:	eef1 7a60 	vneg.f32	s15, s1
 80010da:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80010de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void actuator_motor5(float duty, float duty_limit) { motor_cmd_can1(0x104, duty, duty_limit); }
 80010e2:	b083      	sub	sp, #12
  if (duty < -limit) {
 80010e4:	d408      	bmi.n	80010f8 <actuator_motor5+0x24>
  } else if (duty > limit) {
 80010e6:	eeb4 0ae0 	vcmpe.f32	s0, s1
 80010ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ee:	bf8c      	ite	hi
 80010f0:	eef0 7a60 	vmovhi.f32	s15, s1
 80010f4:	eef0 7a40 	vmovls.f32	s15, s0
  float_to_uchar4(senddata_motor, duty);
 80010f8:	4668      	mov	r0, sp
 80010fa:	eeb0 0a67 	vmov.f32	s0, s15
 80010fe:	f003 fe3b 	bl	8004d78 <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001102:	4669      	mov	r1, sp
 8001104:	f44f 7082 	mov.w	r0, #260	; 0x104
 8001108:	f000 faac 	bl	8001664 <can1_send>
void actuator_motor5(float duty, float duty_limit) { motor_cmd_can1(0x104, duty, duty_limit); }
 800110c:	b003      	add	sp, #12
 800110e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001112:	bf00      	nop

08001114 <actuator_dribbler_up>:

void actuator_dribbler_up() { motor_cmd_can1(0x105, 0.8, 1.0); }
 8001114:	b500      	push	{lr}
 8001116:	b083      	sub	sp, #12
  float_to_uchar4(senddata_motor, duty);
 8001118:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8001134 <actuator_dribbler_up+0x20>
 800111c:	4668      	mov	r0, sp
 800111e:	f003 fe2b 	bl	8004d78 <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001122:	4669      	mov	r1, sp
 8001124:	f240 1005 	movw	r0, #261	; 0x105
 8001128:	f000 fa9c 	bl	8001664 <can1_send>
void actuator_dribbler_up() { motor_cmd_can1(0x105, 0.8, 1.0); }
 800112c:	b003      	add	sp, #12
 800112e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001132:	bf00      	nop
 8001134:	3f4ccccd 	.word	0x3f4ccccd

08001138 <actuator_dribbler_down>:
void actuator_dribbler_down() { motor_cmd_can1(0x105, 0, 1.0); }
 8001138:	b500      	push	{lr}
 800113a:	b083      	sub	sp, #12
  float_to_uchar4(senddata_motor, duty);
 800113c:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8001158 <actuator_dribbler_down+0x20>
 8001140:	4668      	mov	r0, sp
 8001142:	f003 fe19 	bl	8004d78 <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001146:	4669      	mov	r1, sp
 8001148:	f240 1005 	movw	r0, #261	; 0x105
 800114c:	f000 fa8a 	bl	8001664 <can1_send>
void actuator_dribbler_down() { motor_cmd_can1(0x105, 0, 1.0); }
 8001150:	b003      	add	sp, #12
 8001152:	f85d fb04 	ldr.w	pc, [sp], #4
 8001156:	bf00      	nop
 8001158:	00000000 	.word	0x00000000

0800115c <actuator_kicker_voltage>:

void actuator_kicker_voltage(float voltage)
{
 800115c:	b500      	push	{lr}
 800115e:	b083      	sub	sp, #12
  uint8_t senddata_kick[8];
  float_to_uchar4(&senddata_kick[4], voltage);
 8001160:	a801      	add	r0, sp, #4
 8001162:	f003 fe09 	bl	8004d78 <float_to_uchar4>

  senddata_kick[0] = 0;
 8001166:	2300      	movs	r3, #0
  can1_send(0x110, senddata_kick);
 8001168:	4669      	mov	r1, sp
 800116a:	f44f 7088 	mov.w	r0, #272	; 0x110
  senddata_kick[0] = 0;
 800116e:	f88d 3000 	strb.w	r3, [sp]
  can1_send(0x110, senddata_kick);
 8001172:	f000 fa77 	bl	8001664 <can1_send>
}
 8001176:	b003      	add	sp, #12
 8001178:	f85d fb04 	ldr.w	pc, [sp], #4

0800117c <actuator_kicker>:

void actuator_kicker(uint8_t id, uint8_t param)
{
 800117c:	b500      	push	{lr}
 800117e:	b083      	sub	sp, #12
 8001180:	4602      	mov	r2, r0
 8001182:	460b      	mov	r3, r1
	 * id 3: kick strength 0~255
	 * */
  uint8_t senddata_kick[8];
  senddata_kick[0] = id;
  senddata_kick[1] = param;
  can1_send(0x110, senddata_kick);
 8001184:	f44f 7088 	mov.w	r0, #272	; 0x110
 8001188:	4669      	mov	r1, sp
  senddata_kick[0] = id;
 800118a:	f88d 2000 	strb.w	r2, [sp]
  senddata_kick[1] = param;
 800118e:	f88d 3001 	strb.w	r3, [sp, #1]
  can1_send(0x110, senddata_kick);
 8001192:	f000 fa67 	bl	8001664 <can1_send>
}
 8001196:	b003      	add	sp, #12
 8001198:	f85d fb04 	ldr.w	pc, [sp], #4

0800119c <actuator_power_ONOFF>:

void actuator_power_ONOFF(uint8_t power_on)
{
 800119c:	b500      	push	{lr}
 800119e:	b083      	sub	sp, #12
 80011a0:	4603      	mov	r3, r0
  /*id 0=>off
	 *   1=>on
	 * */
  uint8_t senddata_power[8];
  senddata_power[0] = 0;
 80011a2:	2200      	movs	r2, #0
  senddata_power[1] = power_on;
  can1_send(0x010, senddata_power);
 80011a4:	4669      	mov	r1, sp
 80011a6:	2010      	movs	r0, #16
  senddata_power[0] = 0;
 80011a8:	f88d 2000 	strb.w	r2, [sp]
  senddata_power[1] = power_on;
 80011ac:	f88d 3001 	strb.w	r3, [sp, #1]
  can1_send(0x010, senddata_power);
 80011b0:	f000 fa58 	bl	8001664 <can1_send>
  can2_send(0x010, senddata_power);
 80011b4:	4669      	mov	r1, sp
 80011b6:	2010      	movs	r0, #16
 80011b8:	f000 faa4 	bl	8001704 <can2_send>
}
 80011bc:	b003      	add	sp, #12
 80011be:	f85d fb04 	ldr.w	pc, [sp], #4
 80011c2:	bf00      	nop

080011c4 <actuator_power_param>:

void actuator_power_param(uint8_t id, float param)
{
 80011c4:	b500      	push	{lr}
 80011c6:	b083      	sub	sp, #12
 80011c8:	4603      	mov	r3, r0
 * */

  uint8_t senddata_power_param[8];

  senddata_power_param[0] = id;
  float_to_uchar4(&senddata_power_param[1], param);
 80011ca:	f10d 0001 	add.w	r0, sp, #1
  senddata_power_param[0] = id;
 80011ce:	f88d 3000 	strb.w	r3, [sp]
  float_to_uchar4(&senddata_power_param[1], param);
 80011d2:	f003 fdd1 	bl	8004d78 <float_to_uchar4>

  can1_send(0x010, senddata_power_param);
 80011d6:	4669      	mov	r1, sp
 80011d8:	2010      	movs	r0, #16
 80011da:	f000 fa43 	bl	8001664 <can1_send>
}
 80011de:	b003      	add	sp, #12
 80011e0:	f85d fb04 	ldr.w	pc, [sp], #4

080011e4 <actuator_buzzer>:
  send_data_param[0] = param5;
  can1_send(0x304, send_data_param);
}

void actuator_buzzer(uint16_t ontime, uint16_t offtime)
{
 80011e4:	b538      	push	{r3, r4, r5, lr}
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
 80011e6:	4d07      	ldr	r5, [pc, #28]	; (8001204 <actuator_buzzer+0x20>)
 80011e8:	682b      	ldr	r3, [r5, #0]
 80011ea:	22fa      	movs	r2, #250	; 0xfa
 80011ec:	639a      	str	r2, [r3, #56]	; 0x38
{
 80011ee:	460c      	mov	r4, r1
  HAL_Delay(ontime);
 80011f0:	f003 ff6a 	bl	80050c8 <HAL_Delay>

  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 0);
 80011f4:	682b      	ldr	r3, [r5, #0]
 80011f6:	2200      	movs	r2, #0
 80011f8:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_Delay(offtime);
 80011fa:	4620      	mov	r0, r4
}
 80011fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_Delay(offtime);
 8001200:	f003 bf62 	b.w	80050c8 <HAL_Delay>
 8001204:	20001610 	.word	0x20001610

08001208 <actuator_buzzer_on>:

void actuator_buzzer_on() { __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250); }
 8001208:	4b02      	ldr	r3, [pc, #8]	; (8001214 <actuator_buzzer_on+0xc>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	22fa      	movs	r2, #250	; 0xfa
 800120e:	639a      	str	r2, [r3, #56]	; 0x38
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	20001610 	.word	0x20001610

08001218 <actuator_buzzer_off>:
void actuator_buzzer_off() { __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 0); }
 8001218:	4b02      	ldr	r3, [pc, #8]	; (8001224 <actuator_buzzer_off+0xc>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	2200      	movs	r2, #0
 800121e:	639a      	str	r2, [r3, #56]	; 0x38
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	20001610 	.word	0x20001610

08001228 <morse_long>:

void morse_short() { actuator_buzzer(40, 20); }
void morse_long() { actuator_buzzer(120, 20); }
 8001228:	b510      	push	{r4, lr}
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
 800122a:	4c07      	ldr	r4, [pc, #28]	; (8001248 <morse_long+0x20>)
 800122c:	6823      	ldr	r3, [r4, #0]
 800122e:	22fa      	movs	r2, #250	; 0xfa
 8001230:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_Delay(ontime);
 8001232:	2078      	movs	r0, #120	; 0x78
 8001234:	f003 ff48 	bl	80050c8 <HAL_Delay>
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 0);
 8001238:	6823      	ldr	r3, [r4, #0]
 800123a:	2200      	movs	r2, #0
void morse_long() { actuator_buzzer(120, 20); }
 800123c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 0);
 8001240:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_Delay(offtime);
 8001242:	2014      	movs	r0, #20
 8001244:	f003 bf40 	b.w	80050c8 <HAL_Delay>
 8001248:	20001610 	.word	0x20001610

0800124c <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc3;
DMA_HandleTypeDef hdma_adc5;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800124c:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800124e:	2400      	movs	r4, #0
{
 8001250:	b08c      	sub	sp, #48	; 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 8001252:	2220      	movs	r2, #32
 8001254:	4621      	mov	r1, r4
 8001256:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 8001258:	e9cd 4401 	strd	r4, r4, [sp, #4]
 800125c:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 800125e:	f009 fc83 	bl	800ab68 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001262:	4823      	ldr	r0, [pc, #140]	; (80012f0 <MX_ADC1_Init+0xa4>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001264:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001268:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.GainCompensation = 0;
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800126c:	2204      	movs	r2, #4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800126e:	e9c0 1300 	strd	r1, r3, [r0]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001272:	f44f 7380 	mov.w	r3, #256	; 0x100
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001276:	6182      	str	r2, [r0, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001278:	8383      	strh	r3, [r0, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.DMAContinuousRequests = ENABLE;
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  hadc1.Init.OversamplingMode = ENABLE;
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
 800127a:	6442      	str	r2, [r0, #68]	; 0x44
  hadc1.Init.NbrOfConversion = 1;
 800127c:	2301      	movs	r3, #1
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 800127e:	2240      	movs	r2, #64	; 0x40
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001280:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001284:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001288:	e9c0 440b 	strd	r4, r4, [r0, #44]	; 0x2c
  hadc1.Init.NbrOfConversion = 1;
 800128c:	6203      	str	r3, [r0, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800128e:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001292:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001296:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001298:	64c4      	str	r4, [r0, #76]	; 0x4c
  hadc1.Init.OversamplingMode = ENABLE;
 800129a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 800129e:	6482      	str	r2, [r0, #72]	; 0x48
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 80012a0:	6503      	str	r3, [r0, #80]	; 0x50
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012a2:	f003 ff23 	bl	80050ec <HAL_ADC_Init>
 80012a6:	b9c8      	cbnz	r0, 80012dc <MX_ADC1_Init+0x90>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80012a8:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80012aa:	4811      	ldr	r0, [pc, #68]	; (80012f0 <MX_ADC1_Init+0xa4>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80012ac:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80012ae:	a901      	add	r1, sp, #4
 80012b0:	f004 fbe4 	bl	8005a7c <HAL_ADCEx_MultiModeConfigChannel>
 80012b4:	b9c8      	cbnz	r0, 80012ea <MX_ADC1_Init+0x9e>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80012b6:	4a0f      	ldr	r2, [pc, #60]	; (80012f4 <MX_ADC1_Init+0xa8>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012b8:	480d      	ldr	r0, [pc, #52]	; (80012f0 <MX_ADC1_Init+0xa4>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012ba:	2306      	movs	r3, #6
 80012bc:	e9cd 2304 	strd	r2, r3, [sp, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80012c0:	2407      	movs	r4, #7
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012c2:	237f      	movs	r3, #127	; 0x7f
 80012c4:	e9cd 4306 	strd	r4, r3, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012c8:	2204      	movs	r2, #4
  sConfig.Offset = 0;
 80012ca:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012cc:	a904      	add	r1, sp, #16
  sConfig.Offset = 0;
 80012ce:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012d2:	f004 f881 	bl	80053d8 <HAL_ADC_ConfigChannel>
 80012d6:	b920      	cbnz	r0, 80012e2 <MX_ADC1_Init+0x96>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012d8:	b00c      	add	sp, #48	; 0x30
 80012da:	bd10      	pop	{r4, pc}
    Error_Handler();
 80012dc:	f002 fe04 	bl	8003ee8 <Error_Handler>
 80012e0:	e7e2      	b.n	80012a8 <MX_ADC1_Init+0x5c>
    Error_Handler();
 80012e2:	f002 fe01 	bl	8003ee8 <Error_Handler>
}
 80012e6:	b00c      	add	sp, #48	; 0x30
 80012e8:	bd10      	pop	{r4, pc}
    Error_Handler();
 80012ea:	f002 fdfd 	bl	8003ee8 <Error_Handler>
 80012ee:	e7e2      	b.n	80012b6 <MX_ADC1_Init+0x6a>
 80012f0:	20000200 	.word	0x20000200
 80012f4:	3ef08000 	.word	0x3ef08000

080012f8 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80012f8:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80012fa:	2400      	movs	r4, #0
{
 80012fc:	b08c      	sub	sp, #48	; 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 80012fe:	2220      	movs	r2, #32
 8001300:	4621      	mov	r1, r4
 8001302:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 8001304:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8001308:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 800130a:	f009 fc2d 	bl	800ab68 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800130e:	4823      	ldr	r0, [pc, #140]	; (800139c <MX_ADC3_Init+0xa4>)
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001310:	4923      	ldr	r1, [pc, #140]	; (80013a0 <MX_ADC3_Init+0xa8>)
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc3.Init.LowPowerAutoWait = DISABLE;
  hadc3.Init.ContinuousConvMode = ENABLE;
  hadc3.Init.NbrOfConversion = 1;
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001312:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001316:	f44f 3340 	mov.w	r3, #196608	; 0x30000
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800131a:	2204      	movs	r2, #4
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800131c:	e9c0 1300 	strd	r1, r3, [r0]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001320:	f44f 7380 	mov.w	r3, #256	; 0x100
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001324:	6182      	str	r2, [r0, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001326:	8383      	strh	r3, [r0, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc3.Init.DMAContinuousRequests = ENABLE;
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  hadc3.Init.OversamplingMode = ENABLE;
  hadc3.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
 8001328:	6442      	str	r2, [r0, #68]	; 0x44
  hadc3.Init.NbrOfConversion = 1;
 800132a:	2301      	movs	r3, #1
  hadc3.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 800132c:	2240      	movs	r2, #64	; 0x40
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800132e:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001332:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001336:	e9c0 440b 	strd	r4, r4, [r0, #44]	; 0x2c
  hadc3.Init.NbrOfConversion = 1;
 800133a:	6203      	str	r3, [r0, #32]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800133c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001340:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc3.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001342:	64c4      	str	r4, [r0, #76]	; 0x4c
  hadc3.Init.OversamplingMode = ENABLE;
 8001344:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  hadc3.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 8001348:	6482      	str	r2, [r0, #72]	; 0x48
  hadc3.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 800134a:	6503      	str	r3, [r0, #80]	; 0x50
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800134c:	f003 fece 	bl	80050ec <HAL_ADC_Init>
 8001350:	b9c8      	cbnz	r0, 8001386 <MX_ADC3_Init+0x8e>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001352:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8001354:	4811      	ldr	r0, [pc, #68]	; (800139c <MX_ADC3_Init+0xa4>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001356:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8001358:	a901      	add	r1, sp, #4
 800135a:	f004 fb8f 	bl	8005a7c <HAL_ADCEx_MultiModeConfigChannel>
 800135e:	b9c8      	cbnz	r0, 8001394 <MX_ADC3_Init+0x9c>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001360:	4a10      	ldr	r2, [pc, #64]	; (80013a4 <MX_ADC3_Init+0xac>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001362:	480e      	ldr	r0, [pc, #56]	; (800139c <MX_ADC3_Init+0xa4>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001364:	2306      	movs	r3, #6
 8001366:	e9cd 2304 	strd	r2, r3, [sp, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800136a:	2407      	movs	r4, #7
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800136c:	237f      	movs	r3, #127	; 0x7f
 800136e:	e9cd 4306 	strd	r4, r3, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001372:	2204      	movs	r2, #4
  sConfig.Offset = 0;
 8001374:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001376:	a904      	add	r1, sp, #16
  sConfig.Offset = 0;
 8001378:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800137c:	f004 f82c 	bl	80053d8 <HAL_ADC_ConfigChannel>
 8001380:	b920      	cbnz	r0, 800138c <MX_ADC3_Init+0x94>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001382:	b00c      	add	sp, #48	; 0x30
 8001384:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001386:	f002 fdaf 	bl	8003ee8 <Error_Handler>
 800138a:	e7e2      	b.n	8001352 <MX_ADC3_Init+0x5a>
    Error_Handler();
 800138c:	f002 fdac 	bl	8003ee8 <Error_Handler>
}
 8001390:	b00c      	add	sp, #48	; 0x30
 8001392:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001394:	f002 fda8 	bl	8003ee8 <Error_Handler>
 8001398:	e7e2      	b.n	8001360 <MX_ADC3_Init+0x68>
 800139a:	bf00      	nop
 800139c:	2000026c 	.word	0x2000026c
 80013a0:	50000400 	.word	0x50000400
 80013a4:	04300002 	.word	0x04300002

080013a8 <MX_ADC5_Init>:
/* ADC5 init function */
void MX_ADC5_Init(void)
{
 80013a8:	b510      	push	{r4, lr}
 80013aa:	b088      	sub	sp, #32

  /* USER CODE BEGIN ADC5_Init 0 */

  /* USER CODE END ADC5_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013ac:	2220      	movs	r2, #32
 80013ae:	2100      	movs	r1, #0
 80013b0:	4668      	mov	r0, sp
 80013b2:	f009 fbd9 	bl	800ab68 <memset>
  /* USER CODE END ADC5_Init 1 */

  /** Common config
  */
  hadc5.Instance = ADC5;
  hadc5.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80013b6:	4c1e      	ldr	r4, [pc, #120]	; (8001430 <MX_ADC5_Init+0x88>)
  hadc5.Instance = ADC5;
 80013b8:	481e      	ldr	r0, [pc, #120]	; (8001434 <MX_ADC5_Init+0x8c>)
  hadc5.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80013ba:	f44f 3240 	mov.w	r2, #196608	; 0x30000
  hadc5.Init.Resolution = ADC_RESOLUTION_12B;
 80013be:	2300      	movs	r3, #0
  hadc5.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80013c0:	e9c0 4200 	strd	r4, r2, [r0]
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc5.Init.GainCompensation = 0;
  hadc5.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc5.Init.LowPowerAutoWait = DISABLE;
 80013c4:	f44f 7280 	mov.w	r2, #256	; 0x100
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013c8:	2104      	movs	r1, #4
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013ca:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hadc5.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hadc5.Init.ContinuousConvMode = ENABLE;
  hadc5.Init.NbrOfConversion = 1;
  hadc5.Init.DiscontinuousConvMode = DISABLE;
  hadc5.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc5.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013d2:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
  hadc5.Init.LowPowerAutoWait = DISABLE;
 80013d6:	8382      	strh	r2, [r0, #28]
  hadc5.Init.DiscontinuousConvMode = DISABLE;
 80013d8:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hadc5.Init.NbrOfConversion = 1;
 80013dc:	2201      	movs	r2, #1
  hadc5.Init.DMAContinuousRequests = ENABLE;
  hadc5.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80013de:	63c3      	str	r3, [r0, #60]	; 0x3c
  hadc5.Init.OversamplingMode = ENABLE;
  hadc5.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
  hadc5.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
  hadc5.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 80013e0:	64c3      	str	r3, [r0, #76]	; 0x4c
  hadc5.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 80013e2:	2340      	movs	r3, #64	; 0x40
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013e4:	6181      	str	r1, [r0, #24]
  hadc5.Init.NbrOfConversion = 1;
 80013e6:	6202      	str	r2, [r0, #32]
  hadc5.Init.DMAContinuousRequests = ENABLE;
 80013e8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  hadc5.Init.OversamplingMode = ENABLE;
 80013ec:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
  hadc5.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
 80013f0:	6441      	str	r1, [r0, #68]	; 0x44
  hadc5.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 80013f2:	6483      	str	r3, [r0, #72]	; 0x48
  hadc5.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 80013f4:	6502      	str	r2, [r0, #80]	; 0x50
  if (HAL_ADC_Init(&hadc5) != HAL_OK)
 80013f6:	f003 fe79 	bl	80050ec <HAL_ADC_Init>
 80013fa:	b990      	cbnz	r0, 8001422 <MX_ADC5_Init+0x7a>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80013fc:	4a0e      	ldr	r2, [pc, #56]	; (8001438 <MX_ADC5_Init+0x90>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 80013fe:	480d      	ldr	r0, [pc, #52]	; (8001434 <MX_ADC5_Init+0x8c>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001400:	2306      	movs	r3, #6
 8001402:	e9cd 2300 	strd	r2, r3, [sp]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001406:	2407      	movs	r4, #7
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001408:	237f      	movs	r3, #127	; 0x7f
 800140a:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800140e:	2204      	movs	r2, #4
  sConfig.Offset = 0;
 8001410:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 8001412:	4669      	mov	r1, sp
  sConfig.Offset = 0;
 8001414:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 8001418:	f003 ffde 	bl	80053d8 <HAL_ADC_ConfigChannel>
 800141c:	b920      	cbnz	r0, 8001428 <MX_ADC5_Init+0x80>
  }
  /* USER CODE BEGIN ADC5_Init 2 */

  /* USER CODE END ADC5_Init 2 */

}
 800141e:	b008      	add	sp, #32
 8001420:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001422:	f002 fd61 	bl	8003ee8 <Error_Handler>
 8001426:	e7e9      	b.n	80013fc <MX_ADC5_Init+0x54>
    Error_Handler();
 8001428:	f002 fd5e 	bl	8003ee8 <Error_Handler>
}
 800142c:	b008      	add	sp, #32
 800142e:	bd10      	pop	{r4, pc}
 8001430:	50000600 	.word	0x50000600
 8001434:	200002d8 	.word	0x200002d8
 8001438:	08600004 	.word	0x08600004

0800143c <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC345_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800143c:	b570      	push	{r4, r5, r6, lr}
 800143e:	4604      	mov	r4, r0
 8001440:	b0a0      	sub	sp, #128	; 0x80

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001442:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001444:	2254      	movs	r2, #84	; 0x54
 8001446:	a80b      	add	r0, sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001448:	e9cd 1106 	strd	r1, r1, [sp, #24]
 800144c:	e9cd 1108 	strd	r1, r1, [sp, #32]
 8001450:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001452:	f009 fb89 	bl	800ab68 <memset>
  if(adcHandle->Instance==ADC1)
 8001456:	6823      	ldr	r3, [r4, #0]
 8001458:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800145c:	d007      	beq.n	800146e <HAL_ADC_MspInit+0x32>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC3)
 800145e:	4a5f      	ldr	r2, [pc, #380]	; (80015dc <HAL_ADC_MspInit+0x1a0>)
 8001460:	4293      	cmp	r3, r2
 8001462:	d04a      	beq.n	80014fa <HAL_ADC_MspInit+0xbe>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC5)
 8001464:	4a5e      	ldr	r2, [pc, #376]	; (80015e0 <HAL_ADC_MspInit+0x1a4>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d07a      	beq.n	8001560 <HAL_ADC_MspInit+0x124>

  /* USER CODE BEGIN ADC5_MspInit 1 */

  /* USER CODE END ADC5_MspInit 1 */
  }
}
 800146a:	b020      	add	sp, #128	; 0x80
 800146c:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800146e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001472:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001476:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001478:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800147a:	931c      	str	r3, [sp, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800147c:	f005 ff1a 	bl	80072b4 <HAL_RCCEx_PeriphCLKConfig>
 8001480:	2800      	cmp	r0, #0
 8001482:	f040 80a2 	bne.w	80015ca <HAL_ADC_MspInit+0x18e>
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001486:	4b57      	ldr	r3, [pc, #348]	; (80015e4 <HAL_ADC_MspInit+0x1a8>)
    HAL_GPIO_Init(V_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001488:	4857      	ldr	r0, [pc, #348]	; (80015e8 <HAL_ADC_MspInit+0x1ac>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 800148a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    hdma_adc1.Instance = DMA1_Channel5;
 800148c:	4d57      	ldr	r5, [pc, #348]	; (80015ec <HAL_ADC_MspInit+0x1b0>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 800148e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001492:	64da      	str	r2, [r3, #76]	; 0x4c
 8001494:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001496:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800149a:	9200      	str	r2, [sp, #0]
 800149c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800149e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80014a0:	f042 0202 	orr.w	r2, r2, #2
 80014a4:	64da      	str	r2, [r3, #76]	; 0x4c
 80014a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014a8:	f003 0302 	and.w	r3, r3, #2
 80014ac:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = V_SENSE_Pin;
 80014ae:	2201      	movs	r2, #1
 80014b0:	2303      	movs	r3, #3
    HAL_GPIO_Init(V_SENSE_GPIO_Port, &GPIO_InitStruct);
 80014b2:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = V_SENSE_Pin;
 80014b6:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014bc:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(V_SENSE_GPIO_Port, &GPIO_InitStruct);
 80014be:	f005 f9bf 	bl	8006840 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel5;
 80014c2:	4a4b      	ldr	r2, [pc, #300]	; (80015f0 <HAL_ADC_MspInit+0x1b4>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80014c4:	2305      	movs	r3, #5
    hdma_adc5.Init.Request = DMA_REQUEST_ADC5;
 80014c6:	e9c5 2300 	strd	r2, r3, [r5]
    hdma_adc5.Init.MemInc = DMA_MINC_ENABLE;
 80014ca:	2280      	movs	r2, #128	; 0x80
    hdma_adc5.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80014cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014d0:	e9c5 2304 	strd	r2, r3, [r5, #16]
    hdma_adc5.Init.Mode = DMA_CIRCULAR;
 80014d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014d8:	2320      	movs	r3, #32
    hdma_adc5.Init.PeriphInc = DMA_PINC_DISABLE;
 80014da:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_adc5.Init.Mode = DMA_CIRCULAR;
 80014de:	e9c5 2306 	strd	r2, r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_adc5) != HAL_OK)
 80014e2:	4628      	mov	r0, r5
    hdma_adc5.Init.Priority = DMA_PRIORITY_LOW;
 80014e4:	622e      	str	r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc5) != HAL_OK)
 80014e6:	f004 fbf1 	bl	8005ccc <HAL_DMA_Init>
 80014ea:	b918      	cbnz	r0, 80014f4 <HAL_ADC_MspInit+0xb8>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc5);
 80014ec:	6565      	str	r5, [r4, #84]	; 0x54
 80014ee:	62ac      	str	r4, [r5, #40]	; 0x28
}
 80014f0:	b020      	add	sp, #128	; 0x80
 80014f2:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80014f4:	f002 fcf8 	bl	8003ee8 <Error_Handler>
 80014f8:	e7f8      	b.n	80014ec <HAL_ADC_MspInit+0xb0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 80014fa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 80014fe:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001502:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001504:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8001506:	931d      	str	r3, [sp, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001508:	f005 fed4 	bl	80072b4 <HAL_RCCEx_PeriphCLKConfig>
 800150c:	2800      	cmp	r0, #0
 800150e:	d15f      	bne.n	80015d0 <HAL_ADC_MspInit+0x194>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8001510:	4a38      	ldr	r2, [pc, #224]	; (80015f4 <HAL_ADC_MspInit+0x1b8>)
 8001512:	6813      	ldr	r3, [r2, #0]
 8001514:	3301      	adds	r3, #1
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8001516:	2b01      	cmp	r3, #1
    HAL_RCC_ADC345_CLK_ENABLED++;
 8001518:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 800151a:	d109      	bne.n	8001530 <HAL_ADC_MspInit+0xf4>
      __HAL_RCC_ADC345_CLK_ENABLE();
 800151c:	4b31      	ldr	r3, [pc, #196]	; (80015e4 <HAL_ADC_MspInit+0x1a8>)
 800151e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001520:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001524:	64da      	str	r2, [r3, #76]	; 0x4c
 8001526:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001528:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800152c:	9302      	str	r3, [sp, #8]
 800152e:	9b02      	ldr	r3, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001530:	4b2c      	ldr	r3, [pc, #176]	; (80015e4 <HAL_ADC_MspInit+0x1a8>)
    HAL_GPIO_Init(C_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001532:	482d      	ldr	r0, [pc, #180]	; (80015e8 <HAL_ADC_MspInit+0x1ac>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001534:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    hdma_adc3.Instance = DMA1_Channel3;
 8001536:	4d30      	ldr	r5, [pc, #192]	; (80015f8 <HAL_ADC_MspInit+0x1bc>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001538:	f042 0202 	orr.w	r2, r2, #2
 800153c:	64da      	str	r2, [r3, #76]	; 0x4c
 800153e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001540:	f003 0302 	and.w	r3, r3, #2
 8001544:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = C_SENSE_Pin;
 8001546:	2202      	movs	r2, #2
 8001548:	2303      	movs	r3, #3
    HAL_GPIO_Init(C_SENSE_GPIO_Port, &GPIO_InitStruct);
 800154a:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154c:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = C_SENSE_Pin;
 800154e:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001552:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001554:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(C_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001556:	f005 f973 	bl	8006840 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA1_Channel3;
 800155a:	4a28      	ldr	r2, [pc, #160]	; (80015fc <HAL_ADC_MspInit+0x1c0>)
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 800155c:	2325      	movs	r3, #37	; 0x25
 800155e:	e7b2      	b.n	80014c6 <HAL_ADC_MspInit+0x8a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001560:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8001564:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001568:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 800156a:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 800156c:	931d      	str	r3, [sp, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800156e:	f005 fea1 	bl	80072b4 <HAL_RCCEx_PeriphCLKConfig>
 8001572:	2800      	cmp	r0, #0
 8001574:	d12f      	bne.n	80015d6 <HAL_ADC_MspInit+0x19a>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8001576:	4a1f      	ldr	r2, [pc, #124]	; (80015f4 <HAL_ADC_MspInit+0x1b8>)
 8001578:	6813      	ldr	r3, [r2, #0]
 800157a:	3301      	adds	r3, #1
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 800157c:	2b01      	cmp	r3, #1
    HAL_RCC_ADC345_CLK_ENABLED++;
 800157e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8001580:	d109      	bne.n	8001596 <HAL_ADC_MspInit+0x15a>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8001582:	4b18      	ldr	r3, [pc, #96]	; (80015e4 <HAL_ADC_MspInit+0x1a8>)
 8001584:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001586:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800158a:	64da      	str	r2, [r3, #76]	; 0x4c
 800158c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800158e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001592:	9304      	str	r3, [sp, #16]
 8001594:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001596:	4b13      	ldr	r3, [pc, #76]	; (80015e4 <HAL_ADC_MspInit+0x1a8>)
    hdma_adc5.Instance = DMA1_Channel4;
 8001598:	4d19      	ldr	r5, [pc, #100]	; (8001600 <HAL_ADC_MspInit+0x1c4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800159a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800159c:	f042 0201 	orr.w	r2, r2, #1
 80015a0:	64da      	str	r2, [r3, #76]	; 0x4c
 80015a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015a4:	f003 0301 	and.w	r3, r3, #1
 80015a8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80015aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015ae:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b0:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b2:	2600      	movs	r6, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80015b8:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015be:	9b05      	ldr	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c0:	f005 f93e 	bl	8006840 <HAL_GPIO_Init>
    hdma_adc5.Instance = DMA1_Channel4;
 80015c4:	4a0f      	ldr	r2, [pc, #60]	; (8001604 <HAL_ADC_MspInit+0x1c8>)
    hdma_adc5.Init.Request = DMA_REQUEST_ADC5;
 80015c6:	2327      	movs	r3, #39	; 0x27
 80015c8:	e77d      	b.n	80014c6 <HAL_ADC_MspInit+0x8a>
      Error_Handler();
 80015ca:	f002 fc8d 	bl	8003ee8 <Error_Handler>
 80015ce:	e75a      	b.n	8001486 <HAL_ADC_MspInit+0x4a>
      Error_Handler();
 80015d0:	f002 fc8a 	bl	8003ee8 <Error_Handler>
 80015d4:	e79c      	b.n	8001510 <HAL_ADC_MspInit+0xd4>
      Error_Handler();
 80015d6:	f002 fc87 	bl	8003ee8 <Error_Handler>
 80015da:	e7cc      	b.n	8001576 <HAL_ADC_MspInit+0x13a>
 80015dc:	50000400 	.word	0x50000400
 80015e0:	50000600 	.word	0x50000600
 80015e4:	40021000 	.word	0x40021000
 80015e8:	48000400 	.word	0x48000400
 80015ec:	20000344 	.word	0x20000344
 80015f0:	40020058 	.word	0x40020058
 80015f4:	200001fc 	.word	0x200001fc
 80015f8:	200003a4 	.word	0x200003a4
 80015fc:	40020030 	.word	0x40020030
 8001600:	20000404 	.word	0x20000404
 8001604:	40020044 	.word	0x40020044

08001608 <can1_init_ibis>:
FDCAN_TxHeaderTypeDef TxHeader;
FDCAN_FilterTypeDef sFilterConfig;

// power,FC,mose
void can1_init_ibis(FDCAN_HandleTypeDef * handler)
{
 8001608:	b500      	push	{lr}
  FDCAN_FilterTypeDef sFilterConfig;
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
  sFilterConfig.FilterIndex = 0;
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
  sFilterConfig.FilterID1 = 0x000;
 800160a:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8001658 <can1_init_ibis+0x50>
{
 800160e:	b087      	sub	sp, #28
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8001610:	2102      	movs	r1, #2
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8001612:	2300      	movs	r3, #0
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001614:	2201      	movs	r2, #1
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8001616:	9102      	str	r1, [sp, #8]
  sFilterConfig.FilterID2 = 0x000;
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8001618:	4811      	ldr	r0, [pc, #68]	; (8001660 <can1_init_ibis+0x58>)
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800161a:	9203      	str	r2, [sp, #12]
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 800161c:	4669      	mov	r1, sp
  sFilterConfig.FilterIndex = 0;
 800161e:	e9cd 3300 	strd	r3, r3, [sp]
  sFilterConfig.FilterID1 = 0x000;
 8001622:	ed8d 7b04 	vstr	d7, [sp, #16]
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8001626:	f004 fe85 	bl	8006334 <HAL_FDCAN_ConfigFilter>
 800162a:	b930      	cbnz	r0, 800163a <can1_init_ibis+0x32>
    Error_Handler();
  }
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 800162c:	480c      	ldr	r0, [pc, #48]	; (8001660 <can1_init_ibis+0x58>)
 800162e:	f004 feb3 	bl	8006398 <HAL_FDCAN_Start>
 8001632:	b948      	cbnz	r0, 8001648 <can1_init_ibis+0x40>
    Error_Handler();
  }
}
 8001634:	b007      	add	sp, #28
 8001636:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800163a:	f002 fc55 	bl	8003ee8 <Error_Handler>
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 800163e:	4808      	ldr	r0, [pc, #32]	; (8001660 <can1_init_ibis+0x58>)
 8001640:	f004 feaa 	bl	8006398 <HAL_FDCAN_Start>
 8001644:	2800      	cmp	r0, #0
 8001646:	d0f5      	beq.n	8001634 <can1_init_ibis+0x2c>
    Error_Handler();
 8001648:	f002 fc4e 	bl	8003ee8 <Error_Handler>
}
 800164c:	b007      	add	sp, #28
 800164e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001652:	bf00      	nop
 8001654:	f3af 8000 	nop.w
	...
 8001660:	20000cb4 	.word	0x20000cb4

08001664 <can1_send>:

void can1_send(int id, uint8_t senddata[])
{
  TxHeader.Identifier = id;
 8001664:	4b0d      	ldr	r3, [pc, #52]	; (800169c <can1_send+0x38>)
{
 8001666:	b570      	push	{r4, r5, r6, lr}
  TxHeader.IdType = FDCAN_STANDARD_ID;
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001668:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  TxHeader.IdType = FDCAN_STANDARD_ID;
 800166c:	2500      	movs	r5, #0
 800166e:	e9c3 0500 	strd	r0, r5, [r3]
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001672:	e9c3 5202 	strd	r5, r2, [r3, #8]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
  TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8001676:	e9c3 5504 	strd	r5, r5, [r3, #16]
  TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800167a:	e9c3 5506 	strd	r5, r5, [r3, #24]
  TxHeader.MessageMarker = 0;

  /* Request transmission */
  //if (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) == 3) return;
  while(HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) != 3) {}
 800167e:	4c08      	ldr	r4, [pc, #32]	; (80016a0 <can1_send+0x3c>)
  TxHeader.MessageMarker = 0;
 8001680:	621d      	str	r5, [r3, #32]
{
 8001682:	460e      	mov	r6, r1
  while(HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) != 3) {}
 8001684:	4620      	mov	r0, r4
 8001686:	f004 ff89 	bl	800659c <HAL_FDCAN_GetTxFifoFreeLevel>
 800168a:	2803      	cmp	r0, #3
 800168c:	d1fa      	bne.n	8001684 <can1_send+0x20>
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, senddata);
 800168e:	4632      	mov	r2, r6
 8001690:	4902      	ldr	r1, [pc, #8]	; (800169c <can1_send+0x38>)
 8001692:	4803      	ldr	r0, [pc, #12]	; (80016a0 <can1_send+0x3c>)
}
 8001694:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, senddata);
 8001698:	f004 be96 	b.w	80063c8 <HAL_FDCAN_AddMessageToTxFifoQ>
 800169c:	20000464 	.word	0x20000464
 80016a0:	20000cb4 	.word	0x20000cb4
 80016a4:	00000000 	.word	0x00000000

080016a8 <can2_init_ibis>:

void can2_init_ibis(FDCAN_HandleTypeDef * handler)
{
 80016a8:	b500      	push	{lr}
  FDCAN_FilterTypeDef sFilterConfig;
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
  sFilterConfig.FilterIndex = 0;
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
  sFilterConfig.FilterID1 = 0x000;
 80016aa:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80016f8 <can2_init_ibis+0x50>
{
 80016ae:	b087      	sub	sp, #28
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80016b0:	2102      	movs	r1, #2
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 80016b2:	2300      	movs	r3, #0
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80016b4:	2201      	movs	r2, #1
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80016b6:	9102      	str	r1, [sp, #8]
  sFilterConfig.FilterID2 = 0x000;
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK) {
 80016b8:	4811      	ldr	r0, [pc, #68]	; (8001700 <can2_init_ibis+0x58>)
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80016ba:	9203      	str	r2, [sp, #12]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK) {
 80016bc:	4669      	mov	r1, sp
  sFilterConfig.FilterIndex = 0;
 80016be:	e9cd 3300 	strd	r3, r3, [sp]
  sFilterConfig.FilterID1 = 0x000;
 80016c2:	ed8d 7b04 	vstr	d7, [sp, #16]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK) {
 80016c6:	f004 fe35 	bl	8006334 <HAL_FDCAN_ConfigFilter>
 80016ca:	b930      	cbnz	r0, 80016da <can2_init_ibis+0x32>
    Error_Handler();
  }
  if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK) {
 80016cc:	480c      	ldr	r0, [pc, #48]	; (8001700 <can2_init_ibis+0x58>)
 80016ce:	f004 fe63 	bl	8006398 <HAL_FDCAN_Start>
 80016d2:	b948      	cbnz	r0, 80016e8 <can2_init_ibis+0x40>
    Error_Handler();
  }
}
 80016d4:	b007      	add	sp, #28
 80016d6:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80016da:	f002 fc05 	bl	8003ee8 <Error_Handler>
  if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK) {
 80016de:	4808      	ldr	r0, [pc, #32]	; (8001700 <can2_init_ibis+0x58>)
 80016e0:	f004 fe5a 	bl	8006398 <HAL_FDCAN_Start>
 80016e4:	2800      	cmp	r0, #0
 80016e6:	d0f5      	beq.n	80016d4 <can2_init_ibis+0x2c>
    Error_Handler();
 80016e8:	f002 fbfe 	bl	8003ee8 <Error_Handler>
}
 80016ec:	b007      	add	sp, #28
 80016ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80016f2:	bf00      	nop
 80016f4:	f3af 8000 	nop.w
	...
 8001700:	20000d18 	.word	0x20000d18

08001704 <can2_send>:

void can2_send(int id, uint8_t senddata[])
{
  TxHeader.Identifier = id;
 8001704:	4b0d      	ldr	r3, [pc, #52]	; (800173c <can2_send+0x38>)
{
 8001706:	b570      	push	{r4, r5, r6, lr}
  TxHeader.IdType = FDCAN_STANDARD_ID;
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001708:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  TxHeader.IdType = FDCAN_STANDARD_ID;
 800170c:	2500      	movs	r5, #0
 800170e:	e9c3 0500 	strd	r0, r5, [r3]
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001712:	e9c3 5202 	strd	r5, r2, [r3, #8]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
  TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8001716:	e9c3 5504 	strd	r5, r5, [r3, #16]
  TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800171a:	e9c3 5506 	strd	r5, r5, [r3, #24]
  TxHeader.MessageMarker = 0;

  /* Request transmission */
  //if (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) == 3) return;
  while(HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) != 3) {}
 800171e:	4c08      	ldr	r4, [pc, #32]	; (8001740 <can2_send+0x3c>)
  TxHeader.MessageMarker = 0;
 8001720:	621d      	str	r5, [r3, #32]
{
 8001722:	460e      	mov	r6, r1
  while(HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) != 3) {}
 8001724:	4620      	mov	r0, r4
 8001726:	f004 ff39 	bl	800659c <HAL_FDCAN_GetTxFifoFreeLevel>
 800172a:	2803      	cmp	r0, #3
 800172c:	d1fa      	bne.n	8001724 <can2_send+0x20>
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader, senddata);
 800172e:	4632      	mov	r2, r6
 8001730:	4902      	ldr	r1, [pc, #8]	; (800173c <can2_send+0x38>)
 8001732:	4803      	ldr	r0, [pc, #12]	; (8001740 <can2_send+0x3c>)
}
 8001734:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader, senddata);
 8001738:	f004 be46 	b.w	80063c8 <HAL_FDCAN_AddMessageToTxFifoQ>
 800173c:	20000464 	.word	0x20000464
 8001740:	20000d18 	.word	0x20000d18

08001744 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001744:	4b27      	ldr	r3, [pc, #156]	; (80017e4 <MX_DMA_Init+0xa0>)
{
 8001746:	b510      	push	{r4, lr}
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001748:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800174a:	f040 0004 	orr.w	r0, r0, #4
 800174e:	6498      	str	r0, [r3, #72]	; 0x48
 8001750:	6c9c      	ldr	r4, [r3, #72]	; 0x48
{
 8001752:	b082      	sub	sp, #8
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001754:	f004 0404 	and.w	r4, r4, #4
 8001758:	9400      	str	r4, [sp, #0]
 800175a:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800175c:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 800175e:	f044 0401 	orr.w	r4, r4, #1
 8001762:	649c      	str	r4, [r3, #72]	; 0x48
 8001764:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001766:	f003 0301 	and.w	r3, r3, #1

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800176a:	2200      	movs	r2, #0
 800176c:	2105      	movs	r1, #5
  __HAL_RCC_DMA1_CLK_ENABLE();
 800176e:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001770:	200c      	movs	r0, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001772:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001774:	f004 fa44 	bl	8005c00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001778:	200c      	movs	r0, #12
 800177a:	f004 fa7f 	bl	8005c7c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 9, 0);
 800177e:	2200      	movs	r2, #0
 8001780:	2109      	movs	r1, #9
 8001782:	200d      	movs	r0, #13
 8001784:	f004 fa3c 	bl	8005c00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001788:	200d      	movs	r0, #13
 800178a:	f004 fa77 	bl	8005c7c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 10, 0);
 800178e:	2200      	movs	r2, #0
 8001790:	210a      	movs	r1, #10
 8001792:	200e      	movs	r0, #14
 8001794:	f004 fa34 	bl	8005c00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001798:	200e      	movs	r0, #14
 800179a:	f004 fa6f 	bl	8005c7c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 11, 0);
 800179e:	2200      	movs	r2, #0
 80017a0:	210b      	movs	r1, #11
 80017a2:	200f      	movs	r0, #15
 80017a4:	f004 fa2c 	bl	8005c00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80017a8:	200f      	movs	r0, #15
 80017aa:	f004 fa67 	bl	8005c7c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 14, 0);
 80017ae:	2200      	movs	r2, #0
 80017b0:	210e      	movs	r1, #14
 80017b2:	2010      	movs	r0, #16
 80017b4:	f004 fa24 	bl	8005c00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80017b8:	2010      	movs	r0, #16
 80017ba:	f004 fa5f 	bl	8005c7c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 15, 0);
 80017be:	2200      	movs	r2, #0
 80017c0:	210f      	movs	r1, #15
 80017c2:	2011      	movs	r0, #17
 80017c4:	f004 fa1c 	bl	8005c00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80017c8:	2011      	movs	r0, #17
 80017ca:	f004 fa57 	bl	8005c7c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel8_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel8_IRQn, 0, 0);
 80017ce:	2200      	movs	r2, #0
 80017d0:	2060      	movs	r0, #96	; 0x60
 80017d2:	4611      	mov	r1, r2
 80017d4:	f004 fa14 	bl	8005c00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel8_IRQn);
 80017d8:	2060      	movs	r0, #96	; 0x60

}
 80017da:	b002      	add	sp, #8
 80017dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA1_Channel8_IRQn);
 80017e0:	f004 ba4c 	b.w	8005c7c <HAL_NVIC_EnableIRQ>
 80017e4:	40021000 	.word	0x40021000

080017e8 <dma_printf_init>:
#include "dma_ring.h"
#include <stdbool.h>

struct dma_printf_info dmi;

void dma_printf_init(UART_HandleTypeDef *printf_huart){
 80017e8:	b510      	push	{r4, lr}
    dmi.huart = printf_huart;
 80017ea:	4c06      	ldr	r4, [pc, #24]	; (8001804 <dma_printf_init+0x1c>)
void dma_printf_init(UART_HandleTypeDef *printf_huart){
 80017ec:	4601      	mov	r1, r0
    dma_ring_init(&dmi.tx_ring, printf_huart);
 80017ee:	4620      	mov	r0, r4
    dmi.huart = printf_huart;
 80017f0:	f8c4 1410 	str.w	r1, [r4, #1040]	; 0x410
    dma_ring_init(&dmi.tx_ring, printf_huart);
 80017f4:	f000 f830 	bl	8001858 <dma_ring_init>
    dmi.sending = false;
 80017f8:	2300      	movs	r3, #0
 80017fa:	f8c4 340c 	str.w	r3, [r4, #1036]	; 0x40c
    dmi.previous_send_len = 0;
 80017fe:	f8c4 3414 	str.w	r3, [r4, #1044]	; 0x414
}
 8001802:	bd10      	pop	{r4, pc}
 8001804:	20000488 	.word	0x20000488

08001808 <dma_printf_send_it>:
        dmi.sending = true;
        HAL_UART_Transmit_DMA(dmi.huart, dmi.tx_ring.buf+dma_ring_get_r_ptr(&dmi.tx_ring), len);
    }
}

void dma_printf_send_it(UART_HandleTypeDef *printf_huart) {
 8001808:	b570      	push	{r4, r5, r6, lr}
    if(dmi.huart != printf_huart) return;
 800180a:	4c12      	ldr	r4, [pc, #72]	; (8001854 <dma_printf_send_it+0x4c>)
 800180c:	f8d4 3410 	ldr.w	r3, [r4, #1040]	; 0x410
 8001810:	4283      	cmp	r3, r0
 8001812:	d000      	beq.n	8001816 <dma_printf_send_it+0xe>
        dmi.sending = true;
        HAL_UART_Transmit_DMA(dmi.huart, dmi.tx_ring.buf+dma_ring_get_r_ptr(&dmi.tx_ring), len);
    }else{
        dmi.sending = false;
    }
}
 8001814:	bd70      	pop	{r4, r5, r6, pc}
    dma_ring_forward_r_ptr(&dmi.tx_ring, dmi.previous_send_len);
 8001816:	f8d4 1414 	ldr.w	r1, [r4, #1044]	; 0x414
 800181a:	4620      	mov	r0, r4
 800181c:	f000 f834 	bl	8001888 <dma_ring_forward_r_ptr>
    uint16_t len = (uint16_t)dma_ring_available_linear(&dmi.tx_ring);
 8001820:	4620      	mov	r0, r4
 8001822:	f000 f823 	bl	800186c <dma_ring_available_linear>
 8001826:	b285      	uxth	r5, r0
    if (len > 0 ) {
 8001828:	b915      	cbnz	r5, 8001830 <dma_printf_send_it+0x28>
        dmi.sending = false;
 800182a:	f8c4 540c 	str.w	r5, [r4, #1036]	; 0x40c
}
 800182e:	bd70      	pop	{r4, r5, r6, pc}
        dmi.sending = true;
 8001830:	2301      	movs	r3, #1
        HAL_UART_Transmit_DMA(dmi.huart, dmi.tx_ring.buf+dma_ring_get_r_ptr(&dmi.tx_ring), len);
 8001832:	4620      	mov	r0, r4
 8001834:	f8d4 6410 	ldr.w	r6, [r4, #1040]	; 0x410
        dmi.previous_send_len = len;
 8001838:	f8c4 5414 	str.w	r5, [r4, #1044]	; 0x414
        dmi.sending = true;
 800183c:	f8c4 340c 	str.w	r3, [r4, #1036]	; 0x40c
        HAL_UART_Transmit_DMA(dmi.huart, dmi.tx_ring.buf+dma_ring_get_r_ptr(&dmi.tx_ring), len);
 8001840:	f000 f81e 	bl	8001880 <dma_ring_get_r_ptr>
 8001844:	462a      	mov	r2, r5
 8001846:	1821      	adds	r1, r4, r0
 8001848:	4630      	mov	r0, r6
}
 800184a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        HAL_UART_Transmit_DMA(dmi.huart, dmi.tx_ring.buf+dma_ring_get_r_ptr(&dmi.tx_ring), len);
 800184e:	f007 b86f 	b.w	8008930 <HAL_UART_Transmit_DMA>
 8001852:	bf00      	nop
 8001854:	20000488 	.word	0x20000488

08001858 <dma_ring_init>:
static void update_w_ptr(struct dma_ring_buf *ring){
	ring->w_ptr = (uint16_t)((ring->buf_size - __HAL_DMA_GET_COUNTER(ring->huart->hdmarx))&0xFFFF);
}

void dma_ring_init(struct dma_ring_buf *ring, UART_HandleTypeDef *huart){
  ring->buf_size = RING_BUF_SIZE;
 8001858:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800185c:	2300      	movs	r3, #0
 800185e:	f8c0 2400 	str.w	r2, [r0, #1024]	; 0x400
 8001862:	f8c0 3404 	str.w	r3, [r0, #1028]	; 0x404
  ring->w_ptr = 0;
  ring->r_ptr = 0;
  ring->overwrite_cnt = 0;
  ring->huart = huart;
 8001866:	f8c0 1408 	str.w	r1, [r0, #1032]	; 0x408
}
 800186a:	4770      	bx	lr

0800186c <dma_ring_available_linear>:
  }else{
    return ring->buf_size + ring->w_ptr - ring->r_ptr;
  }
}
int dma_ring_available_linear(struct dma_ring_buf *ring){
  if(ring->w_ptr >= ring->r_ptr){
 800186c:	f8b0 2402 	ldrh.w	r2, [r0, #1026]	; 0x402
 8001870:	f8b0 3404 	ldrh.w	r3, [r0, #1028]	; 0x404
 8001874:	429a      	cmp	r2, r3
    return ring->w_ptr - ring->r_ptr;
  }else{
    return ring->buf_size - ring->r_ptr;
 8001876:	bf38      	it	cc
 8001878:	f8b0 2400 	ldrhcc.w	r2, [r0, #1024]	; 0x400
 800187c:	1ad0      	subs	r0, r2, r3
  }
}
 800187e:	4770      	bx	lr

08001880 <dma_ring_get_r_ptr>:
  return ring->w_ptr;
}

uint16_t dma_ring_get_r_ptr(struct dma_ring_buf *ring){
  return ring->r_ptr;
}
 8001880:	f8b0 0404 	ldrh.w	r0, [r0, #1028]	; 0x404
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop

08001888 <dma_ring_forward_r_ptr>:

void dma_ring_forward_r_ptr(struct dma_ring_buf *ring, int len){
  while(len > 0){
 8001888:	2900      	cmp	r1, #0
 800188a:	dd0c      	ble.n	80018a6 <dma_ring_forward_r_ptr+0x1e>
 800188c:	f8b0 3404 	ldrh.w	r3, [r0, #1028]	; 0x404
    if(ring->r_ptr+1 >= ring->buf_size){
 8001890:	f8b0 2400 	ldrh.w	r2, [r0, #1024]	; 0x400
 8001894:	3301      	adds	r3, #1
 8001896:	429a      	cmp	r2, r3
      ring->r_ptr = 0;
    }else{
      ring->r_ptr += 1;
 8001898:	bfcc      	ite	gt
 800189a:	b29b      	uxthgt	r3, r3
      ring->r_ptr = 0;
 800189c:	2300      	movle	r3, #0
  while(len > 0){
 800189e:	3901      	subs	r1, #1
 80018a0:	d1f8      	bne.n	8001894 <dma_ring_forward_r_ptr+0xc>
 80018a2:	f8a0 3404 	strh.w	r3, [r0, #1028]	; 0x404
    }
    len--;
  }
}
 80018a6:	4770      	bx	lr

080018a8 <dma_scanf_init>:
#include "dma_ring.h"
#include "dma_scanf.h"

struct dma_scanf_info dsi;

void dma_scanf_init(UART_HandleTypeDef *scanf_huart){
 80018a8:	b510      	push	{r4, lr}
    dsi.huart = scanf_huart;
 80018aa:	4c08      	ldr	r4, [pc, #32]	; (80018cc <dma_scanf_init+0x24>)
void dma_scanf_init(UART_HandleTypeDef *scanf_huart){
 80018ac:	4601      	mov	r1, r0
    dma_ring_init(&dsi.rx_ring, scanf_huart);
 80018ae:	4620      	mov	r0, r4
    dsi.huart = scanf_huart;
 80018b0:	f8c4 140c 	str.w	r1, [r4, #1036]	; 0x40c
    dma_ring_init(&dsi.rx_ring, scanf_huart);
 80018b4:	f7ff ffd0 	bl	8001858 <dma_ring_init>
    HAL_UART_Receive_DMA(dsi.huart, dsi.rx_ring.buf, dsi.rx_ring.buf_size);
 80018b8:	f8b4 2400 	ldrh.w	r2, [r4, #1024]	; 0x400
 80018bc:	f8d4 040c 	ldr.w	r0, [r4, #1036]	; 0x40c
 80018c0:	4621      	mov	r1, r4
}
 80018c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_UART_Receive_DMA(dsi.huart, dsi.rx_ring.buf, dsi.rx_ring.buf_size);
 80018c6:	f008 b949 	b.w	8009b5c <HAL_UART_Receive_DMA>
 80018ca:	bf00      	nop
 80018cc:	200008a0 	.word	0x200008a0

080018d0 <MX_FDCAN1_Init>:
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80018d0:	4810      	ldr	r0, [pc, #64]	; (8001914 <MX_FDCAN1_Init+0x44>)
{
 80018d2:	b510      	push	{r4, lr}
  hfdcan1.Instance = FDCAN1;
 80018d4:	4c10      	ldr	r4, [pc, #64]	; (8001918 <MX_FDCAN1_Init+0x48>)
 80018d6:	6004      	str	r4, [r0, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80018d8:	2201      	movs	r2, #1
  hfdcan1.Init.TransmitPause = DISABLE;
  hfdcan1.Init.ProtocolException = DISABLE;
  hfdcan1.Init.NominalPrescaler = 10;
 80018da:	210a      	movs	r1, #10
  hfdcan1.Init.NominalSyncJumpWidth = 1;
  hfdcan1.Init.NominalTimeSeg1 = 14;
 80018dc:	240e      	movs	r4, #14
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80018de:	2300      	movs	r3, #0
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80018e0:	e9c0 1205 	strd	r1, r2, [r0, #20]
  hfdcan1.Init.NominalTimeSeg1 = 14;
 80018e4:	61c4      	str	r4, [r0, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
  hfdcan1.Init.DataPrescaler = 10;
 80018e6:	6241      	str	r1, [r0, #36]	; 0x24
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80018e8:	2402      	movs	r4, #2
  hfdcan1.Init.DataSyncJumpWidth = 1;
  hfdcan1.Init.DataTimeSeg1 = 12;
 80018ea:	210c      	movs	r1, #12
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80018ec:	8202      	strh	r2, [r0, #16]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80018ee:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hfdcan1.Init.DataTimeSeg1 = 12;
 80018f2:	e9c0 210a 	strd	r2, r1, [r0, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg2 = 2;
  hfdcan1.Init.StdFiltersNbr = 0;
  hfdcan1.Init.ExtFiltersNbr = 0;
 80018f6:	e9c0 330d 	strd	r3, r3, [r0, #52]	; 0x34
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80018fa:	60c3      	str	r3, [r0, #12]
  hfdcan1.Init.ProtocolException = DISABLE;
 80018fc:	7483      	strb	r3, [r0, #18]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80018fe:	6204      	str	r4, [r0, #32]
  hfdcan1.Init.DataTimeSeg2 = 2;
 8001900:	6304      	str	r4, [r0, #48]	; 0x30
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001902:	63c3      	str	r3, [r0, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001904:	f004 fb98 	bl	8006038 <HAL_FDCAN_Init>
 8001908:	b900      	cbnz	r0, 800190c <MX_FDCAN1_Init+0x3c>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800190a:	bd10      	pop	{r4, pc}
 800190c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8001910:	f002 baea 	b.w	8003ee8 <Error_Handler>
 8001914:	20000cb4 	.word	0x20000cb4
 8001918:	40006400 	.word	0x40006400

0800191c <MX_FDCAN2_Init>:
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 800191c:	4810      	ldr	r0, [pc, #64]	; (8001960 <MX_FDCAN2_Init+0x44>)
{
 800191e:	b510      	push	{r4, lr}
  hfdcan2.Instance = FDCAN2;
 8001920:	4c10      	ldr	r4, [pc, #64]	; (8001964 <MX_FDCAN2_Init+0x48>)
 8001922:	6004      	str	r4, [r0, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8001924:	2201      	movs	r2, #1
  hfdcan2.Init.TransmitPause = DISABLE;
  hfdcan2.Init.ProtocolException = DISABLE;
  hfdcan2.Init.NominalPrescaler = 10;
 8001926:	210a      	movs	r1, #10
  hfdcan2.Init.NominalSyncJumpWidth = 1;
  hfdcan2.Init.NominalTimeSeg1 = 14;
 8001928:	240e      	movs	r4, #14
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800192a:	2300      	movs	r3, #0
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 800192c:	e9c0 1205 	strd	r1, r2, [r0, #20]
  hfdcan2.Init.NominalTimeSeg1 = 14;
 8001930:	61c4      	str	r4, [r0, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
  hfdcan2.Init.DataPrescaler = 10;
 8001932:	6241      	str	r1, [r0, #36]	; 0x24
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8001934:	2402      	movs	r4, #2
  hfdcan2.Init.DataSyncJumpWidth = 1;
  hfdcan2.Init.DataTimeSeg1 = 12;
 8001936:	210c      	movs	r1, #12
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8001938:	8202      	strh	r2, [r0, #16]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800193a:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hfdcan2.Init.DataTimeSeg1 = 12;
 800193e:	e9c0 210a 	strd	r2, r1, [r0, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg2 = 2;
  hfdcan2.Init.StdFiltersNbr = 0;
  hfdcan2.Init.ExtFiltersNbr = 0;
 8001942:	e9c0 330d 	strd	r3, r3, [r0, #52]	; 0x34
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8001946:	60c3      	str	r3, [r0, #12]
  hfdcan2.Init.ProtocolException = DISABLE;
 8001948:	7483      	strb	r3, [r0, #18]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 800194a:	6204      	str	r4, [r0, #32]
  hfdcan2.Init.DataTimeSeg2 = 2;
 800194c:	6304      	str	r4, [r0, #48]	; 0x30
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800194e:	63c3      	str	r3, [r0, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8001950:	f004 fb72 	bl	8006038 <HAL_FDCAN_Init>
 8001954:	b900      	cbnz	r0, 8001958 <MX_FDCAN2_Init+0x3c>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8001956:	bd10      	pop	{r4, pc}
 8001958:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800195c:	f002 bac4 	b.w	8003ee8 <Error_Handler>
 8001960:	20000d18 	.word	0x20000d18
 8001964:	40006800 	.word	0x40006800

08001968 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001968:	b510      	push	{r4, lr}
 800196a:	4604      	mov	r4, r0
 800196c:	b09e      	sub	sp, #120	; 0x78

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800196e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001970:	2254      	movs	r2, #84	; 0x54
 8001972:	a809      	add	r0, sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001974:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8001978:	e9cd 1106 	strd	r1, r1, [sp, #24]
 800197c:	9108      	str	r1, [sp, #32]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800197e:	f009 f8f3 	bl	800ab68 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8001982:	6823      	ldr	r3, [r4, #0]
 8001984:	4a52      	ldr	r2, [pc, #328]	; (8001ad0 <HAL_FDCAN_MspInit+0x168>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d004      	beq.n	8001994 <HAL_FDCAN_MspInit+0x2c>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
  else if(fdcanHandle->Instance==FDCAN2)
 800198a:	4a52      	ldr	r2, [pc, #328]	; (8001ad4 <HAL_FDCAN_MspInit+0x16c>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d047      	beq.n	8001a20 <HAL_FDCAN_MspInit+0xb8>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8001990:	b01e      	add	sp, #120	; 0x78
 8001992:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001994:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001998:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800199c:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800199e:	9209      	str	r2, [sp, #36]	; 0x24
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80019a0:	9317      	str	r3, [sp, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019a2:	f005 fc87 	bl	80072b4 <HAL_RCCEx_PeriphCLKConfig>
 80019a6:	2800      	cmp	r0, #0
 80019a8:	d17f      	bne.n	8001aaa <HAL_FDCAN_MspInit+0x142>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80019aa:	4a4b      	ldr	r2, [pc, #300]	; (8001ad8 <HAL_FDCAN_MspInit+0x170>)
 80019ac:	6813      	ldr	r3, [r2, #0]
 80019ae:	3301      	adds	r3, #1
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80019b0:	2b01      	cmp	r3, #1
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80019b2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80019b4:	d109      	bne.n	80019ca <HAL_FDCAN_MspInit+0x62>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80019b6:	4b49      	ldr	r3, [pc, #292]	; (8001adc <HAL_FDCAN_MspInit+0x174>)
 80019b8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80019ba:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80019be:	659a      	str	r2, [r3, #88]	; 0x58
 80019c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019c6:	9300      	str	r3, [sp, #0]
 80019c8:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ca:	4b44      	ldr	r3, [pc, #272]	; (8001adc <HAL_FDCAN_MspInit+0x174>)
 80019cc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80019ce:	ed9f 7b3a 	vldr	d7, [pc, #232]	; 8001ab8 <HAL_FDCAN_MspInit+0x150>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d2:	f042 0201 	orr.w	r2, r2, #1
 80019d6:	64da      	str	r2, [r3, #76]	; 0x4c
 80019d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80019da:	ed8d 7b04 	vstr	d7, [sp, #16]
 80019de:	ed9f 7b38 	vldr	d7, [pc, #224]	; 8001ac0 <HAL_FDCAN_MspInit+0x158>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e8:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80019ea:	2309      	movs	r3, #9
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80019f0:	ed8d 7b06 	vstr	d7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80019f4:	9308      	str	r3, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019f6:	9a01      	ldr	r2, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f8:	f004 ff22 	bl	8006840 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 3, 0);
 80019fc:	2200      	movs	r2, #0
 80019fe:	2103      	movs	r1, #3
 8001a00:	2015      	movs	r0, #21
 8001a02:	f004 f8fd 	bl	8005c00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001a06:	2015      	movs	r0, #21
 8001a08:	f004 f938 	bl	8005c7c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 4, 0);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	2104      	movs	r1, #4
 8001a10:	2016      	movs	r0, #22
 8001a12:	f004 f8f5 	bl	8005c00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8001a16:	2016      	movs	r0, #22
 8001a18:	f004 f930 	bl	8005c7c <HAL_NVIC_EnableIRQ>
}
 8001a1c:	b01e      	add	sp, #120	; 0x78
 8001a1e:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001a20:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001a24:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a28:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001a2a:	9209      	str	r2, [sp, #36]	; 0x24
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001a2c:	9317      	str	r3, [sp, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a2e:	f005 fc41 	bl	80072b4 <HAL_RCCEx_PeriphCLKConfig>
 8001a32:	2800      	cmp	r0, #0
 8001a34:	d13c      	bne.n	8001ab0 <HAL_FDCAN_MspInit+0x148>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001a36:	4a28      	ldr	r2, [pc, #160]	; (8001ad8 <HAL_FDCAN_MspInit+0x170>)
 8001a38:	6813      	ldr	r3, [r2, #0]
 8001a3a:	3301      	adds	r3, #1
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001a3c:	2b01      	cmp	r3, #1
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001a3e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001a40:	d109      	bne.n	8001a56 <HAL_FDCAN_MspInit+0xee>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8001a42:	4b26      	ldr	r3, [pc, #152]	; (8001adc <HAL_FDCAN_MspInit+0x174>)
 8001a44:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001a46:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001a4a:	659a      	str	r2, [r3, #88]	; 0x58
 8001a4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a52:	9302      	str	r3, [sp, #8]
 8001a54:	9b02      	ldr	r3, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a56:	4b21      	ldr	r3, [pc, #132]	; (8001adc <HAL_FDCAN_MspInit+0x174>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a58:	4821      	ldr	r0, [pc, #132]	; (8001ae0 <HAL_FDCAN_MspInit+0x178>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a5a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001a5c:	ed9f 7b1a 	vldr	d7, [pc, #104]	; 8001ac8 <HAL_FDCAN_MspInit+0x160>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a60:	f042 0202 	orr.w	r2, r2, #2
 8001a64:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001a68:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001a6c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8001ac0 <HAL_FDCAN_MspInit+0x158>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a70:	f003 0302 	and.w	r3, r3, #2
 8001a74:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a76:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001a78:	2309      	movs	r3, #9
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001a7a:	ed8d 7b06 	vstr	d7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001a7e:	9308      	str	r3, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a80:	9a03      	ldr	r2, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a82:	f004 fedd 	bl	8006840 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 6, 0);
 8001a86:	2200      	movs	r2, #0
 8001a88:	2106      	movs	r1, #6
 8001a8a:	2056      	movs	r0, #86	; 0x56
 8001a8c:	f004 f8b8 	bl	8005c00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8001a90:	2056      	movs	r0, #86	; 0x56
 8001a92:	f004 f8f3 	bl	8005c7c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 7, 0);
 8001a96:	2200      	movs	r2, #0
 8001a98:	2107      	movs	r1, #7
 8001a9a:	2057      	movs	r0, #87	; 0x57
 8001a9c:	f004 f8b0 	bl	8005c00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 8001aa0:	2057      	movs	r0, #87	; 0x57
 8001aa2:	f004 f8eb 	bl	8005c7c <HAL_NVIC_EnableIRQ>
}
 8001aa6:	b01e      	add	sp, #120	; 0x78
 8001aa8:	bd10      	pop	{r4, pc}
      Error_Handler();
 8001aaa:	f002 fa1d 	bl	8003ee8 <Error_Handler>
 8001aae:	e77c      	b.n	80019aa <HAL_FDCAN_MspInit+0x42>
      Error_Handler();
 8001ab0:	f002 fa1a 	bl	8003ee8 <Error_Handler>
 8001ab4:	e7bf      	b.n	8001a36 <HAL_FDCAN_MspInit+0xce>
 8001ab6:	bf00      	nop
 8001ab8:	00001800 	.word	0x00001800
 8001abc:	00000002 	.word	0x00000002
	...
 8001ac8:	00003000 	.word	0x00003000
 8001acc:	00000002 	.word	0x00000002
 8001ad0:	40006400 	.word	0x40006400
 8001ad4:	40006800 	.word	0x40006800
 8001ad8:	20000cb0 	.word	0x20000cb0
 8001adc:	40021000 	.word	0x40021000
 8001ae0:	48000400 	.word	0x48000400

08001ae4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001ae4:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae6:	2400      	movs	r4, #0
{
 8001ae8:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aea:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8001aee:	e9cd 4408 	strd	r4, r4, [sp, #32]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001af2:	4b46      	ldr	r3, [pc, #280]	; (8001c0c <MX_GPIO_Init+0x128>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af4:	940a      	str	r4, [sp, #40]	; 0x28
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001af6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 8001af8:	4f45      	ldr	r7, [pc, #276]	; (8001c10 <MX_GPIO_Init+0x12c>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_Pin|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 8001afa:	4d46      	ldr	r5, [pc, #280]	; (8001c14 <MX_GPIO_Init+0x130>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001afc:	f042 0204 	orr.w	r2, r2, #4
 8001b00:	64da      	str	r2, [r3, #76]	; 0x4c
 8001b02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b04:	f002 0204 	and.w	r2, r2, #4
 8001b08:	9201      	str	r2, [sp, #4]
 8001b0a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b0c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b0e:	f042 0220 	orr.w	r2, r2, #32
 8001b12:	64da      	str	r2, [r3, #76]	; 0x4c
 8001b14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b16:	f002 0220 	and.w	r2, r2, #32
 8001b1a:	9202      	str	r2, [sp, #8]
 8001b1c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b20:	f042 0201 	orr.w	r2, r2, #1
 8001b24:	64da      	str	r2, [r3, #76]	; 0x4c
 8001b26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b28:	f002 0201 	and.w	r2, r2, #1
 8001b2c:	9203      	str	r2, [sp, #12]
 8001b2e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b30:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b32:	f042 0202 	orr.w	r2, r2, #2
 8001b36:	64da      	str	r2, [r3, #76]	; 0x4c
 8001b38:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b3a:	f002 0202 	and.w	r2, r2, #2
 8001b3e:	9204      	str	r2, [sp, #16]
 8001b40:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b42:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b44:	f042 0208 	orr.w	r2, r2, #8
 8001b48:	64da      	str	r2, [r3, #76]	; 0x4c
 8001b4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b4c:	f003 0308 	and.w	r3, r3, #8
 8001b50:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 8001b52:	4638      	mov	r0, r7
 8001b54:	4622      	mov	r2, r4
 8001b56:	f246 0121 	movw	r1, #24609	; 0x6021
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b5a:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 8001b5c:	f004 ff70 	bl	8006a40 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, CS_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 8001b60:	4622      	mov	r2, r4
 8001b62:	f248 0110 	movw	r1, #32784	; 0x8010
 8001b66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b6a:	f004 ff69 	bl	8006a40 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 8001b6e:	4622      	mov	r2, r4
 8001b70:	4628      	mov	r0, r5
 8001b72:	f244 4184 	movw	r1, #17540	; 0x4484
 8001b76:	f004 ff63 	bl	8006a40 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC0 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b7a:	2601      	movs	r6, #1
 8001b7c:	f246 0321 	movw	r3, #24609	; 0x6021
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b80:	a906      	add	r1, sp, #24
 8001b82:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b84:	e9cd 3606 	strd	r3, r6, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b88:	e9cd 4408 	strd	r4, r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b8c:	f004 fe58 	bl	8006840 <HAL_GPIO_Init>
  /*Configure GPIO pins : PAPin PA15 */
  GPIO_InitStruct.Pin = CS_Pin|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b90:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = CS_Pin|GPIO_PIN_15;
 8001b92:	f248 0310 	movw	r3, #32784	; 0x8010
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = CS_Pin|GPIO_PIN_15;
 8001b9a:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9c:	e9cd 6407 	strd	r6, r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba0:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ba2:	f004 fe4d 	bl	8006840 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001ba6:	2210      	movs	r2, #16
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ba8:	4638      	mov	r0, r7
 8001baa:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001bac:	2300      	movs	r3, #0
 8001bae:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb2:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bb4:	f004 fe44 	bl	8006840 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_7;
 8001bb8:	f244 4384 	movw	r3, #17540	; 0x4484
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bbc:	a906      	add	r1, sp, #24
 8001bbe:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_7;
 8001bc0:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc2:	e9cd 6407 	strd	r6, r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc6:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bc8:	f004 fe3a 	bl	8006840 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001bcc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bd0:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd2:	a906      	add	r1, sp, #24
 8001bd4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001bd8:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bdc:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bde:	f004 fe2f 	bl	8006840 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001be2:	2204      	movs	r2, #4
 8001be4:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001be6:	a906      	add	r1, sp, #24
 8001be8:	480b      	ldr	r0, [pc, #44]	; (8001c18 <MX_GPIO_Init+0x134>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bea:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001bec:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bf0:	f004 fe26 	bl	8006840 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001bf4:	2260      	movs	r2, #96	; 0x60
 8001bf6:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bf8:	a906      	add	r1, sp, #24
 8001bfa:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001bfc:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c00:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c02:	f004 fe1d 	bl	8006840 <HAL_GPIO_Init>

}
 8001c06:	b00d      	add	sp, #52	; 0x34
 8001c08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	40021000 	.word	0x40021000
 8001c10:	48000800 	.word	0x48000800
 8001c14:	48000400 	.word	0x48000400
 8001c18:	48000c00 	.word	0x48000c00

08001c1c <ICM20602_init>:
{
    return ICM20602_readByte(ICM20602_WHO_AM_I);   // Should return 0x68
}

void ICM20602_init()
{
 8001c1c:	b530      	push	{r4, r5, lr}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 1);
 8001c1e:	4870      	ldr	r0, [pc, #448]	; (8001de0 <ICM20602_init+0x1c4>)
{
 8001c20:	b085      	sub	sp, #20
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 1);
 8001c22:	2201      	movs	r2, #1
 8001c24:	2120      	movs	r1, #32
 8001c26:	f004 ff0b 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	2110      	movs	r1, #16
 8001c2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c32:	f004 ff05 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001c36:	f44f 64fa 	mov.w	r4, #2000	; 0x7d0
	send_data[0]=reg & 0x7F;
 8001c3a:	216b      	movs	r1, #107	; 0x6b
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	aa03      	add	r2, sp, #12
	send_data[0]=reg & 0x7F;
 8001c40:	f88d 1008 	strb.w	r1, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001c44:	9400      	str	r4, [sp, #0]
 8001c46:	a902      	add	r1, sp, #8
 8001c48:	4866      	ldr	r0, [pc, #408]	; (8001de4 <ICM20602_init+0x1c8>)
 8001c4a:	f005 fe4d 	bl	80078e8 <HAL_SPI_TransmitReceive>
	send_data[0]=data;
 8001c4e:	2500      	movs	r5, #0
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001c50:	2301      	movs	r3, #1
 8001c52:	9400      	str	r4, [sp, #0]
 8001c54:	aa03      	add	r2, sp, #12
 8001c56:	a902      	add	r1, sp, #8
 8001c58:	4862      	ldr	r0, [pc, #392]	; (8001de4 <ICM20602_init+0x1c8>)
	send_data[0]=data;
 8001c5a:	f88d 5008 	strb.w	r5, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001c5e:	f005 fe43 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001c62:	2201      	movs	r2, #1
 8001c64:	2110      	movs	r1, #16
 8001c66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c6a:	f004 fee9 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001c6e:	462a      	mov	r2, r5
 8001c70:	2110      	movs	r1, #16
 8001c72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c76:	f004 fee3 	bl	8006a40 <HAL_GPIO_WritePin>
	send_data[0]=reg & 0x7F;
 8001c7a:	2319      	movs	r3, #25
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001c7c:	9400      	str	r4, [sp, #0]
	send_data[0]=reg & 0x7F;
 8001c7e:	f88d 3008 	strb.w	r3, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001c82:	aa03      	add	r2, sp, #12
 8001c84:	2301      	movs	r3, #1
 8001c86:	a902      	add	r1, sp, #8
 8001c88:	4856      	ldr	r0, [pc, #344]	; (8001de4 <ICM20602_init+0x1c8>)
 8001c8a:	f005 fe2d 	bl	80078e8 <HAL_SPI_TransmitReceive>
	send_data[0]=data;
 8001c8e:	2307      	movs	r3, #7
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001c90:	9400      	str	r4, [sp, #0]
	send_data[0]=data;
 8001c92:	f88d 3008 	strb.w	r3, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001c96:	aa03      	add	r2, sp, #12
 8001c98:	2301      	movs	r3, #1
 8001c9a:	a902      	add	r1, sp, #8
 8001c9c:	4851      	ldr	r0, [pc, #324]	; (8001de4 <ICM20602_init+0x1c8>)
 8001c9e:	f005 fe23 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	2110      	movs	r1, #16
 8001ca6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001caa:	f004 fec9 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001cae:	462a      	mov	r2, r5
 8001cb0:	2110      	movs	r1, #16
 8001cb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cb6:	f004 fec3 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001cba:	2301      	movs	r3, #1
	send_data[0]=reg & 0x7F;
 8001cbc:	211a      	movs	r1, #26
	send_data[0]=data;
 8001cbe:	461d      	mov	r5, r3
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001cc0:	aa03      	add	r2, sp, #12
	send_data[0]=reg & 0x7F;
 8001cc2:	f88d 1008 	strb.w	r1, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001cc6:	9400      	str	r4, [sp, #0]
 8001cc8:	a902      	add	r1, sp, #8
 8001cca:	4846      	ldr	r0, [pc, #280]	; (8001de4 <ICM20602_init+0x1c8>)
 8001ccc:	f005 fe0c 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001cd0:	462b      	mov	r3, r5
 8001cd2:	9400      	str	r4, [sp, #0]
 8001cd4:	a902      	add	r1, sp, #8
 8001cd6:	aa03      	add	r2, sp, #12
 8001cd8:	4842      	ldr	r0, [pc, #264]	; (8001de4 <ICM20602_init+0x1c8>)
	send_data[0]=data;
 8001cda:	f88d 5008 	strb.w	r5, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001cde:	f005 fe03 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001ce2:	462a      	mov	r2, r5
 8001ce4:	2110      	movs	r1, #16
 8001ce6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cea:	f004 fea9 	bl	8006a40 <HAL_GPIO_WritePin>
	ICM20602_writeByte(ICM20602_PWR_MGMT_1, 0x00);    // CLK_SEL=0: internal 8MHz, TEMP_DIS=0, SLEEP=0
	ICM20602_writeByte(ICM20602_SMPLRT_DIV, 0x07);  // Gyro output sample rate = Gyro Output Rate/(1+SMPLRT_DIV)
	ICM20602_writeByte(ICM20602_CONFIG, 0x01); //176Hz     // set TEMP_OUT_L, DLPF=3 (Fs=1KHz):0x03

	ICM20602_setAccRange(Ascale);
 8001cee:	4b3e      	ldr	r3, [pc, #248]	; (8001de8 <ICM20602_init+0x1cc>)
 8001cf0:	681c      	ldr	r4, [r3, #0]

// Calculates Acc resolution
float ICM20602_setAccRange(int Ascale)
{

    switch(Ascale)
 8001cf2:	2c03      	cmp	r4, #3
 8001cf4:	d807      	bhi.n	8001d06 <ICM20602_init+0xea>
 8001cf6:	e8df f004 	tbb	[pc, r4]
 8001cfa:	686d      	.short	0x686d
 8001cfc:	6302      	.short	0x6302
            break;
        case AFS_4G:
            aRes = 4.0/32768.0;
            break;
        case AFS_8G:
            aRes = 8.0/32768.0;
 8001cfe:	4b3b      	ldr	r3, [pc, #236]	; (8001dec <ICM20602_init+0x1d0>)
 8001d00:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8001d04:	601a      	str	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001d06:	2200      	movs	r2, #0
 8001d08:	2110      	movs	r1, #16
 8001d0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d0e:	f004 fe97 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001d12:	f44f 65fa 	mov.w	r5, #2000	; 0x7d0
	send_data[0]=reg & 0x7F;
 8001d16:	221c      	movs	r2, #28
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001d18:	2301      	movs	r3, #1
	send_data[0]=reg & 0x7F;
 8001d1a:	f88d 2008 	strb.w	r2, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001d1e:	a902      	add	r1, sp, #8
 8001d20:	aa03      	add	r2, sp, #12
 8001d22:	4830      	ldr	r0, [pc, #192]	; (8001de4 <ICM20602_init+0x1c8>)
 8001d24:	9500      	str	r5, [sp, #0]
 8001d26:	f005 fddf 	bl	80078e8 <HAL_SPI_TransmitReceive>
        case AFS_16G:
            aRes = 16.0/32768.0;
            break;         
    }

    ICM20602_writeByte(ICM20602_ACCEL_CONFIG, Ascale<<3);// bit[4:3] 0=+-2g,1=+-4g,2=+-8g,3=+-16g, ACC_HPF=On (5Hz)
 8001d2a:	00e4      	lsls	r4, r4, #3
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	aa03      	add	r2, sp, #12
 8001d30:	a902      	add	r1, sp, #8
 8001d32:	482c      	ldr	r0, [pc, #176]	; (8001de4 <ICM20602_init+0x1c8>)
 8001d34:	9500      	str	r5, [sp, #0]
	send_data[0]=data;
 8001d36:	f88d 4008 	strb.w	r4, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001d3a:	f005 fdd5 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001d3e:	2201      	movs	r2, #1
 8001d40:	2110      	movs	r1, #16
 8001d42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d46:	f004 fe7b 	bl	8006a40 <HAL_GPIO_WritePin>
	ICM20602_setGyroRange(Gscale);
 8001d4a:	4b29      	ldr	r3, [pc, #164]	; (8001df0 <ICM20602_init+0x1d4>)
 8001d4c:	681c      	ldr	r4, [r3, #0]
}

// Calculates Gyro resolution
float ICM20602_setGyroRange(int Gscale)
{
    switch (Gscale) {
 8001d4e:	2c03      	cmp	r4, #3
 8001d50:	d806      	bhi.n	8001d60 <ICM20602_init+0x144>
 8001d52:	e8df f004 	tbb	[pc, r4]
 8001d56:	2d31      	.short	0x2d31
 8001d58:	2902      	.short	0x2902
            break;
        case GFS_500DPS:
            gRes = 500.0/32768.0;
            break;
        case GFS_1000DPS:
            gRes = 1000.0/32768.0;
 8001d5a:	4b26      	ldr	r3, [pc, #152]	; (8001df4 <ICM20602_init+0x1d8>)
 8001d5c:	4a26      	ldr	r2, [pc, #152]	; (8001df8 <ICM20602_init+0x1dc>)
 8001d5e:	601a      	str	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001d60:	2200      	movs	r2, #0
 8001d62:	2110      	movs	r1, #16
 8001d64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d68:	f004 fe6a 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001d6c:	f44f 65fa 	mov.w	r5, #2000	; 0x7d0
	send_data[0]=reg & 0x7F;
 8001d70:	221b      	movs	r2, #27
 8001d72:	f88d 2008 	strb.w	r2, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001d76:	a902      	add	r1, sp, #8
 8001d78:	aa03      	add	r2, sp, #12
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	9500      	str	r5, [sp, #0]
 8001d7e:	4819      	ldr	r0, [pc, #100]	; (8001de4 <ICM20602_init+0x1c8>)
 8001d80:	f005 fdb2 	bl	80078e8 <HAL_SPI_TransmitReceive>
        case GFS_2000DPS:
            gRes = 2000.0/32768.0;
            break;
    }

    ICM20602_writeByte(ICM20602_GYRO_CONFIG, Gscale<<3); // bit[4:3] 0=+-250d/s,1=+-500d/s,2=+-1000d/s,3=+-2000d/s
 8001d84:	00e4      	lsls	r4, r4, #3
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001d86:	aa03      	add	r2, sp, #12
 8001d88:	a902      	add	r1, sp, #8
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	9500      	str	r5, [sp, #0]
 8001d8e:	4815      	ldr	r0, [pc, #84]	; (8001de4 <ICM20602_init+0x1c8>)
	send_data[0]=data;
 8001d90:	f88d 4008 	strb.w	r4, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8001d94:	f005 fda8 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001d98:	2201      	movs	r2, #1
 8001d9a:	2110      	movs	r1, #16
 8001d9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001da0:	f004 fe4e 	bl	8006a40 <HAL_GPIO_WritePin>
}
 8001da4:	b005      	add	sp, #20
 8001da6:	bd30      	pop	{r4, r5, pc}
            gRes = 2000.0/32768.0;
 8001da8:	4b12      	ldr	r3, [pc, #72]	; (8001df4 <ICM20602_init+0x1d8>)
 8001daa:	4a14      	ldr	r2, [pc, #80]	; (8001dfc <ICM20602_init+0x1e0>)
 8001dac:	601a      	str	r2, [r3, #0]
            break;
 8001dae:	e7d7      	b.n	8001d60 <ICM20602_init+0x144>
            gRes = 500.0/32768.0;
 8001db0:	4b10      	ldr	r3, [pc, #64]	; (8001df4 <ICM20602_init+0x1d8>)
 8001db2:	4a13      	ldr	r2, [pc, #76]	; (8001e00 <ICM20602_init+0x1e4>)
 8001db4:	601a      	str	r2, [r3, #0]
            break;
 8001db6:	e7d3      	b.n	8001d60 <ICM20602_init+0x144>
            gRes = 250.0/32768.0;
 8001db8:	4b0e      	ldr	r3, [pc, #56]	; (8001df4 <ICM20602_init+0x1d8>)
 8001dba:	4a12      	ldr	r2, [pc, #72]	; (8001e04 <ICM20602_init+0x1e8>)
 8001dbc:	601a      	str	r2, [r3, #0]
            break;
 8001dbe:	e7cf      	b.n	8001d60 <ICM20602_init+0x144>
            aRes = 16.0/32768.0;
 8001dc0:	4b0a      	ldr	r3, [pc, #40]	; (8001dec <ICM20602_init+0x1d0>)
 8001dc2:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8001dc6:	601a      	str	r2, [r3, #0]
            break;         
 8001dc8:	e79d      	b.n	8001d06 <ICM20602_init+0xea>
            aRes = 4.0/32768.0;
 8001dca:	4b08      	ldr	r3, [pc, #32]	; (8001dec <ICM20602_init+0x1d0>)
 8001dcc:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8001dd0:	601a      	str	r2, [r3, #0]
            break;
 8001dd2:	e798      	b.n	8001d06 <ICM20602_init+0xea>
            aRes = 2.0/32768.0;
 8001dd4:	4b05      	ldr	r3, [pc, #20]	; (8001dec <ICM20602_init+0x1d0>)
 8001dd6:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8001dda:	601a      	str	r2, [r3, #0]
            break;
 8001ddc:	e793      	b.n	8001d06 <ICM20602_init+0xea>
 8001dde:	bf00      	nop
 8001de0:	48000800 	.word	0x48000800
 8001de4:	200015ac 	.word	0x200015ac
 8001de8:	20000d7c 	.word	0x20000d7c
 8001dec:	20000d80 	.word	0x20000d80
 8001df0:	20000000 	.word	0x20000000
 8001df4:	20000dcc 	.word	0x20000dcc
 8001df8:	3cfa0000 	.word	0x3cfa0000
 8001dfc:	3d7a0000 	.word	0x3d7a0000
 8001e00:	3c7a0000 	.word	0x3c7a0000
 8001e04:	3bfa0000 	.word	0x3bfa0000

08001e08 <ICM20602_clearAngle>:
    return (val + val_prv) * dt / 2.0f;   // trapezoidal formula
}

void ICM20602_clearAngle(void)
{
    pitch_angle = 0.0f;
 8001e08:	4803      	ldr	r0, [pc, #12]	; (8001e18 <ICM20602_clearAngle+0x10>)
    roll_angle  = 0.0f;
 8001e0a:	4904      	ldr	r1, [pc, #16]	; (8001e1c <ICM20602_clearAngle+0x14>)
    yaw_angle   = 0.0f;
 8001e0c:	4a04      	ldr	r2, [pc, #16]	; (8001e20 <ICM20602_clearAngle+0x18>)
    pitch_angle = 0.0f;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	6003      	str	r3, [r0, #0]
    roll_angle  = 0.0f;
 8001e12:	600b      	str	r3, [r1, #0]
    yaw_angle   = 0.0f;
 8001e14:	6013      	str	r3, [r2, #0]
}
 8001e16:	4770      	bx	lr
 8001e18:	20000e28 	.word	0x20000e28
 8001e1c:	20000e2c 	.word	0x20000e2c
 8001e20:	20000e30 	.word	0x20000e30

08001e24 <ICM20602_medianFilter>:
    float tmp;
    int8_t i, j, a, b;

    for (i = 0; i < 3; i ++) {

    	gyro_mdat[i][2] = gyro_mdat[i][1];
 8001e24:	4a79      	ldr	r2, [pc, #484]	; (800200c <ICM20602_medianFilter+0x1e8>)
    	gyro_mdat[i][1] = gyro_mdat[i][0];
    	gyro_mdat[i][0] = gyro[i];
 8001e26:	487a      	ldr	r0, [pc, #488]	; (8002010 <ICM20602_medianFilter+0x1ec>)

    	acc_mdat[i][2]  = acc_mdat[i][1];
 8001e28:	4b7a      	ldr	r3, [pc, #488]	; (8002014 <ICM20602_medianFilter+0x1f0>)
    	gyro_mdat[i][2] = gyro_mdat[i][1];
 8001e2a:	ed92 6a01 	vldr	s12, [r2, #4]
    	gyro_mdat[i][0] = gyro[i];
 8001e2e:	edd0 5a00 	vldr	s11, [r0]
    	acc_mdat[i][1]  = acc_mdat[i][0];
    	acc_mdat[i][0]  = acc[i];
 8001e32:	4979      	ldr	r1, [pc, #484]	; (8002018 <ICM20602_medianFilter+0x1f4>)
    	gyro_mdat[i][1] = gyro_mdat[i][0];
 8001e34:	ed92 7a00 	vldr	s14, [r2]
    	acc_mdat[i][2]  = acc_mdat[i][1];
 8001e38:	ed93 5a01 	vldr	s10, [r3, #4]
    	acc_mdat[i][1]  = acc_mdat[i][0];
 8001e3c:	edd3 7a00 	vldr	s15, [r3]
    	acc_mdat[i][0]  = acc[i];
 8001e40:	edd1 6a00 	vldr	s13, [r1]
    	gyro_mdat[i][2] = gyro_mdat[i][1];
 8001e44:	ed82 6a02 	vstr	s12, [r2, #8]

    	a = 0;
    	b = 2;

    	for (j = 2; j >= 0; j--) {
    		if (gyro_tmp[a] > gyro_tmp[b]) {
 8001e48:	eef4 5ac6 	vcmpe.f32	s11, s12
 8001e4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	gyro_mdat[i][1] = gyro_mdat[i][0];
 8001e50:	ed82 7a01 	vstr	s14, [r2, #4]
    	gyro_mdat[i][0] = gyro[i];
 8001e54:	edc2 5a00 	vstr	s11, [r2]
    	acc_mdat[i][2]  = acc_mdat[i][1];
 8001e58:	ed83 5a02 	vstr	s10, [r3, #8]
    	acc_mdat[i][1]  = acc_mdat[i][0];
 8001e5c:	edc3 7a01 	vstr	s15, [r3, #4]
    	acc_mdat[i][0]  = acc[i];
 8001e60:	edc3 6a00 	vstr	s13, [r3]
    		if (gyro_tmp[a] > gyro_tmp[b]) {
 8001e64:	dc05      	bgt.n	8001e72 <ICM20602_medianFilter+0x4e>
 8001e66:	eef0 4a46 	vmov.f32	s9, s12
    	gyro_mdat[i][0] = gyro[i];
 8001e6a:	eeb0 6a65 	vmov.f32	s12, s11
    	gyro_mdat[i][2] = gyro_mdat[i][1];
 8001e6e:	eef0 5a64 	vmov.f32	s11, s9
    			tmp         = gyro_tmp[a];
    			gyro_tmp[a] = gyro_tmp[b];
    			gyro_tmp[b] = tmp;
    		}
    		if (acc_tmp[a]  > acc_tmp[b]) {
 8001e72:	eeb4 5ae6 	vcmpe.f32	s10, s13
 8001e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e7a:	d405      	bmi.n	8001e88 <ICM20602_medianFilter+0x64>
 8001e7c:	eef0 4a45 	vmov.f32	s9, s10
    	acc_mdat[i][0]  = acc[i];
 8001e80:	eeb0 5a66 	vmov.f32	s10, s13
    	acc_mdat[i][2]  = acc_mdat[i][1];
 8001e84:	eef0 6a64 	vmov.f32	s13, s9
				acc_tmp[b]  = tmp;
			}
    		a = j-1;
    		b = j;
    	}
    	gyro[i] = gyro_tmp[1];
 8001e88:	eeb4 7ae5 	vcmpe.f32	s14, s11
 8001e8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e90:	bf88      	it	hi
 8001e92:	eeb0 7a65 	vmovhi.f32	s14, s11
 8001e96:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8001e9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	acc[i]  = acc_tmp[1];
 8001e9e:	eef4 7ae6 	vcmpe.f32	s15, s13
    	gyro[i] = gyro_tmp[1];
 8001ea2:	bfa8      	it	ge
 8001ea4:	eeb0 6a47 	vmovge.f32	s12, s14
    	acc[i]  = acc_tmp[1];
 8001ea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eac:	bf98      	it	ls
 8001eae:	eef0 6a67 	vmovls.f32	s13, s15
    	gyro_mdat[i][2] = gyro_mdat[i][1];
 8001eb2:	edd2 5a04 	vldr	s11, [r2, #16]
    	gyro_mdat[i][0] = gyro[i];
 8001eb6:	ed90 7a01 	vldr	s14, [r0, #4]
    	gyro_mdat[i][1] = gyro_mdat[i][0];
 8001eba:	edd2 3a03 	vldr	s7, [r2, #12]
    	acc_mdat[i][2]  = acc_mdat[i][1];
 8001ebe:	ed93 4a04 	vldr	s8, [r3, #16]
    	acc_mdat[i][1]  = acc_mdat[i][0];
 8001ec2:	edd3 4a03 	vldr	s9, [r3, #12]
    	acc_mdat[i][0]  = acc[i];
 8001ec6:	edd1 7a01 	vldr	s15, [r1, #4]
    	gyro[i] = gyro_tmp[1];
 8001eca:	ed80 6a00 	vstr	s12, [r0]
    	acc[i]  = acc_tmp[1];
 8001ece:	eef4 6ac5 	vcmpe.f32	s13, s10
 8001ed2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    		if (gyro_tmp[a] > gyro_tmp[b]) {
 8001ed6:	eef4 5ac7 	vcmpe.f32	s11, s14
    	acc[i]  = acc_tmp[1];
 8001eda:	bfb8      	it	lt
 8001edc:	eef0 6a45 	vmovlt.f32	s13, s10
    		if (gyro_tmp[a] > gyro_tmp[b]) {
 8001ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	acc[i]  = acc_tmp[1];
 8001ee4:	edc1 6a00 	vstr	s13, [r1]
    	gyro_mdat[i][2] = gyro_mdat[i][1];
 8001ee8:	edc2 5a05 	vstr	s11, [r2, #20]
    	gyro_mdat[i][1] = gyro_mdat[i][0];
 8001eec:	edc2 3a04 	vstr	s7, [r2, #16]
    	gyro_mdat[i][0] = gyro[i];
 8001ef0:	ed82 7a03 	vstr	s14, [r2, #12]
    	acc_mdat[i][2]  = acc_mdat[i][1];
 8001ef4:	ed83 4a05 	vstr	s8, [r3, #20]
    	acc_mdat[i][1]  = acc_mdat[i][0];
 8001ef8:	edc3 4a04 	vstr	s9, [r3, #16]
    	acc_mdat[i][0]  = acc[i];
 8001efc:	edc3 7a03 	vstr	s15, [r3, #12]
    		if (gyro_tmp[a] > gyro_tmp[b]) {
 8001f00:	d405      	bmi.n	8001f0e <ICM20602_medianFilter+0xea>
 8001f02:	eef0 6a65 	vmov.f32	s13, s11
    	gyro_mdat[i][0] = gyro[i];
 8001f06:	eef0 5a47 	vmov.f32	s11, s14
    	gyro_mdat[i][2] = gyro_mdat[i][1];
 8001f0a:	eeb0 7a66 	vmov.f32	s14, s13
    		if (acc_tmp[a]  > acc_tmp[b]) {
 8001f0e:	eef4 7ac4 	vcmpe.f32	s15, s8
 8001f12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f16:	dc05      	bgt.n	8001f24 <ICM20602_medianFilter+0x100>
 8001f18:	eef0 6a44 	vmov.f32	s13, s8
    	acc_mdat[i][0]  = acc[i];
 8001f1c:	eeb0 4a67 	vmov.f32	s8, s15
    	acc_mdat[i][2]  = acc_mdat[i][1];
 8001f20:	eef0 7a66 	vmov.f32	s15, s13
    	gyro[i] = gyro_tmp[1];
 8001f24:	eeb4 7ae3 	vcmpe.f32	s14, s7
 8001f28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f2c:	bf88      	it	hi
 8001f2e:	eeb0 7a63 	vmovhi.f32	s14, s7
 8001f32:	eeb4 7ae5 	vcmpe.f32	s14, s11
 8001f36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	acc[i]  = acc_tmp[1];
 8001f3a:	eef4 7ae4 	vcmpe.f32	s15, s9
    	gyro[i] = gyro_tmp[1];
 8001f3e:	bfb4      	ite	lt
 8001f40:	eef0 6a65 	vmovlt.f32	s13, s11
 8001f44:	eef0 6a47 	vmovge.f32	s13, s14
    	acc[i]  = acc_tmp[1];
 8001f48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f4c:	bf8c      	ite	hi
 8001f4e:	eeb0 7a64 	vmovhi.f32	s14, s9
 8001f52:	eeb0 7a67 	vmovls.f32	s14, s15
    	gyro_mdat[i][2] = gyro_mdat[i][1];
 8001f56:	edd2 4a07 	vldr	s9, [r2, #28]
    	gyro_mdat[i][0] = gyro[i];
 8001f5a:	edd0 7a02 	vldr	s15, [r0, #8]
    	gyro_mdat[i][1] = gyro_mdat[i][0];
 8001f5e:	edd2 3a06 	vldr	s7, [r2, #24]
    	acc_mdat[i][2]  = acc_mdat[i][1];
 8001f62:	edd3 5a07 	vldr	s11, [r3, #28]
    	acc_mdat[i][1]  = acc_mdat[i][0];
 8001f66:	ed93 6a06 	vldr	s12, [r3, #24]
    	acc_mdat[i][0]  = acc[i];
 8001f6a:	ed91 5a02 	vldr	s10, [r1, #8]
    	gyro[i] = gyro_tmp[1];
 8001f6e:	edc0 6a01 	vstr	s13, [r0, #4]
    	acc[i]  = acc_tmp[1];
 8001f72:	eeb4 7ac4 	vcmpe.f32	s14, s8
 8001f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    		if (gyro_tmp[a] > gyro_tmp[b]) {
 8001f7a:	eef4 7ae4 	vcmpe.f32	s15, s9
    	acc[i]  = acc_tmp[1];
 8001f7e:	bfb8      	it	lt
 8001f80:	eeb0 7a44 	vmovlt.f32	s14, s8
    		if (gyro_tmp[a] > gyro_tmp[b]) {
 8001f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	acc[i]  = acc_tmp[1];
 8001f88:	ed81 7a01 	vstr	s14, [r1, #4]
    	gyro_mdat[i][2] = gyro_mdat[i][1];
 8001f8c:	edc2 4a08 	vstr	s9, [r2, #32]
    	gyro_mdat[i][1] = gyro_mdat[i][0];
 8001f90:	edc2 3a07 	vstr	s7, [r2, #28]
    	gyro_mdat[i][0] = gyro[i];
 8001f94:	edc2 7a06 	vstr	s15, [r2, #24]
    	acc_mdat[i][2]  = acc_mdat[i][1];
 8001f98:	edc3 5a08 	vstr	s11, [r3, #32]
    	acc_mdat[i][1]  = acc_mdat[i][0];
 8001f9c:	ed83 6a07 	vstr	s12, [r3, #28]
    	acc_mdat[i][0]  = acc[i];
 8001fa0:	ed83 5a06 	vstr	s10, [r3, #24]
    		if (gyro_tmp[a] > gyro_tmp[b]) {
 8001fa4:	dc05      	bgt.n	8001fb2 <ICM20602_medianFilter+0x18e>
 8001fa6:	eeb0 7a64 	vmov.f32	s14, s9
    	gyro_mdat[i][0] = gyro[i];
 8001faa:	eef0 4a67 	vmov.f32	s9, s15
    	gyro_mdat[i][2] = gyro_mdat[i][1];
 8001fae:	eef0 7a47 	vmov.f32	s15, s14
    		if (acc_tmp[a]  > acc_tmp[b]) {
 8001fb2:	eef4 5ac5 	vcmpe.f32	s11, s10
 8001fb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fba:	d405      	bmi.n	8001fc8 <ICM20602_medianFilter+0x1a4>
 8001fbc:	eeb0 7a65 	vmov.f32	s14, s11
    	acc_mdat[i][0]  = acc[i];
 8001fc0:	eef0 5a45 	vmov.f32	s11, s10
    	acc_mdat[i][2]  = acc_mdat[i][1];
 8001fc4:	eeb0 5a47 	vmov.f32	s10, s14
    	gyro[i] = gyro_tmp[1];
 8001fc8:	eef4 7ae3 	vcmpe.f32	s15, s7
 8001fcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fd0:	bf88      	it	hi
 8001fd2:	eef0 7a63 	vmovhi.f32	s15, s7
 8001fd6:	eef4 7ae4 	vcmpe.f32	s15, s9
 8001fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	acc[i]  = acc_tmp[1];
 8001fde:	eeb4 6ac5 	vcmpe.f32	s12, s10
    	gyro[i] = gyro_tmp[1];
 8001fe2:	bfb8      	it	lt
 8001fe4:	eef0 7a64 	vmovlt.f32	s15, s9
    	acc[i]  = acc_tmp[1];
 8001fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fec:	bf88      	it	hi
 8001fee:	eeb0 6a45 	vmovhi.f32	s12, s10
 8001ff2:	eeb4 6ae5 	vcmpe.f32	s12, s11
 8001ff6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ffa:	bfb8      	it	lt
 8001ffc:	eeb0 6a65 	vmovlt.f32	s12, s11
    	gyro[i] = gyro_tmp[1];
 8002000:	edc0 7a02 	vstr	s15, [r0, #8]
    	acc[i]  = acc_tmp[1];
 8002004:	ed81 6a02 	vstr	s12, [r1, #8]
    }
}
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	20000de8 	.word	0x20000de8
 8002010:	20000dd0 	.word	0x20000dd0
 8002014:	20000d9c 	.word	0x20000d9c
 8002018:	20000d84 	.word	0x20000d84

0800201c <ICM20602_read_IMU_data>:
{
 800201c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002020:	ed2d 8b02 	vpush	{d8}
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002024:	2200      	movs	r2, #0
{
 8002026:	b084      	sub	sp, #16
 8002028:	4606      	mov	r6, r0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800202a:	2110      	movs	r1, #16
 800202c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
{
 8002030:	eeb0 8a40 	vmov.f32	s16, s0
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002034:	f44f 65fa 	mov.w	r5, #2000	; 0x7d0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002038:	f004 fd02 	bl	8006a40 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 800203c:	23c8      	movs	r3, #200	; 0xc8
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800203e:	9500      	str	r5, [sp, #0]
    send_data[0]= reg | 0x80;
 8002040:	f88d 3008 	strb.w	r3, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002044:	aa03      	add	r2, sp, #12
 8002046:	2301      	movs	r3, #1
 8002048:	a902      	add	r1, sp, #8
 800204a:	4889      	ldr	r0, [pc, #548]	; (8002270 <ICM20602_read_IMU_data+0x254>)
 800204c:	f005 fc4c 	bl	80078e8 <HAL_SPI_TransmitReceive>
    send_data[0]=0x00;
 8002050:	2700      	movs	r7, #0
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002052:	2301      	movs	r3, #1
 8002054:	9500      	str	r5, [sp, #0]
 8002056:	aa03      	add	r2, sp, #12
 8002058:	a902      	add	r1, sp, #8
 800205a:	4885      	ldr	r0, [pc, #532]	; (8002270 <ICM20602_read_IMU_data+0x254>)
    send_data[0]=0x00;
 800205c:	f88d 7008 	strb.w	r7, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002060:	f005 fc42 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002064:	2110      	movs	r1, #16
 8002066:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800206a:	2201      	movs	r2, #1
    val = RxBuffer[0];
 800206c:	f89d 400c 	ldrb.w	r4, [sp, #12]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002070:	f004 fce6 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002074:	463a      	mov	r2, r7
 8002076:	2110      	movs	r1, #16
 8002078:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800207c:	f004 fce0 	bl	8006a40 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 8002080:	f04f 0cc7 	mov.w	ip, #199	; 0xc7
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002084:	9500      	str	r5, [sp, #0]
 8002086:	2301      	movs	r3, #1
 8002088:	aa03      	add	r2, sp, #12
 800208a:	a902      	add	r1, sp, #8
 800208c:	4878      	ldr	r0, [pc, #480]	; (8002270 <ICM20602_read_IMU_data+0x254>)
    send_data[0]= reg | 0x80;
 800208e:	f88d c008 	strb.w	ip, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002092:	f005 fc29 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002096:	2301      	movs	r3, #1
 8002098:	9500      	str	r5, [sp, #0]
 800209a:	aa03      	add	r2, sp, #12
 800209c:	a902      	add	r1, sp, #8
 800209e:	4874      	ldr	r0, [pc, #464]	; (8002270 <ICM20602_read_IMU_data+0x254>)
    send_data[0]=0x00;
 80020a0:	f88d 7008 	strb.w	r7, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80020a4:	f005 fc20 	bl	80078e8 <HAL_SPI_TransmitReceive>
    val = RxBuffer[0];
 80020a8:	f89d 800c 	ldrb.w	r8, [sp, #12]
    return ((HiByte<<8) | LoByte);
 80020ac:	ea44 2408 	orr.w	r4, r4, r8, lsl #8
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80020b0:	2110      	movs	r1, #16
 80020b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020b6:	2201      	movs	r2, #1
    gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80020b8:	b224      	sxth	r4, r4
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80020ba:	f004 fcc1 	bl	8006a40 <HAL_GPIO_WritePin>
    gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80020be:	4b6d      	ldr	r3, [pc, #436]	; (8002274 <ICM20602_read_IMU_data+0x258>)
 80020c0:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 80022ac <ICM20602_read_IMU_data+0x290>
 80020c4:	ed93 7a00 	vldr	s14, [r3]
 80020c8:	ee07 4a90 	vmov	s15, r4
 80020cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    send_data[0]= reg | 0x80;
 80020d0:	24c2      	movs	r4, #194	; 0xc2
    gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80020d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020d6:	edc8 7a02 	vstr	s15, [r8, #8]
    ICM20602_medianFilter();
 80020da:	f7ff fea3 	bl	8001e24 <ICM20602_medianFilter>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80020de:	463a      	mov	r2, r7
 80020e0:	2110      	movs	r1, #16
 80020e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020e6:	f004 fcab 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80020ea:	9500      	str	r5, [sp, #0]
 80020ec:	2301      	movs	r3, #1
 80020ee:	aa03      	add	r2, sp, #12
 80020f0:	a902      	add	r1, sp, #8
 80020f2:	485f      	ldr	r0, [pc, #380]	; (8002270 <ICM20602_read_IMU_data+0x254>)
    send_data[0]= reg | 0x80;
 80020f4:	f88d 4008 	strb.w	r4, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80020f8:	f005 fbf6 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80020fc:	2301      	movs	r3, #1
 80020fe:	9500      	str	r5, [sp, #0]
 8002100:	aa03      	add	r2, sp, #12
 8002102:	a902      	add	r1, sp, #8
 8002104:	485a      	ldr	r0, [pc, #360]	; (8002270 <ICM20602_read_IMU_data+0x254>)
    send_data[0]=0x00;
 8002106:	f88d 7008 	strb.w	r7, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800210a:	f005 fbed 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800210e:	2110      	movs	r1, #16
 8002110:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002114:	2201      	movs	r2, #1
    val = RxBuffer[0];
 8002116:	f89d 400c 	ldrb.w	r4, [sp, #12]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800211a:	f004 fc91 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800211e:	463a      	mov	r2, r7
 8002120:	2110      	movs	r1, #16
 8002122:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002126:	f004 fc8b 	bl	8006a40 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 800212a:	f04f 0cc1 	mov.w	ip, #193	; 0xc1
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800212e:	9500      	str	r5, [sp, #0]
 8002130:	2301      	movs	r3, #1
 8002132:	aa03      	add	r2, sp, #12
 8002134:	a902      	add	r1, sp, #8
 8002136:	484e      	ldr	r0, [pc, #312]	; (8002270 <ICM20602_read_IMU_data+0x254>)
    send_data[0]= reg | 0x80;
 8002138:	f88d c008 	strb.w	ip, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800213c:	f005 fbd4 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002140:	2301      	movs	r3, #1
 8002142:	9500      	str	r5, [sp, #0]
 8002144:	aa03      	add	r2, sp, #12
 8002146:	a902      	add	r1, sp, #8
 8002148:	4849      	ldr	r0, [pc, #292]	; (8002270 <ICM20602_read_IMU_data+0x254>)
    send_data[0]=0x00;
 800214a:	f88d 7008 	strb.w	r7, [sp, #8]
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800214e:	f005 fbcb 	bl	80078e8 <HAL_SPI_TransmitReceive>
    val = RxBuffer[0];
 8002152:	f89d 500c 	ldrb.w	r5, [sp, #12]
    return ((HiByte<<8) | LoByte);
 8002156:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800215a:	2201      	movs	r2, #1
 800215c:	2110      	movs	r1, #16
 800215e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 8002162:	b224      	sxth	r4, r4
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002164:	f004 fc6c 	bl	8006a40 <HAL_GPIO_WritePin>
    imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 8002168:	ee07 4a90 	vmov	s15, r4

void ICM20602_IMU_compensate(void)
{
    int k;
    for(k=0;k<3;k++){
        acc_comp[k] = acc[k] - acc_off[k];
 800216c:	4942      	ldr	r1, [pc, #264]	; (8002278 <ICM20602_read_IMU_data+0x25c>)
 800216e:	4b43      	ldr	r3, [pc, #268]	; (800227c <ICM20602_read_IMU_data+0x260>)
    imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 8002170:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8002280 <ICM20602_read_IMU_data+0x264>
        acc_comp[k] = acc[k] - acc_off[k];
 8002174:	edd1 4a00 	vldr	s9, [r1]
 8002178:	edd1 5a02 	vldr	s11, [r1, #8]
 800217c:	ed91 5a01 	vldr	s10, [r1, #4]
        gyro_comp[k] = gyro[k] - gyro_off[k];
 8002180:	4940      	ldr	r1, [pc, #256]	; (8002284 <ICM20602_read_IMU_data+0x268>)
        acc_comp[k] = acc[k] - acc_off[k];
 8002182:	ed93 2a01 	vldr	s4, [r3, #4]
 8002186:	ed93 3a02 	vldr	s6, [r3, #8]
        gyro_comp[k] = gyro[k] - gyro_off[k];
 800218a:	edd8 6a02 	vldr	s13, [r8, #8]
    *yaw_input = *yaw_input + ICM20602_integral(gyro_comp[2], gyro_prv[2], imu_dt_sec) * 1;
 800218e:	4a3e      	ldr	r2, [pc, #248]	; (8002288 <ICM20602_read_IMU_data+0x26c>)
        gyro_comp[k] = gyro[k] - gyro_off[k];
 8002190:	edd1 1a00 	vldr	s3, [r1]
 8002194:	edd1 2a01 	vldr	s5, [r1, #4]
 8002198:	edd8 3a00 	vldr	s7, [r8]
 800219c:	ed98 4a01 	vldr	s8, [r8, #4]
    imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 80021a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021a4:	eeb3 6a09 	vmov.f32	s12, #57	; 0x41c80000  25.0
 80021a8:	eea7 6a87 	vfma.f32	s12, s15, s14
        acc_comp[k] = acc[k] - acc_off[k];
 80021ac:	edd3 7a00 	vldr	s15, [r3]
    return (val + val_prv) * dt / 2.0f;   // trapezoidal formula
 80021b0:	ed92 7a02 	vldr	s14, [r2, #8]
        gyro_comp[k] = gyro[k] - gyro_off[k];
 80021b4:	4b35      	ldr	r3, [pc, #212]	; (800228c <ICM20602_read_IMU_data+0x270>)
        acc_comp[k] = acc[k] - acc_off[k];
 80021b6:	ee74 4ae7 	vsub.f32	s9, s9, s15
        gyro_comp[k] = gyro[k] - gyro_off[k];
 80021ba:	edd1 7a02 	vldr	s15, [r1, #8]
        acc_comp[k] = acc[k] - acc_off[k];
 80021be:	4934      	ldr	r1, [pc, #208]	; (8002290 <ICM20602_read_IMU_data+0x274>)
        gyro_comp[k] = gyro[k] - gyro_off[k];
 80021c0:	ee76 7ae7 	vsub.f32	s15, s13, s15
        acc_comp[k] = acc[k] - acc_off[k];
 80021c4:	ee35 5a42 	vsub.f32	s10, s10, s4
 80021c8:	ee75 6ac3 	vsub.f32	s13, s11, s6
 80021cc:	edc1 4a00 	vstr	s9, [r1]
        gyro_comp[k] = gyro[k] - gyro_off[k];
 80021d0:	ee34 4a62 	vsub.f32	s8, s8, s5
        acc_comp[k] = acc[k] - acc_off[k];
 80021d4:	ed81 5a01 	vstr	s10, [r1, #4]
 80021d8:	edc1 6a02 	vstr	s13, [r1, #8]
        gyro_comp[k] = gyro[k] - gyro_off[k];
 80021dc:	ee73 3ae1 	vsub.f32	s7, s7, s3
    imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 80021e0:	492c      	ldr	r1, [pc, #176]	; (8002294 <ICM20602_read_IMU_data+0x278>)
        gyro_comp[k] = gyro[k] - gyro_off[k];
 80021e2:	ed83 4a01 	vstr	s8, [r3, #4]
    return (val + val_prv) * dt / 2.0f;   // trapezoidal formula
 80021e6:	ee37 7a87 	vadd.f32	s14, s15, s14
        gyro_comp[k] = gyro[k] - gyro_off[k];
 80021ea:	edc3 3a00 	vstr	s7, [r3]
 80021ee:	edc3 7a02 	vstr	s15, [r3, #8]
    imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 80021f2:	ed81 6a00 	vstr	s12, [r1]
    *yaw_input = *yaw_input + ICM20602_integral(gyro_comp[2], gyro_prv[2], imu_dt_sec) * 1;
 80021f6:	ee27 7a08 	vmul.f32	s14, s14, s16
 80021fa:	edd6 7a00 	vldr	s15, [r6]
    while (deg < -180.0f) deg += 360.0f;
 80021fe:	eddf 5a26 	vldr	s11, [pc, #152]	; 8002298 <ICM20602_read_IMU_data+0x27c>
    *yaw_input = *yaw_input + ICM20602_integral(gyro_comp[2], gyro_prv[2], imu_dt_sec) * 1;
 8002202:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 8002206:	eee7 7a04 	vfma.f32	s15, s14, s8
    while (deg < -180.0f) deg += 360.0f;
 800220a:	eef4 7ae5 	vcmpe.f32	s15, s11
 800220e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002212:	d50c      	bpl.n	800222e <ICM20602_read_IMU_data+0x212>
 8002214:	ed9f 6a21 	vldr	s12, [pc, #132]	; 800229c <ICM20602_read_IMU_data+0x280>
 8002218:	eddf 6a21 	vldr	s13, [pc, #132]	; 80022a0 <ICM20602_read_IMU_data+0x284>
 800221c:	eeb0 7a67 	vmov.f32	s14, s15
 8002220:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8002224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002228:	ee77 7a86 	vadd.f32	s15, s15, s12
 800222c:	d4f6      	bmi.n	800221c <ICM20602_read_IMU_data+0x200>
    while (deg >= 180.0f) deg -= 360.0f;
 800222e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80022a4 <ICM20602_read_IMU_data+0x288>
 8002232:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800223a:	db0c      	blt.n	8002256 <ICM20602_read_IMU_data+0x23a>
 800223c:	ed9f 6a17 	vldr	s12, [pc, #92]	; 800229c <ICM20602_read_IMU_data+0x280>
 8002240:	eddf 6a19 	vldr	s13, [pc, #100]	; 80022a8 <ICM20602_read_IMU_data+0x28c>
 8002244:	eeb0 7a67 	vmov.f32	s14, s15
 8002248:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800224c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002250:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8002254:	daf6      	bge.n	8002244 <ICM20602_read_IMU_data+0x228>
    *yaw_input = ICM20602_normAngle(*yaw_input);
 8002256:	edc6 7a00 	vstr	s15, [r6]
    gyro_prv[0] = gyro_comp[0];
 800225a:	6818      	ldr	r0, [r3, #0]
    gyro_prv[1] = gyro_comp[1];
 800225c:	6859      	ldr	r1, [r3, #4]
    gyro_prv[2] = gyro_comp[2];
 800225e:	689b      	ldr	r3, [r3, #8]
    gyro_prv[0] = gyro_comp[0];
 8002260:	6010      	str	r0, [r2, #0]
    gyro_prv[1] = gyro_comp[1];
 8002262:	6051      	str	r1, [r2, #4]
    gyro_prv[2] = gyro_comp[2];
 8002264:	6093      	str	r3, [r2, #8]
}
 8002266:	b004      	add	sp, #16
 8002268:	ecbd 8b02 	vpop	{d8}
 800226c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002270:	200015ac 	.word	0x200015ac
 8002274:	20000dcc 	.word	0x20000dcc
 8002278:	20000d84 	.word	0x20000d84
 800227c:	20000dc0 	.word	0x20000dc0
 8002280:	3b4889df 	.word	0x3b4889df
 8002284:	20000e0c 	.word	0x20000e0c
 8002288:	20000e18 	.word	0x20000e18
 800228c:	20000ddc 	.word	0x20000ddc
 8002290:	20000d90 	.word	0x20000d90
 8002294:	20000e24 	.word	0x20000e24
 8002298:	c3340000 	.word	0xc3340000
 800229c:	43b40000 	.word	0x43b40000
 80022a0:	c4070000 	.word	0xc4070000
 80022a4:	43340000 	.word	0x43340000
 80022a8:	44070000 	.word	0x44070000
 80022ac:	20000dd0 	.word	0x20000dd0

080022b0 <ICM20602_IMU_calibration2>:
{
 80022b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022b4:	ed2d 8b06 	vpush	{d8-d10}
    double acc_sum[3]={0};
 80022b8:	2400      	movs	r4, #0
{
 80022ba:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
    double acc_ave[3][10] = {{0.0}};
 80022be:	22f0      	movs	r2, #240	; 0xf0
 80022c0:	4621      	mov	r1, r4
 80022c2:	a822      	add	r0, sp, #136	; 0x88
    double acc_sum[3]={0};
 80022c4:	e9cd 4416 	strd	r4, r4, [sp, #88]	; 0x58
 80022c8:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
 80022cc:	e9cd 441a 	strd	r4, r4, [sp, #104]	; 0x68
    double gyro_sum[3]={0};
 80022d0:	e9cd 441c 	strd	r4, r4, [sp, #112]	; 0x70
 80022d4:	e9cd 441e 	strd	r4, r4, [sp, #120]	; 0x78
 80022d8:	e9cd 4420 	strd	r4, r4, [sp, #128]	; 0x80
    double acc_ave[3][10] = {{0.0}};
 80022dc:	f008 fc44 	bl	800ab68 <memset>
    double gyro_ave[3][10] = {{0.0}};
 80022e0:	4621      	mov	r1, r4
 80022e2:	22f0      	movs	r2, #240	; 0xf0
 80022e4:	a85e      	add	r0, sp, #376	; 0x178
 80022e6:	f008 fc3f 	bl	800ab68 <memset>
    printf("put the IMU still!\n");
 80022ea:	48c9      	ldr	r0, [pc, #804]	; (8002610 <ICM20602_IMU_calibration2+0x360>)
    		acc[0] = ICM20602_getAccXvalue() * IMU_ONE_G * aRes;
 80022ec:	ed9f 8ac9 	vldr	s16, [pc, #804]	; 8002614 <ICM20602_IMU_calibration2+0x364>
    printf("put the IMU still!\n");
 80022f0:	f008 fa82 	bl	800a7f8 <puts>
    HAL_Delay(200);
 80022f4:	20c8      	movs	r0, #200	; 0xc8
 80022f6:	f002 fee7 	bl	80050c8 <HAL_Delay>
    while ((fabs(acc_ave[0][9] - acc_ave[0][0]) > SHRINK_ERROR)
 80022fa:	2200      	movs	r2, #0
 80022fc:	2300      	movs	r3, #0
    double cal_len = 0.0f;
 80022fe:	ec43 2b1a 	vmov	d10, r2, r3
    while ((fabs(acc_ave[0][9] - acc_ave[0][0]) > SHRINK_ERROR)
 8002302:	4610      	mov	r0, r2
 8002304:	4619      	mov	r1, r3
 8002306:	f7fd ffe7 	bl	80002d8 <__aeabi_dsub>
 800230a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800230e:	9309      	str	r3, [sp, #36]	; 0x24
 8002310:	9008      	str	r0, [sp, #32]
		|| cal_len < 500.0
 8002312:	a3bd      	add	r3, pc, #756	; (adr r3, 8002608 <ICM20602_IMU_calibration2+0x358>)
 8002314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002318:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800231c:	f7fe fc24 	bl	8000b68 <__aeabi_dcmpgt>
 8002320:	2800      	cmp	r0, #0
 8002322:	d15d      	bne.n	80023e0 <ICM20602_IMU_calibration2+0x130>
		|| (fabs(acc_ave[1][9] - acc_ave[1][0]) > SHRINK_ERROR)
 8002324:	e9dd 2336 	ldrd	r2, r3, [sp, #216]	; 0xd8
 8002328:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800232c:	f7fd ffd4 	bl	80002d8 <__aeabi_dsub>
 8002330:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8002334:	930b      	str	r3, [sp, #44]	; 0x2c
 8002336:	900a      	str	r0, [sp, #40]	; 0x28
 8002338:	a3b3      	add	r3, pc, #716	; (adr r3, 8002608 <ICM20602_IMU_calibration2+0x358>)
 800233a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800233e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8002342:	f7fe fc11 	bl	8000b68 <__aeabi_dcmpgt>
 8002346:	2800      	cmp	r0, #0
 8002348:	d14a      	bne.n	80023e0 <ICM20602_IMU_calibration2+0x130>
		|| (fabs(acc_ave[2][9] - acc_ave[2][0]) > SHRINK_ERROR)
 800234a:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 800234e:	e9dd 015c 	ldrd	r0, r1, [sp, #368]	; 0x170
 8002352:	f7fd ffc1 	bl	80002d8 <__aeabi_dsub>
 8002356:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800235a:	930d      	str	r3, [sp, #52]	; 0x34
 800235c:	900c      	str	r0, [sp, #48]	; 0x30
 800235e:	a3aa      	add	r3, pc, #680	; (adr r3, 8002608 <ICM20602_IMU_calibration2+0x358>)
 8002360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002364:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002368:	f7fe fbfe 	bl	8000b68 <__aeabi_dcmpgt>
 800236c:	2800      	cmp	r0, #0
 800236e:	d137      	bne.n	80023e0 <ICM20602_IMU_calibration2+0x130>
		|| (fabs(gyro_ave[0][9] - gyro_ave[0][0]) > SHRINK_ERROR)
 8002370:	e9dd 235e 	ldrd	r2, r3, [sp, #376]	; 0x178
 8002374:	e9dd 0170 	ldrd	r0, r1, [sp, #448]	; 0x1c0
 8002378:	f7fd ffae 	bl	80002d8 <__aeabi_dsub>
 800237c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8002380:	930f      	str	r3, [sp, #60]	; 0x3c
 8002382:	900e      	str	r0, [sp, #56]	; 0x38
 8002384:	a3a0      	add	r3, pc, #640	; (adr r3, 8002608 <ICM20602_IMU_calibration2+0x358>)
 8002386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800238a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800238e:	f7fe fbeb 	bl	8000b68 <__aeabi_dcmpgt>
 8002392:	bb28      	cbnz	r0, 80023e0 <ICM20602_IMU_calibration2+0x130>
		|| (fabs(gyro_ave[1][9] - gyro_ave[1][0]) > SHRINK_ERROR)
 8002394:	e9dd 2372 	ldrd	r2, r3, [sp, #456]	; 0x1c8
 8002398:	e9dd 0184 	ldrd	r0, r1, [sp, #528]	; 0x210
 800239c:	f7fd ff9c 	bl	80002d8 <__aeabi_dsub>
 80023a0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80023a4:	9311      	str	r3, [sp, #68]	; 0x44
 80023a6:	9010      	str	r0, [sp, #64]	; 0x40
 80023a8:	a397      	add	r3, pc, #604	; (adr r3, 8002608 <ICM20602_IMU_calibration2+0x358>)
 80023aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80023b2:	f7fe fbd9 	bl	8000b68 <__aeabi_dcmpgt>
 80023b6:	b998      	cbnz	r0, 80023e0 <ICM20602_IMU_calibration2+0x130>
		|| (fabs(gyro_ave[2][9] - gyro_ave[2][0]) > SHRINK_ERROR)
 80023b8:	e9dd 2386 	ldrd	r2, r3, [sp, #536]	; 0x218
 80023bc:	e9dd 0198 	ldrd	r0, r1, [sp, #608]	; 0x260
 80023c0:	f7fd ff8a 	bl	80002d8 <__aeabi_dsub>
 80023c4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80023c8:	9313      	str	r3, [sp, #76]	; 0x4c
 80023ca:	9012      	str	r0, [sp, #72]	; 0x48
 80023cc:	a38e      	add	r3, pc, #568	; (adr r3, 8002608 <ICM20602_IMU_calibration2+0x358>)
 80023ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023d2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80023d6:	f7fe fbc7 	bl	8000b68 <__aeabi_dcmpgt>
 80023da:	2800      	cmp	r0, #0
 80023dc:	f000 82e8 	beq.w	80029b0 <ICM20602_IMU_calibration2+0x700>
 80023e0:	4b8d      	ldr	r3, [pc, #564]	; (8002618 <ICM20602_IMU_calibration2+0x368>)
 80023e2:	9304      	str	r3, [sp, #16]
 80023e4:	ab16      	add	r3, sp, #88	; 0x58
 80023e6:	9302      	str	r3, [sp, #8]
 80023e8:	ab1c      	add	r3, sp, #112	; 0x70
 80023ea:	9303      	str	r3, [sp, #12]
 80023ec:	4b8b      	ldr	r3, [pc, #556]	; (800261c <ICM20602_IMU_calibration2+0x36c>)
 80023ee:	9305      	str	r3, [sp, #20]
 80023f0:	498b      	ldr	r1, [pc, #556]	; (8002620 <ICM20602_IMU_calibration2+0x370>)
 80023f2:	f8df b238 	ldr.w	fp, [pc, #568]	; 800262c <ICM20602_IMU_calibration2+0x37c>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80023f6:	4c8b      	ldr	r4, [pc, #556]	; (8002624 <ICM20602_IMU_calibration2+0x374>)
 80023f8:	ec53 2b1a 	vmov	r2, r3, d10
 80023fc:	2000      	movs	r0, #0
 80023fe:	f7fe fa4d 	bl	800089c <__aeabi_ddiv>
 8002402:	ec41 0b19 	vmov	d9, r0, r1
 8002406:	ae22      	add	r6, sp, #136	; 0x88
 8002408:	ad5e      	add	r5, sp, #376	; 0x178
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800240a:	2700      	movs	r7, #0
 800240c:	2200      	movs	r2, #0
 800240e:	2110      	movs	r1, #16
 8002410:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002414:	f44f 68fa 	mov.w	r8, #2000	; 0x7d0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002418:	f004 fb12 	bl	8006a40 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 800241c:	20bc      	movs	r0, #188	; 0xbc
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800241e:	f8cd 8000 	str.w	r8, [sp]
 8002422:	2301      	movs	r3, #1
 8002424:	aa15      	add	r2, sp, #84	; 0x54
 8002426:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 8002428:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800242c:	4620      	mov	r0, r4
 800242e:	f005 fa5b 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002432:	2301      	movs	r3, #1
 8002434:	f8cd 8000 	str.w	r8, [sp]
 8002438:	aa15      	add	r2, sp, #84	; 0x54
 800243a:	a914      	add	r1, sp, #80	; 0x50
 800243c:	4620      	mov	r0, r4
    send_data[0]=0x00;
 800243e:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002442:	f005 fa51 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002446:	2201      	movs	r2, #1
 8002448:	2110      	movs	r1, #16
 800244a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    val = RxBuffer[0];
 800244e:	f89d 9054 	ldrb.w	r9, [sp, #84]	; 0x54
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002452:	f004 faf5 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002456:	2200      	movs	r2, #0
 8002458:	2110      	movs	r1, #16
 800245a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800245e:	f004 faef 	bl	8006a40 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 8002462:	20bb      	movs	r0, #187	; 0xbb
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002464:	f8cd 8000 	str.w	r8, [sp]
 8002468:	2301      	movs	r3, #1
 800246a:	aa15      	add	r2, sp, #84	; 0x54
 800246c:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 800246e:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002472:	4620      	mov	r0, r4
 8002474:	f005 fa38 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002478:	2301      	movs	r3, #1
 800247a:	f8cd 8000 	str.w	r8, [sp]
 800247e:	aa15      	add	r2, sp, #84	; 0x54
 8002480:	a914      	add	r1, sp, #80	; 0x50
 8002482:	4620      	mov	r0, r4
    send_data[0]=0x00;
 8002484:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002488:	f005 fa2e 	bl	80078e8 <HAL_SPI_TransmitReceive>
    val = RxBuffer[0];
 800248c:	f89d a054 	ldrb.w	sl, [sp, #84]	; 0x54
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002490:	2201      	movs	r2, #1
 8002492:	2110      	movs	r1, #16
 8002494:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002498:	f004 fad2 	bl	8006a40 <HAL_GPIO_WritePin>
    return((HiByte<<8) | LoByte);
 800249c:	ea49 290a 	orr.w	r9, r9, sl, lsl #8
    		acc[0] = ICM20602_getAccXvalue() * IMU_ONE_G * aRes;
 80024a0:	4b61      	ldr	r3, [pc, #388]	; (8002628 <ICM20602_IMU_calibration2+0x378>)
 80024a2:	4a5d      	ldr	r2, [pc, #372]	; (8002618 <ICM20602_IMU_calibration2+0x368>)
 80024a4:	ed93 7a00 	vldr	s14, [r3]
 80024a8:	fa0f f989 	sxth.w	r9, r9
 80024ac:	ee07 9a90 	vmov	s15, r9
 80024b0:	ee27 7a08 	vmul.f32	s14, s14, s16
 80024b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80024b8:	2110      	movs	r1, #16
    		acc[0] = ICM20602_getAccXvalue() * IMU_ONE_G * aRes;
 80024ba:	ee67 7a87 	vmul.f32	s15, s15, s14
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80024be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    		acc[0] = ICM20602_getAccXvalue() * IMU_ONE_G * aRes;
 80024c2:	edc2 7a00 	vstr	s15, [r2]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80024c6:	2200      	movs	r2, #0
 80024c8:	f004 faba 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80024cc:	a915      	add	r1, sp, #84	; 0x54
    send_data[0]= reg | 0x80;
 80024ce:	20be      	movs	r0, #190	; 0xbe
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80024d0:	460a      	mov	r2, r1
 80024d2:	f8cd 8000 	str.w	r8, [sp]
 80024d6:	2301      	movs	r3, #1
 80024d8:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 80024da:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80024de:	4620      	mov	r0, r4
 80024e0:	f005 fa02 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80024e4:	a915      	add	r1, sp, #84	; 0x54
 80024e6:	2301      	movs	r3, #1
 80024e8:	460a      	mov	r2, r1
 80024ea:	f8cd 8000 	str.w	r8, [sp]
 80024ee:	a914      	add	r1, sp, #80	; 0x50
 80024f0:	4620      	mov	r0, r4
    send_data[0]=0x00;
 80024f2:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80024f6:	f005 f9f7 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80024fa:	2201      	movs	r2, #1
 80024fc:	2110      	movs	r1, #16
 80024fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    val = RxBuffer[0];
 8002502:	f89d 9054 	ldrb.w	r9, [sp, #84]	; 0x54
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002506:	f004 fa9b 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800250a:	2200      	movs	r2, #0
 800250c:	2110      	movs	r1, #16
 800250e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002512:	f004 fa95 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002516:	a915      	add	r1, sp, #84	; 0x54
    send_data[0]= reg | 0x80;
 8002518:	20bd      	movs	r0, #189	; 0xbd
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800251a:	460a      	mov	r2, r1
 800251c:	f8cd 8000 	str.w	r8, [sp]
 8002520:	2301      	movs	r3, #1
 8002522:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 8002524:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002528:	4620      	mov	r0, r4
 800252a:	f005 f9dd 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800252e:	a915      	add	r1, sp, #84	; 0x54
 8002530:	2301      	movs	r3, #1
 8002532:	460a      	mov	r2, r1
 8002534:	f8cd 8000 	str.w	r8, [sp]
 8002538:	a914      	add	r1, sp, #80	; 0x50
 800253a:	4620      	mov	r0, r4
    send_data[0]=0x00;
 800253c:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002540:	f005 f9d2 	bl	80078e8 <HAL_SPI_TransmitReceive>
    val = RxBuffer[0];
 8002544:	f89d a054 	ldrb.w	sl, [sp, #84]	; 0x54
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002548:	2201      	movs	r2, #1
 800254a:	2110      	movs	r1, #16
 800254c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002550:	f004 fa76 	bl	8006a40 <HAL_GPIO_WritePin>
    return ((HiByte<<8) | LoByte);
 8002554:	ea49 290a 	orr.w	r9, r9, sl, lsl #8
    		acc[1] = ICM20602_getAccYvalue() * IMU_ONE_G * aRes;
 8002558:	4b33      	ldr	r3, [pc, #204]	; (8002628 <ICM20602_IMU_calibration2+0x378>)
 800255a:	4a2f      	ldr	r2, [pc, #188]	; (8002618 <ICM20602_IMU_calibration2+0x368>)
 800255c:	ed93 7a00 	vldr	s14, [r3]
 8002560:	fa0f f989 	sxth.w	r9, r9
 8002564:	ee07 9a90 	vmov	s15, r9
 8002568:	ee27 7a08 	vmul.f32	s14, s14, s16
 800256c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002570:	2110      	movs	r1, #16
    		acc[1] = ICM20602_getAccYvalue() * IMU_ONE_G * aRes;
 8002572:	ee67 7a87 	vmul.f32	s15, s15, s14
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002576:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    		acc[1] = ICM20602_getAccYvalue() * IMU_ONE_G * aRes;
 800257a:	edc2 7a01 	vstr	s15, [r2, #4]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800257e:	2200      	movs	r2, #0
 8002580:	f004 fa5e 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002584:	a915      	add	r1, sp, #84	; 0x54
    send_data[0]= reg | 0x80;
 8002586:	20c0      	movs	r0, #192	; 0xc0
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002588:	460a      	mov	r2, r1
 800258a:	f8cd 8000 	str.w	r8, [sp]
 800258e:	2301      	movs	r3, #1
 8002590:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 8002592:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002596:	4620      	mov	r0, r4
 8002598:	f005 f9a6 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800259c:	a915      	add	r1, sp, #84	; 0x54
 800259e:	2301      	movs	r3, #1
 80025a0:	460a      	mov	r2, r1
 80025a2:	f8cd 8000 	str.w	r8, [sp]
 80025a6:	a914      	add	r1, sp, #80	; 0x50
 80025a8:	4620      	mov	r0, r4
    send_data[0]=0x00;
 80025aa:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80025ae:	f005 f99b 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80025b2:	2201      	movs	r2, #1
 80025b4:	2110      	movs	r1, #16
 80025b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    val = RxBuffer[0];
 80025ba:	f89d 9054 	ldrb.w	r9, [sp, #84]	; 0x54
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80025be:	f004 fa3f 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80025c2:	2200      	movs	r2, #0
 80025c4:	2110      	movs	r1, #16
 80025c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025ca:	f004 fa39 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80025ce:	a915      	add	r1, sp, #84	; 0x54
    send_data[0]= reg | 0x80;
 80025d0:	20bf      	movs	r0, #191	; 0xbf
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80025d2:	460a      	mov	r2, r1
 80025d4:	f8cd 8000 	str.w	r8, [sp]
 80025d8:	2301      	movs	r3, #1
 80025da:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 80025dc:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80025e0:	4620      	mov	r0, r4
 80025e2:	f005 f981 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80025e6:	a915      	add	r1, sp, #84	; 0x54
 80025e8:	2301      	movs	r3, #1
 80025ea:	460a      	mov	r2, r1
 80025ec:	f8cd 8000 	str.w	r8, [sp]
 80025f0:	a914      	add	r1, sp, #80	; 0x50
 80025f2:	4620      	mov	r0, r4
    send_data[0]=0x00;
 80025f4:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80025f8:	f005 f976 	bl	80078e8 <HAL_SPI_TransmitReceive>
    val = RxBuffer[0];
 80025fc:	f89d a054 	ldrb.w	sl, [sp, #84]	; 0x54
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002600:	2201      	movs	r2, #1
 8002602:	2110      	movs	r1, #16
 8002604:	e014      	b.n	8002630 <ICM20602_IMU_calibration2+0x380>
 8002606:	bf00      	nop
 8002608:	eb1c432d 	.word	0xeb1c432d
 800260c:	3f2a36e2 	.word	0x3f2a36e2
 8002610:	0800dd90 	.word	0x0800dd90
 8002614:	411ce80a 	.word	0x411ce80a
 8002618:	20000d84 	.word	0x20000d84
 800261c:	20000dd0 	.word	0x20000dd0
 8002620:	3ff00000 	.word	0x3ff00000
 8002624:	200015ac 	.word	0x200015ac
 8002628:	20000d80 	.word	0x20000d80
 800262c:	20000dcc 	.word	0x20000dcc
 8002630:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002634:	f004 fa04 	bl	8006a40 <HAL_GPIO_WritePin>
    return ((HiByte<<8) | LoByte);
 8002638:	ea49 290a 	orr.w	r9, r9, sl, lsl #8
    		acc[2] = ICM20602_getAccZvalue() * IMU_ONE_G * aRes;
 800263c:	4bc4      	ldr	r3, [pc, #784]	; (8002950 <ICM20602_IMU_calibration2+0x6a0>)
 800263e:	4ac5      	ldr	r2, [pc, #788]	; (8002954 <ICM20602_IMU_calibration2+0x6a4>)
 8002640:	ed93 7a00 	vldr	s14, [r3]
 8002644:	fa0f f989 	sxth.w	r9, r9
 8002648:	ee07 9a90 	vmov	s15, r9
 800264c:	ee27 7a08 	vmul.f32	s14, s14, s16
 8002650:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002654:	2110      	movs	r1, #16
    		acc[2] = ICM20602_getAccZvalue() * IMU_ONE_G * aRes;
 8002656:	ee67 7a87 	vmul.f32	s15, s15, s14
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800265a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    		acc[2] = ICM20602_getAccZvalue() * IMU_ONE_G * aRes;
 800265e:	edc2 7a02 	vstr	s15, [r2, #8]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002662:	2200      	movs	r2, #0
 8002664:	f004 f9ec 	bl	8006a40 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 8002668:	20c4      	movs	r0, #196	; 0xc4
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800266a:	f8cd 8000 	str.w	r8, [sp]
 800266e:	2301      	movs	r3, #1
 8002670:	aa15      	add	r2, sp, #84	; 0x54
 8002672:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 8002674:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002678:	4620      	mov	r0, r4
 800267a:	f005 f935 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800267e:	2301      	movs	r3, #1
 8002680:	f8cd 8000 	str.w	r8, [sp]
 8002684:	aa15      	add	r2, sp, #84	; 0x54
 8002686:	a914      	add	r1, sp, #80	; 0x50
 8002688:	4620      	mov	r0, r4
    send_data[0]=0x00;
 800268a:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800268e:	f005 f92b 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002692:	2201      	movs	r2, #1
 8002694:	2110      	movs	r1, #16
 8002696:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    val = RxBuffer[0];
 800269a:	f89d 9054 	ldrb.w	r9, [sp, #84]	; 0x54
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800269e:	f004 f9cf 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80026a2:	2200      	movs	r2, #0
 80026a4:	2110      	movs	r1, #16
 80026a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026aa:	f004 f9c9 	bl	8006a40 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 80026ae:	20c3      	movs	r0, #195	; 0xc3
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80026b0:	f8cd 8000 	str.w	r8, [sp]
 80026b4:	2301      	movs	r3, #1
 80026b6:	aa15      	add	r2, sp, #84	; 0x54
 80026b8:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 80026ba:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80026be:	4620      	mov	r0, r4
 80026c0:	f005 f912 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80026c4:	2301      	movs	r3, #1
 80026c6:	f8cd 8000 	str.w	r8, [sp]
 80026ca:	aa15      	add	r2, sp, #84	; 0x54
 80026cc:	a914      	add	r1, sp, #80	; 0x50
 80026ce:	4620      	mov	r0, r4
    send_data[0]=0x00;
 80026d0:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80026d4:	f005 f908 	bl	80078e8 <HAL_SPI_TransmitReceive>
    val = RxBuffer[0];
 80026d8:	f89d a054 	ldrb.w	sl, [sp, #84]	; 0x54
    return ((HiByte<<8) | LoByte);
 80026dc:	ea49 290a 	orr.w	r9, r9, sl, lsl #8
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80026e0:	2201      	movs	r2, #1
 80026e2:	2110      	movs	r1, #16
 80026e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    		gyro[0] = ICM20602_getGyrXvalue() * gRes;
 80026e8:	fa0f f989 	sxth.w	r9, r9
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80026ec:	f004 f9a8 	bl	8006a40 <HAL_GPIO_WritePin>
    		gyro[0] = ICM20602_getGyrXvalue() * gRes;
 80026f0:	ee07 9a90 	vmov	s15, r9
 80026f4:	ed9b 7a00 	vldr	s14, [fp]
 80026f8:	4b97      	ldr	r3, [pc, #604]	; (8002958 <ICM20602_IMU_calibration2+0x6a8>)
 80026fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80026fe:	2200      	movs	r2, #0
    		gyro[0] = ICM20602_getGyrXvalue() * gRes;
 8002700:	ee67 7a87 	vmul.f32	s15, s15, s14
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002704:	2110      	movs	r1, #16
    		gyro[0] = ICM20602_getGyrXvalue() * gRes;
 8002706:	edc3 7a00 	vstr	s15, [r3]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800270a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800270e:	f004 f997 	bl	8006a40 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 8002712:	20c6      	movs	r0, #198	; 0xc6
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002714:	f8cd 8000 	str.w	r8, [sp]
 8002718:	2301      	movs	r3, #1
 800271a:	aa15      	add	r2, sp, #84	; 0x54
 800271c:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 800271e:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002722:	4620      	mov	r0, r4
 8002724:	f005 f8e0 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002728:	2301      	movs	r3, #1
 800272a:	f8cd 8000 	str.w	r8, [sp]
 800272e:	aa15      	add	r2, sp, #84	; 0x54
 8002730:	a914      	add	r1, sp, #80	; 0x50
 8002732:	4620      	mov	r0, r4
    send_data[0]=0x00;
 8002734:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002738:	f005 f8d6 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800273c:	2201      	movs	r2, #1
 800273e:	2110      	movs	r1, #16
 8002740:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    val = RxBuffer[0];
 8002744:	f89d 9054 	ldrb.w	r9, [sp, #84]	; 0x54
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002748:	f004 f97a 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800274c:	2200      	movs	r2, #0
 800274e:	2110      	movs	r1, #16
 8002750:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002754:	f004 f974 	bl	8006a40 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 8002758:	20c5      	movs	r0, #197	; 0xc5
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800275a:	f8cd 8000 	str.w	r8, [sp]
 800275e:	2301      	movs	r3, #1
 8002760:	aa15      	add	r2, sp, #84	; 0x54
 8002762:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 8002764:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002768:	4620      	mov	r0, r4
 800276a:	f005 f8bd 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800276e:	2301      	movs	r3, #1
 8002770:	f8cd 8000 	str.w	r8, [sp]
 8002774:	aa15      	add	r2, sp, #84	; 0x54
 8002776:	a914      	add	r1, sp, #80	; 0x50
 8002778:	4620      	mov	r0, r4
    send_data[0]=0x00;
 800277a:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 800277e:	f005 f8b3 	bl	80078e8 <HAL_SPI_TransmitReceive>
    val = RxBuffer[0];
 8002782:	f89d a054 	ldrb.w	sl, [sp, #84]	; 0x54
    return ((HiByte<<8) | LoByte);
 8002786:	ea49 290a 	orr.w	r9, r9, sl, lsl #8
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800278a:	2201      	movs	r2, #1
 800278c:	2110      	movs	r1, #16
 800278e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    		gyro[1] = ICM20602_getGyrYvalue() * gRes;
 8002792:	fa0f f989 	sxth.w	r9, r9
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002796:	f004 f953 	bl	8006a40 <HAL_GPIO_WritePin>
    		gyro[1] = ICM20602_getGyrYvalue() * gRes;
 800279a:	ee07 9a90 	vmov	s15, r9
 800279e:	ed9b 7a00 	vldr	s14, [fp]
 80027a2:	4b6d      	ldr	r3, [pc, #436]	; (8002958 <ICM20602_IMU_calibration2+0x6a8>)
 80027a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80027a8:	2200      	movs	r2, #0
    		gyro[1] = ICM20602_getGyrYvalue() * gRes;
 80027aa:	ee67 7a87 	vmul.f32	s15, s15, s14
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80027ae:	2110      	movs	r1, #16
    		gyro[1] = ICM20602_getGyrYvalue() * gRes;
 80027b0:	edc3 7a01 	vstr	s15, [r3, #4]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80027b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027b8:	f004 f942 	bl	8006a40 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 80027bc:	20c8      	movs	r0, #200	; 0xc8
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80027be:	f8cd 8000 	str.w	r8, [sp]
 80027c2:	2301      	movs	r3, #1
 80027c4:	aa15      	add	r2, sp, #84	; 0x54
 80027c6:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 80027c8:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80027cc:	4620      	mov	r0, r4
 80027ce:	f005 f88b 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80027d2:	2301      	movs	r3, #1
 80027d4:	f8cd 8000 	str.w	r8, [sp]
 80027d8:	aa15      	add	r2, sp, #84	; 0x54
 80027da:	a914      	add	r1, sp, #80	; 0x50
 80027dc:	4620      	mov	r0, r4
    send_data[0]=0x00;
 80027de:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 80027e2:	f005 f881 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80027e6:	2201      	movs	r2, #1
 80027e8:	2110      	movs	r1, #16
 80027ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    val = RxBuffer[0];
 80027ee:	f89d 9054 	ldrb.w	r9, [sp, #84]	; 0x54
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80027f2:	f004 f925 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80027f6:	2200      	movs	r2, #0
 80027f8:	2110      	movs	r1, #16
 80027fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027fe:	f004 f91f 	bl	8006a40 <HAL_GPIO_WritePin>
    send_data[0]= reg | 0x80;
 8002802:	20c7      	movs	r0, #199	; 0xc7
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002804:	f8cd 8000 	str.w	r8, [sp]
 8002808:	2301      	movs	r3, #1
 800280a:	aa15      	add	r2, sp, #84	; 0x54
 800280c:	a914      	add	r1, sp, #80	; 0x50
    send_data[0]= reg | 0x80;
 800280e:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002812:	4620      	mov	r0, r4
 8002814:	f005 f868 	bl	80078e8 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002818:	2301      	movs	r3, #1
 800281a:	f8cd 8000 	str.w	r8, [sp]
 800281e:	aa15      	add	r2, sp, #84	; 0x54
 8002820:	a914      	add	r1, sp, #80	; 0x50
 8002822:	4620      	mov	r0, r4
    send_data[0]=0x00;
 8002824:	f88d 7050 	strb.w	r7, [sp, #80]	; 0x50
    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)send_data,(uint8_t*)RxBuffer,1,2000);
 8002828:	f005 f85e 	bl	80078e8 <HAL_SPI_TransmitReceive>
    val = RxBuffer[0];
 800282c:	f89d 8054 	ldrb.w	r8, [sp, #84]	; 0x54
    return ((HiByte<<8) | LoByte);
 8002830:	ea49 2908 	orr.w	r9, r9, r8, lsl #8
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002834:	2201      	movs	r2, #1
 8002836:	2110      	movs	r1, #16
 8002838:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    		gyro[2] = ICM20602_getGyrZvalue() * gRes;
 800283c:	fa0f f989 	sxth.w	r9, r9
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002840:	f004 f8fe 	bl	8006a40 <HAL_GPIO_WritePin>
    		gyro[2] = ICM20602_getGyrZvalue() * gRes;
 8002844:	ee07 9a90 	vmov	s15, r9
 8002848:	ed9b 7a00 	vldr	s14, [fp]
 800284c:	4b42      	ldr	r3, [pc, #264]	; (8002958 <ICM20602_IMU_calibration2+0x6a8>)
 800284e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    	for(j = 0; j < 3; j++){
 8002852:	3650      	adds	r6, #80	; 0x50
    		gyro[2] = ICM20602_getGyrZvalue() * gRes;
 8002854:	ee67 7a87 	vmul.f32	s15, s15, s14
    	for(j = 0; j < 3; j++){
 8002858:	3550      	adds	r5, #80	; 0x50
    		gyro[2] = ICM20602_getGyrZvalue() * gRes;
 800285a:	edc3 7a02 	vstr	s15, [r3, #8]
    		acc_sum[j]  += acc[j];
 800285e:	9b04      	ldr	r3, [sp, #16]
 8002860:	f853 0b04 	ldr.w	r0, [r3], #4
 8002864:	9304      	str	r3, [sp, #16]
 8002866:	9b02      	ldr	r3, [sp, #8]
 8002868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800286c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002870:	f7fd fe92 	bl	8000598 <__aeabi_f2d>
 8002874:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002878:	f7fd fd30 	bl	80002dc <__adddf3>
 800287c:	9b02      	ldr	r3, [sp, #8]
    		gyro_sum[j] += gyro[j];
 800287e:	9a05      	ldr	r2, [sp, #20]
    		acc_sum[j]  += acc[j];
 8002880:	4680      	mov	r8, r0
 8002882:	4689      	mov	r9, r1
 8002884:	e8e3 8902 	strd	r8, r9, [r3], #8
    		gyro_sum[j] += gyro[j];
 8002888:	f852 0b04 	ldr.w	r0, [r2], #4
 800288c:	9205      	str	r2, [sp, #20]
 800288e:	9a03      	ldr	r2, [sp, #12]
    		acc_sum[j]  += acc[j];
 8002890:	9302      	str	r3, [sp, #8]
    		gyro_sum[j] += gyro[j];
 8002892:	e9d2 2300 	ldrd	r2, r3, [r2]
 8002896:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800289a:	f7fd fe7d 	bl	8000598 <__aeabi_f2d>
 800289e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80028a2:	f7fd fd1b 	bl	80002dc <__adddf3>
    		acc_ave[j][0]  = acc_sum[j]  / cal_len;
 80028a6:	464b      	mov	r3, r9
    		gyro_sum[j] += gyro[j];
 80028a8:	4689      	mov	r9, r1
 80028aa:	9903      	ldr	r1, [sp, #12]
    		acc_ave[j][0]  = acc_sum[j]  / cal_len;
 80028ac:	4642      	mov	r2, r8
    		gyro_sum[j] += gyro[j];
 80028ae:	4680      	mov	r8, r0
 80028b0:	e8e1 8902 	strd	r8, r9, [r1], #8
 80028b4:	9103      	str	r1, [sp, #12]
    		acc_ave[j][0]  = acc_sum[j]  / cal_len;
 80028b6:	ec51 0b19 	vmov	r0, r1, d9
 80028ba:	f7fd fec5 	bl	8000648 <__aeabi_dmul>
    		gyro_ave[j][0] = gyro_sum[j] / cal_len;
 80028be:	4642      	mov	r2, r8
 80028c0:	464b      	mov	r3, r9
    		acc_ave[j][0]  = acc_sum[j]  / cal_len;
 80028c2:	4680      	mov	r8, r0
 80028c4:	4689      	mov	r9, r1
 80028c6:	e946 8914 	strd	r8, r9, [r6, #-80]	; 0x50
    		gyro_ave[j][0] = gyro_sum[j] / cal_len;
 80028ca:	ec51 0b19 	vmov	r0, r1, d9
 80028ce:	f7fd febb 	bl	8000648 <__aeabi_dmul>
    			acc_ave[j][i] = acc_ave[j][i-1];
 80028d2:	e956 2304 	ldrd	r2, r3, [r6, #-16]
 80028d6:	e946 2302 	strd	r2, r3, [r6, #-8]
    			gyro_ave[j][i] = gyro_ave[j][i-1];
 80028da:	e955 2304 	ldrd	r2, r3, [r5, #-16]
 80028de:	e945 2302 	strd	r2, r3, [r5, #-8]
    			acc_ave[j][i] = acc_ave[j][i-1];
 80028e2:	e956 2306 	ldrd	r2, r3, [r6, #-24]
 80028e6:	e946 2304 	strd	r2, r3, [r6, #-16]
    			gyro_ave[j][i] = gyro_ave[j][i-1];
 80028ea:	e955 2306 	ldrd	r2, r3, [r5, #-24]
 80028ee:	e945 2304 	strd	r2, r3, [r5, #-16]
    			acc_ave[j][i] = acc_ave[j][i-1];
 80028f2:	e956 2308 	ldrd	r2, r3, [r6, #-32]
 80028f6:	e946 2306 	strd	r2, r3, [r6, #-24]
    			gyro_ave[j][i] = gyro_ave[j][i-1];
 80028fa:	e955 2308 	ldrd	r2, r3, [r5, #-32]
    		gyro_ave[j][0] = gyro_sum[j] / cal_len;
 80028fe:	e945 0114 	strd	r0, r1, [r5, #-80]	; 0x50
    			gyro_ave[j][i] = gyro_ave[j][i-1];
 8002902:	e945 2306 	strd	r2, r3, [r5, #-24]
    			acc_ave[j][i] = acc_ave[j][i-1];
 8002906:	e956 230a 	ldrd	r2, r3, [r6, #-40]	; 0x28
 800290a:	e946 2308 	strd	r2, r3, [r6, #-32]
    			gyro_ave[j][i] = gyro_ave[j][i-1];
 800290e:	e955 230a 	ldrd	r2, r3, [r5, #-40]	; 0x28
 8002912:	e945 2308 	strd	r2, r3, [r5, #-32]
    			acc_ave[j][i] = acc_ave[j][i-1];
 8002916:	e956 230c 	ldrd	r2, r3, [r6, #-48]	; 0x30
 800291a:	e946 230a 	strd	r2, r3, [r6, #-40]	; 0x28
    			gyro_ave[j][i] = gyro_ave[j][i-1];
 800291e:	e955 230c 	ldrd	r2, r3, [r5, #-48]	; 0x30
 8002922:	e945 230a 	strd	r2, r3, [r5, #-40]	; 0x28
    			acc_ave[j][i] = acc_ave[j][i-1];
 8002926:	e956 230e 	ldrd	r2, r3, [r6, #-56]	; 0x38
 800292a:	e946 230c 	strd	r2, r3, [r6, #-48]	; 0x30
    			gyro_ave[j][i] = gyro_ave[j][i-1];
 800292e:	e955 230e 	ldrd	r2, r3, [r5, #-56]	; 0x38
 8002932:	e945 230c 	strd	r2, r3, [r5, #-48]	; 0x30
    			acc_ave[j][i] = acc_ave[j][i-1];
 8002936:	e956 2310 	ldrd	r2, r3, [r6, #-64]	; 0x40
 800293a:	e946 230e 	strd	r2, r3, [r6, #-56]	; 0x38
    			gyro_ave[j][i] = gyro_ave[j][i-1];
 800293e:	e955 2310 	ldrd	r2, r3, [r5, #-64]	; 0x40
 8002942:	e945 230e 	strd	r2, r3, [r5, #-56]	; 0x38
    			acc_ave[j][i] = acc_ave[j][i-1];
 8002946:	e956 2312 	ldrd	r2, r3, [r6, #-72]	; 0x48
 800294a:	e946 2310 	strd	r2, r3, [r6, #-64]	; 0x40
 800294e:	e005      	b.n	800295c <ICM20602_IMU_calibration2+0x6ac>
 8002950:	20000d80 	.word	0x20000d80
 8002954:	20000d84 	.word	0x20000d84
 8002958:	20000dd0 	.word	0x20000dd0
    			gyro_ave[j][i] = gyro_ave[j][i-1];
 800295c:	e955 2312 	ldrd	r2, r3, [r5, #-72]	; 0x48
 8002960:	e945 2310 	strd	r2, r3, [r5, #-64]	; 0x40
    	for(j = 0; j < 3; j++){
 8002964:	9b02      	ldr	r3, [sp, #8]
 8002966:	aa1c      	add	r2, sp, #112	; 0x70
 8002968:	4293      	cmp	r3, r2
    			acc_ave[j][i] = acc_ave[j][i-1];
 800296a:	e946 8912 	strd	r8, r9, [r6, #-72]	; 0x48
    			gyro_ave[j][i] = gyro_ave[j][i-1];
 800296e:	e945 0112 	strd	r0, r1, [r5, #-72]	; 0x48
    	for(j = 0; j < 3; j++){
 8002972:	f47f ad4b 	bne.w	800240c <ICM20602_IMU_calibration2+0x15c>
    	cal_len ++;
 8002976:	ec55 4b1a 	vmov	r4, r5, d10
 800297a:	4b41      	ldr	r3, [pc, #260]	; (8002a80 <ICM20602_IMU_calibration2+0x7d0>)
 800297c:	2200      	movs	r2, #0
 800297e:	4629      	mov	r1, r5
 8002980:	ee1a 0a10 	vmov	r0, s20
 8002984:	f7fd fcaa 	bl	80002dc <__adddf3>
    	if(cal_len>5000){break;}
 8002988:	a33b      	add	r3, pc, #236	; (adr r3, 8002a78 <ICM20602_IMU_calibration2+0x7c8>)
 800298a:	e9d3 2300 	ldrd	r2, r3, [r3]
    	cal_len ++;
 800298e:	4606      	mov	r6, r0
 8002990:	460f      	mov	r7, r1
    	if(cal_len>5000){break;}
 8002992:	ee1a 0a10 	vmov	r0, s20
 8002996:	4629      	mov	r1, r5
 8002998:	f7fe f8e6 	bl	8000b68 <__aeabi_dcmpgt>
    	cal_len ++;
 800299c:	4634      	mov	r4, r6
 800299e:	463d      	mov	r5, r7
    	if(cal_len>5000){break;}
 80029a0:	b988      	cbnz	r0, 80029c6 <ICM20602_IMU_calibration2+0x716>
    while ((fabs(acc_ave[0][9] - acc_ave[0][0]) > SHRINK_ERROR)
 80029a2:	e9dd 0134 	ldrd	r0, r1, [sp, #208]	; 0xd0
 80029a6:	e9dd 2322 	ldrd	r2, r3, [sp, #136]	; 0x88
    	cal_len ++;
 80029aa:	ec47 6b1a 	vmov	d10, r6, r7
 80029ae:	e4aa      	b.n	8002306 <ICM20602_IMU_calibration2+0x56>
		|| cal_len < 500.0
 80029b0:	4b34      	ldr	r3, [pc, #208]	; (8002a84 <ICM20602_IMU_calibration2+0x7d4>)
 80029b2:	ec51 0b1a 	vmov	r0, r1, d10
 80029b6:	2200      	movs	r2, #0
 80029b8:	f7fe f8b8 	bl	8000b2c <__aeabi_dcmplt>
 80029bc:	2800      	cmp	r0, #0
 80029be:	f47f ad0f 	bne.w	80023e0 <ICM20602_IMU_calibration2+0x130>
 80029c2:	ec55 4b1a 	vmov	r4, r5, d10
    if(cal_len==500){NVIC_SystemReset();}
 80029c6:	4b2f      	ldr	r3, [pc, #188]	; (8002a84 <ICM20602_IMU_calibration2+0x7d4>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	4620      	mov	r0, r4
 80029cc:	4629      	mov	r1, r5
 80029ce:	f7fe f8a3 	bl	8000b18 <__aeabi_dcmpeq>
 80029d2:	2800      	cmp	r0, #0
 80029d4:	d143      	bne.n	8002a5e <ICM20602_IMU_calibration2+0x7ae>
 80029d6:	4622      	mov	r2, r4
 80029d8:	462b      	mov	r3, r5
 80029da:	4929      	ldr	r1, [pc, #164]	; (8002a80 <ICM20602_IMU_calibration2+0x7d0>)
    	acc_off[j]  = acc_sum[j]  / cal_len;
 80029dc:	4f2a      	ldr	r7, [pc, #168]	; (8002a88 <ICM20602_IMU_calibration2+0x7d8>)
    	gyro_off[j] = gyro_sum[j] / cal_len;
 80029de:	4e2b      	ldr	r6, [pc, #172]	; (8002a8c <ICM20602_IMU_calibration2+0x7dc>)
 80029e0:	2000      	movs	r0, #0
 80029e2:	f7fd ff5b 	bl	800089c <__aeabi_ddiv>
    	acc_off[j]  = acc_sum[j]  / cal_len;
 80029e6:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 80029ea:	4604      	mov	r4, r0
 80029ec:	460d      	mov	r5, r1
 80029ee:	f7fd fe2b 	bl	8000648 <__aeabi_dmul>
 80029f2:	f7fe f921 	bl	8000c38 <__aeabi_d2f>
    	gyro_off[j] = gyro_sum[j] / cal_len;
 80029f6:	e9dd 231c 	ldrd	r2, r3, [sp, #112]	; 0x70
    	acc_off[j]  = acc_sum[j]  / cal_len;
 80029fa:	6038      	str	r0, [r7, #0]
    	gyro_off[j] = gyro_sum[j] / cal_len;
 80029fc:	4629      	mov	r1, r5
 80029fe:	4620      	mov	r0, r4
 8002a00:	f7fd fe22 	bl	8000648 <__aeabi_dmul>
 8002a04:	f7fe f918 	bl	8000c38 <__aeabi_d2f>
    	acc_off[j]  = acc_sum[j]  / cal_len;
 8002a08:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    	gyro_off[j] = gyro_sum[j] / cal_len;
 8002a0c:	6030      	str	r0, [r6, #0]
    	acc_off[j]  = acc_sum[j]  / cal_len;
 8002a0e:	4629      	mov	r1, r5
 8002a10:	4620      	mov	r0, r4
 8002a12:	f7fd fe19 	bl	8000648 <__aeabi_dmul>
 8002a16:	f7fe f90f 	bl	8000c38 <__aeabi_d2f>
    	gyro_off[j] = gyro_sum[j] / cal_len;
 8002a1a:	e9dd 231e 	ldrd	r2, r3, [sp, #120]	; 0x78
    	acc_off[j]  = acc_sum[j]  / cal_len;
 8002a1e:	6078      	str	r0, [r7, #4]
    	gyro_off[j] = gyro_sum[j] / cal_len;
 8002a20:	4629      	mov	r1, r5
 8002a22:	4620      	mov	r0, r4
 8002a24:	f7fd fe10 	bl	8000648 <__aeabi_dmul>
 8002a28:	f7fe f906 	bl	8000c38 <__aeabi_d2f>
    	acc_off[j]  = acc_sum[j]  / cal_len;
 8002a2c:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    	gyro_off[j] = gyro_sum[j] / cal_len;
 8002a30:	6070      	str	r0, [r6, #4]
    	acc_off[j]  = acc_sum[j]  / cal_len;
 8002a32:	4629      	mov	r1, r5
 8002a34:	4620      	mov	r0, r4
 8002a36:	f7fd fe07 	bl	8000648 <__aeabi_dmul>
 8002a3a:	f7fe f8fd 	bl	8000c38 <__aeabi_d2f>
    	gyro_off[j] = gyro_sum[j] / cal_len;
 8002a3e:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
    	acc_off[j]  = acc_sum[j]  / cal_len;
 8002a42:	60b8      	str	r0, [r7, #8]
    	gyro_off[j] = gyro_sum[j] / cal_len;
 8002a44:	4629      	mov	r1, r5
 8002a46:	4620      	mov	r0, r4
 8002a48:	f7fd fdfe 	bl	8000648 <__aeabi_dmul>
 8002a4c:	f7fe f8f4 	bl	8000c38 <__aeabi_d2f>
 8002a50:	60b0      	str	r0, [r6, #8]
}
 8002a52:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8002a56:	ecbd 8b06 	vpop	{d8-d10}
 8002a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002a5e:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002a62:	490b      	ldr	r1, [pc, #44]	; (8002a90 <ICM20602_IMU_calibration2+0x7e0>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002a64:	4b0b      	ldr	r3, [pc, #44]	; (8002a94 <ICM20602_IMU_calibration2+0x7e4>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002a66:	68ca      	ldr	r2, [r1, #12]
 8002a68:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	60cb      	str	r3, [r1, #12]
 8002a70:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002a74:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8002a76:	e7fd      	b.n	8002a74 <ICM20602_IMU_calibration2+0x7c4>
 8002a78:	00000000 	.word	0x00000000
 8002a7c:	40b38700 	.word	0x40b38700
 8002a80:	3ff00000 	.word	0x3ff00000
 8002a84:	407f4000 	.word	0x407f4000
 8002a88:	20000dc0 	.word	0x20000dc0
 8002a8c:	20000e0c 	.word	0x20000e0c
 8002a90:	e000ed00 	.word	0xe000ed00
 8002a94:	05fa0004 	.word	0x05fa0004

08002a98 <p.constprop.0>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void p(const char * format, ...)
 8002a98:	b40f      	push	{r0, r1, r2, r3}
 8002a9a:	b530      	push	{r4, r5, lr}
{
  va_list args;
  va_start(args, format);
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002a9c:	4c08      	ldr	r4, [pc, #32]	; (8002ac0 <p.constprop.0+0x28>)
void p(const char * format, ...)
 8002a9e:	b083      	sub	sp, #12
  va_start(args, format);
 8002aa0:	ad07      	add	r5, sp, #28
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002aa2:	4620      	mov	r0, r4
  va_start(args, format);
 8002aa4:	9501      	str	r5, [sp, #4]
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002aa6:	f7fd fc0b 	bl	80002c0 <strlen>
 8002aaa:	4906      	ldr	r1, [pc, #24]	; (8002ac4 <p.constprop.0+0x2c>)
 8002aac:	462a      	mov	r2, r5
 8002aae:	4420      	add	r0, r4
 8002ab0:	f007 ffba 	bl	800aa28 <vsiprintf>
  va_end(args);
}
 8002ab4:	b003      	add	sp, #12
 8002ab6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002aba:	b004      	add	sp, #16
 8002abc:	4770      	bx	lr
 8002abe:	bf00      	nop
 8002ac0:	20001374 	.word	0x20001374
 8002ac4:	0800de0c 	.word	0x0800de0c

08002ac8 <p.constprop.1>:
void p(const char * format, ...)
 8002ac8:	b40f      	push	{r0, r1, r2, r3}
 8002aca:	b530      	push	{r4, r5, lr}
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002acc:	4c08      	ldr	r4, [pc, #32]	; (8002af0 <p.constprop.1+0x28>)
void p(const char * format, ...)
 8002ace:	b083      	sub	sp, #12
  va_start(args, format);
 8002ad0:	ad07      	add	r5, sp, #28
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002ad2:	4620      	mov	r0, r4
  va_start(args, format);
 8002ad4:	9501      	str	r5, [sp, #4]
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002ad6:	f7fd fbf3 	bl	80002c0 <strlen>
 8002ada:	4906      	ldr	r1, [pc, #24]	; (8002af4 <p.constprop.1+0x2c>)
 8002adc:	462a      	mov	r2, r5
 8002ade:	4420      	add	r0, r4
 8002ae0:	f007 ffa2 	bl	800aa28 <vsiprintf>
}
 8002ae4:	b003      	add	sp, #12
 8002ae6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002aea:	b004      	add	sp, #16
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	20001374 	.word	0x20001374
 8002af4:	0800dda4 	.word	0x0800dda4

08002af8 <p.constprop.2>:
void p(const char * format, ...)
 8002af8:	b40f      	push	{r0, r1, r2, r3}
 8002afa:	b530      	push	{r4, r5, lr}
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002afc:	4c08      	ldr	r4, [pc, #32]	; (8002b20 <p.constprop.2+0x28>)
void p(const char * format, ...)
 8002afe:	b083      	sub	sp, #12
  va_start(args, format);
 8002b00:	ad07      	add	r5, sp, #28
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002b02:	4620      	mov	r0, r4
  va_start(args, format);
 8002b04:	9501      	str	r5, [sp, #4]
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002b06:	f7fd fbdb 	bl	80002c0 <strlen>
 8002b0a:	4906      	ldr	r1, [pc, #24]	; (8002b24 <p.constprop.2+0x2c>)
 8002b0c:	462a      	mov	r2, r5
 8002b0e:	4420      	add	r0, r4
 8002b10:	f007 ff8a 	bl	800aa28 <vsiprintf>
}
 8002b14:	b003      	add	sp, #12
 8002b16:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002b1a:	b004      	add	sp, #16
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	20001374 	.word	0x20001374
 8002b24:	0800ddc4 	.word	0x0800ddc4

08002b28 <p.constprop.3>:
void p(const char * format, ...)
 8002b28:	b40f      	push	{r0, r1, r2, r3}
 8002b2a:	b530      	push	{r4, r5, lr}
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002b2c:	4c08      	ldr	r4, [pc, #32]	; (8002b50 <p.constprop.3+0x28>)
void p(const char * format, ...)
 8002b2e:	b083      	sub	sp, #12
  va_start(args, format);
 8002b30:	ad07      	add	r5, sp, #28
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002b32:	4620      	mov	r0, r4
  va_start(args, format);
 8002b34:	9501      	str	r5, [sp, #4]
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002b36:	f7fd fbc3 	bl	80002c0 <strlen>
 8002b3a:	4906      	ldr	r1, [pc, #24]	; (8002b54 <p.constprop.3+0x2c>)
 8002b3c:	462a      	mov	r2, r5
 8002b3e:	4420      	add	r0, r4
 8002b40:	f007 ff72 	bl	800aa28 <vsiprintf>
}
 8002b44:	b003      	add	sp, #12
 8002b46:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002b4a:	b004      	add	sp, #16
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	20001374 	.word	0x20001374
 8002b54:	0800dde8 	.word	0x0800dde8

08002b58 <p.constprop.4>:
void p(const char * format, ...)
 8002b58:	b40f      	push	{r0, r1, r2, r3}
 8002b5a:	b530      	push	{r4, r5, lr}
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002b5c:	4c08      	ldr	r4, [pc, #32]	; (8002b80 <p.constprop.4+0x28>)
void p(const char * format, ...)
 8002b5e:	b083      	sub	sp, #12
  va_start(args, format);
 8002b60:	ad07      	add	r5, sp, #28
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002b62:	4620      	mov	r0, r4
  va_start(args, format);
 8002b64:	9501      	str	r5, [sp, #4]
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002b66:	f7fd fbab 	bl	80002c0 <strlen>
 8002b6a:	4906      	ldr	r1, [pc, #24]	; (8002b84 <p.constprop.4+0x2c>)
 8002b6c:	462a      	mov	r2, r5
 8002b6e:	4420      	add	r0, r4
 8002b70:	f007 ff5a 	bl	800aa28 <vsiprintf>
}
 8002b74:	b003      	add	sp, #12
 8002b76:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002b7a:	b004      	add	sp, #16
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	20001374 	.word	0x20001374
 8002b84:	0800ddf8 	.word	0x0800ddf8

08002b88 <__io_putchar>:
void __io_putchar(uint8_t ch) { HAL_UART_Transmit(&hlpuart1, &ch, 1, 1); }
 8002b88:	b500      	push	{lr}
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	b083      	sub	sp, #12
 8002b8e:	4684      	mov	ip, r0
 8002b90:	461a      	mov	r2, r3
 8002b92:	f10d 0107 	add.w	r1, sp, #7
 8002b96:	4804      	ldr	r0, [pc, #16]	; (8002ba8 <__io_putchar+0x20>)
 8002b98:	f88d c007 	strb.w	ip, [sp, #7]
 8002b9c:	f006 fe58 	bl	8009850 <HAL_UART_Transmit>
 8002ba0:	b003      	add	sp, #12
 8002ba2:	f85d fb04 	ldr.w	pc, [sp], #4
 8002ba6:	bf00      	nop
 8002ba8:	20001828 	.word	0x20001828

08002bac <HAL_GetTick>:
uint32_t HAL_GetTick(void) { return uwTick; }
 8002bac:	4b01      	ldr	r3, [pc, #4]	; (8002bb4 <HAL_GetTick+0x8>)
 8002bae:	6818      	ldr	r0, [r3, #0]
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	200019d8 	.word	0x200019d8

08002bb8 <motor_test>:
    }
  }
}

void motor_test()
{
 8002bb8:	b510      	push	{r4, lr}
  if (decode_SW(adc_sw_data) & 0b00000001) {
 8002bba:	4c34      	ldr	r4, [pc, #208]	; (8002c8c <motor_test+0xd4>)
 8002bbc:	8820      	ldrh	r0, [r4, #0]
 8002bbe:	f002 f9b7 	bl	8004f30 <decode_SW>
 8002bc2:	07c0      	lsls	r0, r0, #31
 8002bc4:	d517      	bpl.n	8002bf6 <motor_test+0x3e>
    omni_move(2.0, 0.0, 0.0, 2.0);  // fwd
 8002bc6:	ed9f 1a32 	vldr	s2, [pc, #200]	; 8002c90 <motor_test+0xd8>
 8002bca:	eef0 1a00 	vmov.f32	s3, #0	; 0x40000000  2.0
 8002bce:	eef0 0a41 	vmov.f32	s1, s2
 8002bd2:	eeb0 0a61 	vmov.f32	s0, s3
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
  } else if (decode_SW(adc_sw_data) & 0b00000010) {
    omni_move(-2.0, 0.0, 0.0, 2.0);  // back
 8002bd6:	f001 fc2f 	bl	8004438 <omni_move>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 8002bda:	482e      	ldr	r0, [pc, #184]	; (8002c94 <motor_test+0xdc>)
 8002bdc:	2201      	movs	r2, #1
 8002bde:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002be2:	f003 ff2d 	bl	8006a40 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
  } else {
    omni_move(0.0, 0.0, 0.0, 0.0);
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
  }
  actuator_motor5(0.0, 0.0);
 8002be6:	eddf 0a2a 	vldr	s1, [pc, #168]	; 8002c90 <motor_test+0xd8>
}
 8002bea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  actuator_motor5(0.0, 0.0);
 8002bee:	eeb0 0a60 	vmov.f32	s0, s1
 8002bf2:	f7fe ba6f 	b.w	80010d4 <actuator_motor5>
  } else if (decode_SW(adc_sw_data) & 0b00000010) {
 8002bf6:	8820      	ldrh	r0, [r4, #0]
 8002bf8:	f002 f99a 	bl	8004f30 <decode_SW>
 8002bfc:	0781      	lsls	r1, r0, #30
 8002bfe:	d508      	bpl.n	8002c12 <motor_test+0x5a>
    omni_move(-2.0, 0.0, 0.0, 2.0);  // back
 8002c00:	ed9f 1a23 	vldr	s2, [pc, #140]	; 8002c90 <motor_test+0xd8>
 8002c04:	eef0 1a00 	vmov.f32	s3, #0	; 0x40000000  2.0
 8002c08:	eef0 0a41 	vmov.f32	s1, s2
 8002c0c:	eeb8 0a00 	vmov.f32	s0, #128	; 0xc0000000 -2.0
 8002c10:	e7e1      	b.n	8002bd6 <motor_test+0x1e>
  } else if (decode_SW(adc_sw_data) & 0b00000100) {
 8002c12:	8820      	ldrh	r0, [r4, #0]
 8002c14:	f002 f98c 	bl	8004f30 <decode_SW>
 8002c18:	0742      	lsls	r2, r0, #29
 8002c1a:	d40d      	bmi.n	8002c38 <motor_test+0x80>
  } else if (decode_SW(adc_sw_data) & 0b00001000) {
 8002c1c:	8820      	ldrh	r0, [r4, #0]
 8002c1e:	f002 f987 	bl	8004f30 <decode_SW>
 8002c22:	0703      	lsls	r3, r0, #28
 8002c24:	d511      	bpl.n	8002c4a <motor_test+0x92>
    omni_move(0.0, 2.0, 0.0, 2.0);  // right
 8002c26:	ed9f 1a1a 	vldr	s2, [pc, #104]	; 8002c90 <motor_test+0xd8>
 8002c2a:	eef0 1a00 	vmov.f32	s3, #0	; 0x40000000  2.0
 8002c2e:	eef0 0a61 	vmov.f32	s1, s3
 8002c32:	eeb0 0a41 	vmov.f32	s0, s2
 8002c36:	e7ce      	b.n	8002bd6 <motor_test+0x1e>
    omni_move(0.0, -2.0, 0.0, 2.0);  // left
 8002c38:	ed9f 1a15 	vldr	s2, [pc, #84]	; 8002c90 <motor_test+0xd8>
 8002c3c:	eef0 1a00 	vmov.f32	s3, #0	; 0x40000000  2.0
 8002c40:	eef8 0a00 	vmov.f32	s1, #128	; 0xc0000000 -2.0
 8002c44:	eeb0 0a41 	vmov.f32	s0, s2
 8002c48:	e7c5      	b.n	8002bd6 <motor_test+0x1e>
  } else if (decode_SW(adc_sw_data) & 0b00010000) {
 8002c4a:	8820      	ldrh	r0, [r4, #0]
 8002c4c:	f002 f970 	bl	8004f30 <decode_SW>
 8002c50:	f010 0410 	ands.w	r4, r0, #16
 8002c54:	d008      	beq.n	8002c68 <motor_test+0xb0>
    omni_move(0.0, 0.0, 20.0, 2.0);  // spin
 8002c56:	eddf 0a0e 	vldr	s1, [pc, #56]	; 8002c90 <motor_test+0xd8>
 8002c5a:	eef0 1a00 	vmov.f32	s3, #0	; 0x40000000  2.0
 8002c5e:	eeb3 1a04 	vmov.f32	s2, #52	; 0x41a00000  20.0
 8002c62:	eeb0 0a60 	vmov.f32	s0, s1
 8002c66:	e7b6      	b.n	8002bd6 <motor_test+0x1e>
    omni_move(0.0, 0.0, 0.0, 0.0);
 8002c68:	eddf 1a09 	vldr	s3, [pc, #36]	; 8002c90 <motor_test+0xd8>
 8002c6c:	eeb0 1a61 	vmov.f32	s2, s3
 8002c70:	eef0 0a61 	vmov.f32	s1, s3
 8002c74:	eeb0 0a61 	vmov.f32	s0, s3
 8002c78:	f001 fbde 	bl	8004438 <omni_move>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
 8002c7c:	4805      	ldr	r0, [pc, #20]	; (8002c94 <motor_test+0xdc>)
 8002c7e:	4622      	mov	r2, r4
 8002c80:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002c84:	f003 fedc 	bl	8006a40 <HAL_GPIO_WritePin>
 8002c88:	e7ad      	b.n	8002be6 <motor_test+0x2e>
 8002c8a:	bf00      	nop
 8002c8c:	20000e34 	.word	0x20000e34
 8002c90:	00000000 	.word	0x00000000
 8002c94:	48000800 	.word	0x48000800

08002c98 <kicker_test>:
  }
  omni_move(0.0, 0.0, 0.0, 0.0);
}

void kicker_test(bool manual_mode)
{
 8002c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (kick_state == 1) {
 8002c9a:	4f58      	ldr	r7, [pc, #352]	; (8002dfc <kicker_test+0x164>)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	2b01      	cmp	r3, #1
{
 8002ca0:	4606      	mov	r6, r0
  if (kick_state == 1) {
 8002ca2:	d034      	beq.n	8002d0e <kicker_test+0x76>
      kick_state = 0;
      kick_time = 0;
    }
  }

  if (dribbler_up == 0 && decode_SW(adc_sw_data) & 0b00000100) {
 8002ca4:	4c56      	ldr	r4, [pc, #344]	; (8002e00 <kicker_test+0x168>)
 8002ca6:	4d57      	ldr	r5, [pc, #348]	; (8002e04 <kicker_test+0x16c>)
 8002ca8:	6823      	ldr	r3, [r4, #0]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d03e      	beq.n	8002d2c <kicker_test+0x94>
    dribbler_up = 1;
    actuator_dribbler_down();
  } else if (dribbler_up == 1 && decode_SW(adc_sw_data) & 0b00001000) {
 8002cae:	6823      	ldr	r3, [r4, #0]
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d076      	beq.n	8002da2 <kicker_test+0x10a>
    dribbler_up = 0;
    actuator_dribbler_up();
  }

  if (decode_SW(adc_sw_data) & 0b00010000) {
 8002cb4:	8828      	ldrh	r0, [r5, #0]
 8002cb6:	f002 f93b 	bl	8004f30 <decode_SW>
 8002cba:	06c3      	lsls	r3, r0, #27
 8002cbc:	d544      	bpl.n	8002d48 <kicker_test+0xb0>
    if (!manual_mode) {
 8002cbe:	b1a6      	cbz	r6, 8002cea <kicker_test+0x52>
      actuator_motor5(0.5, 1.0);
    }
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 8002cc0:	4851      	ldr	r0, [pc, #324]	; (8002e08 <kicker_test+0x170>)
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002cc8:	f003 feba 	bl	8006a40 <HAL_GPIO_WritePin>
    if (can_raw.ball_detection[0] == 1 || manual_mode) {
      if (kick_state == 0) {
 8002ccc:	6839      	ldr	r1, [r7, #0]
 8002cce:	2900      	cmp	r1, #0
 8002cd0:	d071      	beq.n	8002db6 <kicker_test+0x11e>
    actuator_kicker(1, 1);  // charge enable
    actuator_kicker_voltage(150.0);
    kick_state = 0;
    kick_time = 0;
  }
  omni_move(0.0, 0.0, 0.0, 0.0);
 8002cd2:	eddf 1a4e 	vldr	s3, [pc, #312]	; 8002e0c <kicker_test+0x174>
}
 8002cd6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  omni_move(0.0, 0.0, 0.0, 0.0);
 8002cda:	eeb0 1a61 	vmov.f32	s2, s3
 8002cde:	eef0 0a61 	vmov.f32	s1, s3
 8002ce2:	eeb0 0a61 	vmov.f32	s0, s3
 8002ce6:	f001 bba7 	b.w	8004438 <omni_move>
      actuator_motor5(0.5, 1.0);
 8002cea:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8002cee:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8002cf2:	f7fe f9ef 	bl	80010d4 <actuator_motor5>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 8002cf6:	4844      	ldr	r0, [pc, #272]	; (8002e08 <kicker_test+0x170>)
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002cfe:	f003 fe9f 	bl	8006a40 <HAL_GPIO_WritePin>
    if (can_raw.ball_detection[0] == 1 || manual_mode) {
 8002d02:	4b43      	ldr	r3, [pc, #268]	; (8002e10 <kicker_test+0x178>)
 8002d04:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d1e2      	bne.n	8002cd2 <kicker_test+0x3a>
 8002d0c:	e7de      	b.n	8002ccc <kicker_test+0x34>
    kick_time++;
 8002d0e:	4b41      	ldr	r3, [pc, #260]	; (8002e14 <kicker_test+0x17c>)
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	3201      	adds	r2, #1
 8002d14:	601a      	str	r2, [r3, #0]
    if (kick_time > 100) {
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	2a64      	cmp	r2, #100	; 0x64
 8002d1a:	ddc3      	ble.n	8002ca4 <kicker_test+0xc>
      kick_state = 0;
 8002d1c:	2200      	movs	r2, #0
  if (dribbler_up == 0 && decode_SW(adc_sw_data) & 0b00000100) {
 8002d1e:	4c38      	ldr	r4, [pc, #224]	; (8002e00 <kicker_test+0x168>)
      kick_state = 0;
 8002d20:	603a      	str	r2, [r7, #0]
      kick_time = 0;
 8002d22:	601a      	str	r2, [r3, #0]
  if (dribbler_up == 0 && decode_SW(adc_sw_data) & 0b00000100) {
 8002d24:	6823      	ldr	r3, [r4, #0]
 8002d26:	4d37      	ldr	r5, [pc, #220]	; (8002e04 <kicker_test+0x16c>)
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d1c0      	bne.n	8002cae <kicker_test+0x16>
 8002d2c:	8828      	ldrh	r0, [r5, #0]
 8002d2e:	f002 f8ff 	bl	8004f30 <decode_SW>
 8002d32:	0741      	lsls	r1, r0, #29
 8002d34:	d5bb      	bpl.n	8002cae <kicker_test+0x16>
    dribbler_up = 1;
 8002d36:	2301      	movs	r3, #1
 8002d38:	6023      	str	r3, [r4, #0]
    actuator_dribbler_down();
 8002d3a:	f7fe f9fd 	bl	8001138 <actuator_dribbler_down>
  if (decode_SW(adc_sw_data) & 0b00010000) {
 8002d3e:	8828      	ldrh	r0, [r5, #0]
 8002d40:	f002 f8f6 	bl	8004f30 <decode_SW>
 8002d44:	06c3      	lsls	r3, r0, #27
 8002d46:	d4ba      	bmi.n	8002cbe <kicker_test+0x26>
  } else if (decode_SW(adc_sw_data) & 0b00000010) {
 8002d48:	8828      	ldrh	r0, [r5, #0]
 8002d4a:	f002 f8f1 	bl	8004f30 <decode_SW>
 8002d4e:	f010 0402 	ands.w	r4, r0, #2
 8002d52:	d03a      	beq.n	8002dca <kicker_test+0x132>
    if (!manual_mode) {
 8002d54:	b19e      	cbz	r6, 8002d7e <kicker_test+0xe6>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 8002d56:	482c      	ldr	r0, [pc, #176]	; (8002e08 <kicker_test+0x170>)
 8002d58:	2201      	movs	r2, #1
 8002d5a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002d5e:	f003 fe6f 	bl	8006a40 <HAL_GPIO_WritePin>
      if (kick_state == 0) {
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d1b4      	bne.n	8002cd2 <kicker_test+0x3a>
        actuator_kicker(2, 1);  // chip
 8002d68:	2101      	movs	r1, #1
 8002d6a:	2002      	movs	r0, #2
 8002d6c:	f7fe fa06 	bl	800117c <actuator_kicker>
        actuator_kicker(3, 255);
 8002d70:	21ff      	movs	r1, #255	; 0xff
 8002d72:	2003      	movs	r0, #3
 8002d74:	f7fe fa02 	bl	800117c <actuator_kicker>
        kick_state = 1;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	603b      	str	r3, [r7, #0]
 8002d7c:	e7a9      	b.n	8002cd2 <kicker_test+0x3a>
      actuator_motor5(0.5, 1.0);
 8002d7e:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8002d82:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8002d86:	f7fe f9a5 	bl	80010d4 <actuator_motor5>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 8002d8a:	481f      	ldr	r0, [pc, #124]	; (8002e08 <kicker_test+0x170>)
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002d92:	f003 fe55 	bl	8006a40 <HAL_GPIO_WritePin>
    if (can_raw.ball_detection[0] == 1 || manual_mode) {
 8002d96:	4b1e      	ldr	r3, [pc, #120]	; (8002e10 <kicker_test+0x178>)
 8002d98:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d198      	bne.n	8002cd2 <kicker_test+0x3a>
 8002da0:	e7df      	b.n	8002d62 <kicker_test+0xca>
  } else if (dribbler_up == 1 && decode_SW(adc_sw_data) & 0b00001000) {
 8002da2:	8828      	ldrh	r0, [r5, #0]
 8002da4:	f002 f8c4 	bl	8004f30 <decode_SW>
 8002da8:	0702      	lsls	r2, r0, #28
 8002daa:	d583      	bpl.n	8002cb4 <kicker_test+0x1c>
    dribbler_up = 0;
 8002dac:	2300      	movs	r3, #0
 8002dae:	6023      	str	r3, [r4, #0]
    actuator_dribbler_up();
 8002db0:	f7fe f9b0 	bl	8001114 <actuator_dribbler_up>
 8002db4:	e77e      	b.n	8002cb4 <kicker_test+0x1c>
        actuator_kicker(2, 0);  // straight
 8002db6:	2002      	movs	r0, #2
 8002db8:	f7fe f9e0 	bl	800117c <actuator_kicker>
        actuator_kicker(3, 100);
 8002dbc:	2164      	movs	r1, #100	; 0x64
 8002dbe:	2003      	movs	r0, #3
 8002dc0:	f7fe f9dc 	bl	800117c <actuator_kicker>
        kick_state = 1;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	603b      	str	r3, [r7, #0]
 8002dc8:	e783      	b.n	8002cd2 <kicker_test+0x3a>
    actuator_motor5(0.0, 0.0);
 8002dca:	eddf 0a10 	vldr	s1, [pc, #64]	; 8002e0c <kicker_test+0x174>
 8002dce:	eeb0 0a60 	vmov.f32	s0, s1
 8002dd2:	f7fe f97f 	bl	80010d4 <actuator_motor5>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
 8002dd6:	4622      	mov	r2, r4
 8002dd8:	480b      	ldr	r0, [pc, #44]	; (8002e08 <kicker_test+0x170>)
 8002dda:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002dde:	f003 fe2f 	bl	8006a40 <HAL_GPIO_WritePin>
    actuator_kicker(1, 1);  // charge enable
 8002de2:	2101      	movs	r1, #1
 8002de4:	4608      	mov	r0, r1
 8002de6:	f7fe f9c9 	bl	800117c <actuator_kicker>
    actuator_kicker_voltage(150.0);
 8002dea:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8002e18 <kicker_test+0x180>
 8002dee:	f7fe f9b5 	bl	800115c <actuator_kicker_voltage>
    kick_time = 0;
 8002df2:	4b08      	ldr	r3, [pc, #32]	; (8002e14 <kicker_test+0x17c>)
    kick_state = 0;
 8002df4:	603c      	str	r4, [r7, #0]
    kick_time = 0;
 8002df6:	601c      	str	r4, [r3, #0]
 8002df8:	e76b      	b.n	8002cd2 <kicker_test+0x3a>
 8002dfa:	bf00      	nop
 8002dfc:	20000f7c 	.word	0x20000f7c
 8002e00:	20000f64 	.word	0x20000f64
 8002e04:	20000e34 	.word	0x20000e34
 8002e08:	48000800 	.word	0x48000800
 8002e0c:	00000000 	.word	0x00000000
 8002e10:	20000e88 	.word	0x20000e88
 8002e14:	20000f80 	.word	0x20000f80
 8002e18:	43160000 	.word	0x43160000
 8002e1c:	00000000 	.word	0x00000000

08002e20 <mouseOdometory>:
  // omega = 0;
  // out : omega
}

void mouseOdometory()
{
 8002e20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  mouse.raw_diff[0] = (float)mouse.raw[0] / 750;
 8002e24:	4c68      	ldr	r4, [pc, #416]	; (8002fc8 <mouseOdometory+0x1a8>)
 8002e26:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8002fcc <mouseOdometory+0x1ac>
 8002e2a:	f9b4 3020 	ldrsh.w	r3, [r4, #32]
  mouse.raw_diff[1] = (float)mouse.raw[1] / 750;

  mouse.raw_odom[0] += mouse.raw_diff[0];
 8002e2e:	edd4 6a02 	vldr	s13, [r4, #8]
  mouse.raw_diff[0] = (float)mouse.raw[0] / 750;
 8002e32:	ee07 3a90 	vmov	s15, r3
  mouse.raw_diff[1] = (float)mouse.raw[1] / 750;
 8002e36:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	; 0x22
{
 8002e3a:	ed2d 8b04 	vpush	{d8-d9}
  mouse.raw_diff[1] = (float)mouse.raw[1] / 750;
 8002e3e:	ee08 3a10 	vmov	s16, r3
  mouse.raw_diff[0] = (float)mouse.raw[0] / 750;
 8002e42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  mouse.raw_diff[1] = (float)mouse.raw[1] / 750;
 8002e46:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
  mouse.raw_diff[0] = (float)mouse.raw[0] / 750;
 8002e4a:	ee67 7a87 	vmul.f32	s15, s15, s14
  mouse.raw_diff[1] = (float)mouse.raw[1] / 750;
 8002e4e:	ee28 8a07 	vmul.f32	s16, s16, s14
  mouse.raw_odom[1] += mouse.raw_diff[1];
 8002e52:	ed94 7a03 	vldr	s14, [r4, #12]
  mouse.raw_diff[0] = (float)mouse.raw[0] / 750;
 8002e56:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
  mouse.raw_odom[1] += mouse.raw_diff[1];
 8002e5a:	ee37 7a08 	vadd.f32	s14, s14, s16
  mouse.raw_odom[0] += mouse.raw_diff[0];
 8002e5e:	ee76 6aa7 	vadd.f32	s13, s13, s15

  mouse.floor_odom[0] += ((float)mouse.raw_diff[0] * cos(imu.yaw_angle_rad) - (float)mouse.raw_diff[1] * sin(imu.yaw_angle_rad)) / 2;
 8002e62:	ee17 0a90 	vmov	r0, s15
  mouse.raw_odom[0] += mouse.raw_diff[0];
 8002e66:	edc4 6a02 	vstr	s13, [r4, #8]
  mouse.raw_odom[1] += mouse.raw_diff[1];
 8002e6a:	ed84 7a03 	vstr	s14, [r4, #12]
  mouse.raw_diff[1] = (float)mouse.raw[1] / 750;
 8002e6e:	ed84 8a0a 	vstr	s16, [r4, #40]	; 0x28
  mouse.floor_odom[0] += ((float)mouse.raw_diff[0] * cos(imu.yaw_angle_rad) - (float)mouse.raw_diff[1] * sin(imu.yaw_angle_rad)) / 2;
 8002e72:	f7fd fb91 	bl	8000598 <__aeabi_f2d>
 8002e76:	4b56      	ldr	r3, [pc, #344]	; (8002fd0 <mouseOdometory+0x1b0>)
 8002e78:	689d      	ldr	r5, [r3, #8]
 8002e7a:	4606      	mov	r6, r0
 8002e7c:	4628      	mov	r0, r5
 8002e7e:	460f      	mov	r7, r1
 8002e80:	f7fd fb8a 	bl	8000598 <__aeabi_f2d>
 8002e84:	ec41 0b10 	vmov	d0, r0, r1
 8002e88:	ec41 0b19 	vmov	d9, r0, r1
 8002e8c:	f009 fed0 	bl	800cc30 <cos>
 8002e90:	ee18 0a10 	vmov	r0, s16
 8002e94:	ec5b ab10 	vmov	sl, fp, d0
 8002e98:	f7fd fb7e 	bl	8000598 <__aeabi_f2d>
 8002e9c:	eeb0 0a49 	vmov.f32	s0, s18
 8002ea0:	eef0 0a69 	vmov.f32	s1, s19
 8002ea4:	ec41 0b18 	vmov	d8, r0, r1
 8002ea8:	f009 ff16 	bl	800ccd8 <sin>
 8002eac:	4652      	mov	r2, sl
 8002eae:	465b      	mov	r3, fp
 8002eb0:	4630      	mov	r0, r6
 8002eb2:	4639      	mov	r1, r7
 8002eb4:	eeb0 9a40 	vmov.f32	s18, s0
 8002eb8:	eef0 9a60 	vmov.f32	s19, s1
 8002ebc:	f7fd fbc4 	bl	8000648 <__aeabi_dmul>
 8002ec0:	ec53 2b19 	vmov	r2, r3, d9
 8002ec4:	4680      	mov	r8, r0
 8002ec6:	4689      	mov	r9, r1
 8002ec8:	ec51 0b18 	vmov	r0, r1, d8
 8002ecc:	f7fd fbbc 	bl	8000648 <__aeabi_dmul>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	460b      	mov	r3, r1
 8002ed4:	4640      	mov	r0, r8
 8002ed6:	4649      	mov	r1, r9
 8002ed8:	f7fd f9fe 	bl	80002d8 <__aeabi_dsub>
 8002edc:	4b3d      	ldr	r3, [pc, #244]	; (8002fd4 <mouseOdometory+0x1b4>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f7fd fbb2 	bl	8000648 <__aeabi_dmul>
 8002ee4:	4680      	mov	r8, r0
 8002ee6:	6920      	ldr	r0, [r4, #16]
 8002ee8:	4689      	mov	r9, r1
 8002eea:	f7fd fb55 	bl	8000598 <__aeabi_f2d>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	460b      	mov	r3, r1
 8002ef2:	4640      	mov	r0, r8
 8002ef4:	4649      	mov	r1, r9
 8002ef6:	f7fd f9f1 	bl	80002dc <__adddf3>
 8002efa:	f7fd fe9d 	bl	8000c38 <__aeabi_d2f>
 8002efe:	4603      	mov	r3, r0
  mouse.floor_odom[1] += ((float)mouse.raw_diff[0] * sin(imu.yaw_angle_rad) + (float)mouse.raw_diff[1] * cos(imu.yaw_angle_rad)) / 2;
 8002f00:	4639      	mov	r1, r7
 8002f02:	4630      	mov	r0, r6
  mouse.floor_odom[0] += ((float)mouse.raw_diff[0] * cos(imu.yaw_angle_rad) - (float)mouse.raw_diff[1] * sin(imu.yaw_angle_rad)) / 2;
 8002f04:	6123      	str	r3, [r4, #16]
 8002f06:	461e      	mov	r6, r3
  mouse.floor_odom[1] += ((float)mouse.raw_diff[0] * sin(imu.yaw_angle_rad) + (float)mouse.raw_diff[1] * cos(imu.yaw_angle_rad)) / 2;
 8002f08:	ec53 2b19 	vmov	r2, r3, d9
 8002f0c:	f7fd fb9c 	bl	8000648 <__aeabi_dmul>
 8002f10:	ec53 2b18 	vmov	r2, r3, d8
 8002f14:	4680      	mov	r8, r0
 8002f16:	4689      	mov	r9, r1
 8002f18:	4650      	mov	r0, sl
 8002f1a:	4659      	mov	r1, fp
 8002f1c:	f7fd fb94 	bl	8000648 <__aeabi_dmul>
 8002f20:	4602      	mov	r2, r0
 8002f22:	460b      	mov	r3, r1
 8002f24:	4640      	mov	r0, r8
 8002f26:	4649      	mov	r1, r9
 8002f28:	f7fd f9d8 	bl	80002dc <__adddf3>
 8002f2c:	4b29      	ldr	r3, [pc, #164]	; (8002fd4 <mouseOdometory+0x1b4>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f7fd fb8a 	bl	8000648 <__aeabi_dmul>
 8002f34:	4680      	mov	r8, r0
 8002f36:	6960      	ldr	r0, [r4, #20]
 8002f38:	4689      	mov	r9, r1
 8002f3a:	f7fd fb2d 	bl	8000598 <__aeabi_f2d>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	460b      	mov	r3, r1
 8002f42:	4640      	mov	r0, r8
 8002f44:	4649      	mov	r1, r9
 8002f46:	f7fd f9c9 	bl	80002dc <__adddf3>
 8002f4a:	f7fd fe75 	bl	8000c38 <__aeabi_d2f>

  // 旋回ぶん補正 X方向は誤差に埋もれてしまう。パラメーター調整を省略するために無効化
  mouse.odom[0] = mouse.floor_odom[0] - (0.066 * cos(imu.yaw_angle_rad) - 0.066);
 8002f4e:	4652      	mov	r2, sl
 8002f50:	465b      	mov	r3, fp
  mouse.floor_odom[1] += ((float)mouse.raw_diff[0] * sin(imu.yaw_angle_rad) + (float)mouse.raw_diff[1] * cos(imu.yaw_angle_rad)) / 2;
 8002f52:	4680      	mov	r8, r0
 8002f54:	6160      	str	r0, [r4, #20]
  mouse.odom[0] = mouse.floor_odom[0] - (0.066 * cos(imu.yaw_angle_rad) - 0.066);
 8002f56:	4920      	ldr	r1, [pc, #128]	; (8002fd8 <mouseOdometory+0x1b8>)
 8002f58:	2000      	movs	r0, #0
 8002f5a:	f7fd f9bd 	bl	80002d8 <__aeabi_dsub>
 8002f5e:	a318      	add	r3, pc, #96	; (adr r3, 8002fc0 <mouseOdometory+0x1a0>)
 8002f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f64:	f7fd fb70 	bl	8000648 <__aeabi_dmul>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	4630      	mov	r0, r6
 8002f6c:	460f      	mov	r7, r1
 8002f6e:	4616      	mov	r6, r2
 8002f70:	f7fd fb12 	bl	8000598 <__aeabi_f2d>
 8002f74:	4602      	mov	r2, r0
 8002f76:	460b      	mov	r3, r1
 8002f78:	4630      	mov	r0, r6
 8002f7a:	4639      	mov	r1, r7
 8002f7c:	f7fd f9ae 	bl	80002dc <__adddf3>
 8002f80:	f7fd fe5a 	bl	8000c38 <__aeabi_d2f>
 8002f84:	61a0      	str	r0, [r4, #24]
  //  +(0.009 * sin(imu.yaw_angle_rad));
  mouse.odom[1] = mouse.floor_odom[1] - (0.066 * sin(imu.yaw_angle_rad));
 8002f86:	4640      	mov	r0, r8
 8002f88:	f7fd fb06 	bl	8000598 <__aeabi_f2d>
 8002f8c:	a30c      	add	r3, pc, #48	; (adr r3, 8002fc0 <mouseOdometory+0x1a0>)
 8002f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f92:	4606      	mov	r6, r0
 8002f94:	460f      	mov	r7, r1
 8002f96:	ec51 0b19 	vmov	r0, r1, d9
 8002f9a:	f7fd fb55 	bl	8000648 <__aeabi_dmul>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	4630      	mov	r0, r6
 8002fa4:	4639      	mov	r1, r7
 8002fa6:	f7fd f997 	bl	80002d8 <__aeabi_dsub>
 8002faa:	f7fd fe45 	bl	8000c38 <__aeabi_d2f>
  //  +(0.009 * cos(imu.yaw_angle_rad) - 0.009);

  mouse.pre_yaw_angle_rad = imu.yaw_angle_rad;
}
 8002fae:	ecbd 8b04 	vpop	{d8-d9}
  mouse.pre_yaw_angle_rad = imu.yaw_angle_rad;
 8002fb2:	63a5      	str	r5, [r4, #56]	; 0x38
  mouse.odom[1] = mouse.floor_odom[1] - (0.066 * sin(imu.yaw_angle_rad));
 8002fb4:	61e0      	str	r0, [r4, #28]
}
 8002fb6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fba:	bf00      	nop
 8002fbc:	f3af 8000 	nop.w
 8002fc0:	4189374c 	.word	0x4189374c
 8002fc4:	3fb0e560 	.word	0x3fb0e560
 8002fc8:	20000fc0 	.word	0x20000fc0
 8002fcc:	3aaec33e 	.word	0x3aaec33e
 8002fd0:	20000f6c 	.word	0x20000f6c
 8002fd4:	3fe00000 	.word	0x3fe00000
 8002fd8:	3ff00000 	.word	0x3ff00000
 8002fdc:	00000000 	.word	0x00000000

08002fe0 <omniOdometory>:

void omniOdometory(/*float motor_angle[4],float yaw_rad*/)
{
 8002fe0:	e92d 4fd0 	stmdb	sp!, {r4, r6, r7, r8, r9, sl, fp, lr}
 8002fe4:	4faa      	ldr	r7, [pc, #680]	; (8003290 <omniOdometory+0x2b0>)
 8002fe6:	ed2d 8b08 	vpush	{d8-d11}
 8002fea:	463c      	mov	r4, r7
 8002fec:	f107 0610 	add.w	r6, r7, #16

  for (int i = 0; i < 4; i++) {
    if (isnan(motor.enc_angle[i])) {
      motor.enc_angle[i] = 0;
    }
    motor.angle_diff[i] = getAngleDiff(motor.enc_angle[i], motor.pre_enc_angle[i]);
 8002ff0:	ecb4 0a01 	vldmia	r4!, {s0}
 8002ff4:	edd4 0a04 	vldr	s1, [r4, #16]
 8002ff8:	f001 fec2 	bl	8004d80 <getAngleDiff>
    motor.pre_enc_angle[i] = motor.enc_angle[i];
 8002ffc:	f854 3c04 	ldr.w	r3, [r4, #-4]
    motor.angle_diff[i] = getAngleDiff(motor.enc_angle[i], motor.pre_enc_angle[i]);
 8003000:	ed84 0a09 	vstr	s0, [r4, #36]	; 0x24
  for (int i = 0; i < 4; i++) {
 8003004:	42b4      	cmp	r4, r6
    motor.pre_enc_angle[i] = motor.enc_angle[i];
 8003006:	6123      	str	r3, [r4, #16]
  for (int i = 0; i < 4; i++) {
 8003008:	d1f2      	bne.n	8002ff0 <omniOdometory+0x10>
  }

  // float robot_rotation_adj;
  // robot_rotation_adj = normalizeAngle(imu.yaw_angle_rad - imu.pre_yaw_angle_rad) * OMNI_ROTATION_LENGTH;  // mm

  omni.travel_distance[0] = motor.angle_diff[1] * OMNI_DIAMETER;
 800300a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800300c:	4ca1      	ldr	r4, [pc, #644]	; (8003294 <omniOdometory+0x2b4>)
 800300e:	f7fd fac3 	bl	8000598 <__aeabi_f2d>
 8003012:	a397      	add	r3, pc, #604	; (adr r3, 8003270 <omniOdometory+0x290>)
 8003014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003018:	f7fd fb16 	bl	8000648 <__aeabi_dmul>
 800301c:	f7fd fe0c 	bl	8000c38 <__aeabi_d2f>
 8003020:	4606      	mov	r6, r0
 8003022:	6026      	str	r6, [r4, #0]
  //  +robot_rotation_adj * 2;
  omni.travel_distance[1] = motor.angle_diff[2] * OMNI_DIAMETER;
 8003024:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003026:	f7fd fab7 	bl	8000598 <__aeabi_f2d>
 800302a:	a391      	add	r3, pc, #580	; (adr r3, 8003270 <omniOdometory+0x290>)
 800302c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003030:	f7fd fb0a 	bl	8000648 <__aeabi_dmul>
 8003034:	f7fd fe00 	bl	8000c38 <__aeabi_d2f>
 8003038:	4680      	mov	r8, r0
 800303a:	f8c4 8004 	str.w	r8, [r4, #4]
  //  +robot_rotation_adj * 2;

  // right back & left back
  omni.odom_raw[0] += omni.travel_distance[0] * cos(imu.yaw_angle_rad) + omni.travel_distance[1] * sin(imu.yaw_angle_rad);
 800303e:	4630      	mov	r0, r6
 8003040:	f7fd faaa 	bl	8000598 <__aeabi_f2d>
 8003044:	4b94      	ldr	r3, [pc, #592]	; (8003298 <omniOdometory+0x2b8>)
 8003046:	4606      	mov	r6, r0
 8003048:	6898      	ldr	r0, [r3, #8]
 800304a:	460f      	mov	r7, r1
 800304c:	f7fd faa4 	bl	8000598 <__aeabi_f2d>
 8003050:	ec41 0b10 	vmov	d0, r0, r1
 8003054:	ec41 0b18 	vmov	d8, r0, r1
 8003058:	f009 fdea 	bl	800cc30 <cos>
 800305c:	4640      	mov	r0, r8
 800305e:	eeb0 aa40 	vmov.f32	s20, s0
 8003062:	eef0 aa60 	vmov.f32	s21, s1
 8003066:	f7fd fa97 	bl	8000598 <__aeabi_f2d>
 800306a:	eeb0 0a48 	vmov.f32	s0, s16
 800306e:	eef0 0a68 	vmov.f32	s1, s17
 8003072:	4682      	mov	sl, r0
 8003074:	468b      	mov	fp, r1
 8003076:	f009 fe2f 	bl	800ccd8 <sin>
 800307a:	ec53 2b1a 	vmov	r2, r3, d10
 800307e:	eeb0 ba40 	vmov.f32	s22, s0
 8003082:	eef0 ba60 	vmov.f32	s23, s1
 8003086:	4630      	mov	r0, r6
 8003088:	4639      	mov	r1, r7
 800308a:	f7fd fadd 	bl	8000648 <__aeabi_dmul>
 800308e:	ec53 2b1b 	vmov	r2, r3, d11
 8003092:	4680      	mov	r8, r0
 8003094:	4689      	mov	r9, r1
 8003096:	4650      	mov	r0, sl
 8003098:	4659      	mov	r1, fp
 800309a:	f7fd fad5 	bl	8000648 <__aeabi_dmul>
 800309e:	4602      	mov	r2, r0
 80030a0:	460b      	mov	r3, r1
 80030a2:	4640      	mov	r0, r8
 80030a4:	4649      	mov	r1, r9
 80030a6:	f7fd f919 	bl	80002dc <__adddf3>
 80030aa:	4680      	mov	r8, r0
 80030ac:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80030ae:	4689      	mov	r9, r1
 80030b0:	f7fd fa72 	bl	8000598 <__aeabi_f2d>
 80030b4:	4602      	mov	r2, r0
 80030b6:	460b      	mov	r3, r1
 80030b8:	4640      	mov	r0, r8
 80030ba:	4649      	mov	r1, r9
 80030bc:	f7fd f90e 	bl	80002dc <__adddf3>
 80030c0:	f7fd fdba 	bl	8000c38 <__aeabi_d2f>
 80030c4:	4680      	mov	r8, r0
 80030c6:	62a0      	str	r0, [r4, #40]	; 0x28
  omni.odom_raw[1] += omni.travel_distance[0] * sin(imu.yaw_angle_rad) - omni.travel_distance[1] * cos(imu.yaw_angle_rad);
 80030c8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80030ca:	f7fd fa65 	bl	8000598 <__aeabi_f2d>
 80030ce:	4602      	mov	r2, r0
 80030d0:	460b      	mov	r3, r1
 80030d2:	4630      	mov	r0, r6
 80030d4:	4639      	mov	r1, r7
 80030d6:	4616      	mov	r6, r2
 80030d8:	461f      	mov	r7, r3
 80030da:	ec53 2b1b 	vmov	r2, r3, d11
 80030de:	f7fd fab3 	bl	8000648 <__aeabi_dmul>
 80030e2:	4602      	mov	r2, r0
 80030e4:	460b      	mov	r3, r1
 80030e6:	4630      	mov	r0, r6
 80030e8:	4639      	mov	r1, r7
 80030ea:	f7fd f8f7 	bl	80002dc <__adddf3>
 80030ee:	4652      	mov	r2, sl
 80030f0:	465b      	mov	r3, fp
 80030f2:	4606      	mov	r6, r0
 80030f4:	460f      	mov	r7, r1
 80030f6:	ec51 0b1a 	vmov	r0, r1, d10
 80030fa:	f7fd faa5 	bl	8000648 <__aeabi_dmul>
 80030fe:	460b      	mov	r3, r1
 8003100:	4602      	mov	r2, r0
 8003102:	4639      	mov	r1, r7
 8003104:	4630      	mov	r0, r6
 8003106:	f7fd f8e7 	bl	80002d8 <__aeabi_dsub>
 800310a:	f7fd fd95 	bl	8000c38 <__aeabi_d2f>

  omni.pre_odom[0] = omni.odom[0];
 800310e:	ed94 9a06 	vldr	s18, [r4, #24]
  omni.pre_odom[1] = omni.odom[1];
 8003112:	edd4 8a07 	vldr	s17, [r4, #28]
  omni.pre_odom[0] = omni.odom[0];
 8003116:	ed84 9a08 	vstr	s18, [r4, #32]
  omni.odom_raw[1] += omni.travel_distance[0] * sin(imu.yaw_angle_rad) - omni.travel_distance[1] * cos(imu.yaw_angle_rad);
 800311a:	4607      	mov	r7, r0

  omni.odom[0] = ((omni.odom_raw[0] * cos(M_PI * 3 / 4) - omni.odom_raw[1] * sin(M_PI * 3 / 4)) / 2) + (0.107 * cos(imu.yaw_angle_rad) - 0.107);
 800311c:	4640      	mov	r0, r8
  omni.odom_raw[1] += omni.travel_distance[0] * sin(imu.yaw_angle_rad) - omni.travel_distance[1] * cos(imu.yaw_angle_rad);
 800311e:	62e7      	str	r7, [r4, #44]	; 0x2c
  omni.pre_odom[1] = omni.odom[1];
 8003120:	edc4 8a09 	vstr	s17, [r4, #36]	; 0x24
  omni.odom[0] = ((omni.odom_raw[0] * cos(M_PI * 3 / 4) - omni.odom_raw[1] * sin(M_PI * 3 / 4)) / 2) + (0.107 * cos(imu.yaw_angle_rad) - 0.107);
 8003124:	f7fd fa38 	bl	8000598 <__aeabi_f2d>
 8003128:	4602      	mov	r2, r0
 800312a:	4638      	mov	r0, r7
 800312c:	4616      	mov	r6, r2
 800312e:	460f      	mov	r7, r1
 8003130:	f7fd fa32 	bl	8000598 <__aeabi_f2d>
 8003134:	a350      	add	r3, pc, #320	; (adr r3, 8003278 <omniOdometory+0x298>)
 8003136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800313a:	4682      	mov	sl, r0
 800313c:	468b      	mov	fp, r1
 800313e:	4630      	mov	r0, r6
 8003140:	4639      	mov	r1, r7
 8003142:	f7fd fa81 	bl	8000648 <__aeabi_dmul>
 8003146:	a34e      	add	r3, pc, #312	; (adr r3, 8003280 <omniOdometory+0x2a0>)
 8003148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800314c:	4680      	mov	r8, r0
 800314e:	4689      	mov	r9, r1
 8003150:	4650      	mov	r0, sl
 8003152:	4659      	mov	r1, fp
 8003154:	f7fd fa78 	bl	8000648 <__aeabi_dmul>
 8003158:	4602      	mov	r2, r0
 800315a:	460b      	mov	r3, r1
 800315c:	4640      	mov	r0, r8
 800315e:	4649      	mov	r1, r9
 8003160:	f7fd f8ba 	bl	80002d8 <__aeabi_dsub>
 8003164:	4b4d      	ldr	r3, [pc, #308]	; (800329c <omniOdometory+0x2bc>)
 8003166:	2200      	movs	r2, #0
 8003168:	f7fd fa6e 	bl	8000648 <__aeabi_dmul>
 800316c:	4b4c      	ldr	r3, [pc, #304]	; (80032a0 <omniOdometory+0x2c0>)
 800316e:	4680      	mov	r8, r0
 8003170:	4689      	mov	r9, r1
 8003172:	2200      	movs	r2, #0
 8003174:	ec51 0b1a 	vmov	r0, r1, d10
 8003178:	f7fd f8ae 	bl	80002d8 <__aeabi_dsub>
 800317c:	a342      	add	r3, pc, #264	; (adr r3, 8003288 <omniOdometory+0x2a8>)
 800317e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003182:	f7fd fa61 	bl	8000648 <__aeabi_dmul>
 8003186:	4602      	mov	r2, r0
 8003188:	460b      	mov	r3, r1
 800318a:	4640      	mov	r0, r8
 800318c:	4649      	mov	r1, r9
 800318e:	f7fd f8a5 	bl	80002dc <__adddf3>
 8003192:	f7fd fd51 	bl	8000c38 <__aeabi_d2f>
 8003196:	ee08 0a10 	vmov	s16, r0
  omni.odom[1] = ((omni.odom_raw[0] * sin(M_PI * 3 / 4) + omni.odom_raw[1] * cos(M_PI * 3 / 4)) / 2) + (0.107 * sin(imu.yaw_angle_rad));
 800319a:	a339      	add	r3, pc, #228	; (adr r3, 8003280 <omniOdometory+0x2a0>)
 800319c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031a0:	4630      	mov	r0, r6
 80031a2:	4639      	mov	r1, r7
  omni.odom[0] = ((omni.odom_raw[0] * cos(M_PI * 3 / 4) - omni.odom_raw[1] * sin(M_PI * 3 / 4)) / 2) + (0.107 * cos(imu.yaw_angle_rad) - 0.107);
 80031a4:	ed84 8a06 	vstr	s16, [r4, #24]
  omni.odom[1] = ((omni.odom_raw[0] * sin(M_PI * 3 / 4) + omni.odom_raw[1] * cos(M_PI * 3 / 4)) / 2) + (0.107 * sin(imu.yaw_angle_rad));
 80031a8:	f7fd fa4e 	bl	8000648 <__aeabi_dmul>
 80031ac:	a332      	add	r3, pc, #200	; (adr r3, 8003278 <omniOdometory+0x298>)
 80031ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031b2:	4606      	mov	r6, r0
 80031b4:	460f      	mov	r7, r1
 80031b6:	4650      	mov	r0, sl
 80031b8:	4659      	mov	r1, fp
 80031ba:	f7fd fa45 	bl	8000648 <__aeabi_dmul>
 80031be:	4602      	mov	r2, r0
 80031c0:	460b      	mov	r3, r1
 80031c2:	4630      	mov	r0, r6
 80031c4:	4639      	mov	r1, r7
 80031c6:	f7fd f889 	bl	80002dc <__adddf3>
 80031ca:	4b34      	ldr	r3, [pc, #208]	; (800329c <omniOdometory+0x2bc>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	f7fd fa3b 	bl	8000648 <__aeabi_dmul>
 80031d2:	a32d      	add	r3, pc, #180	; (adr r3, 8003288 <omniOdometory+0x2a8>)
 80031d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031d8:	4606      	mov	r6, r0
 80031da:	460f      	mov	r7, r1
 80031dc:	ec51 0b1b 	vmov	r0, r1, d11
 80031e0:	f7fd fa32 	bl	8000648 <__aeabi_dmul>
 80031e4:	4602      	mov	r2, r0
 80031e6:	460b      	mov	r3, r1
 80031e8:	4630      	mov	r0, r6
 80031ea:	4639      	mov	r1, r7
 80031ec:	f7fd f876 	bl	80002dc <__adddf3>
 80031f0:	f7fd fd22 	bl	8000c38 <__aeabi_d2f>

  omni.odom_speed[0] = (omni.odom[0] - omni.pre_odom[0]) * MAIN_LOOP_CYCLE;
  omni.odom_speed[1] = (omni.odom[1] - omni.pre_odom[1]) * MAIN_LOOP_CYCLE;

  static uint32_t odom_speed_index = 0;
  odom_speed_index++;
 80031f4:	4b2b      	ldr	r3, [pc, #172]	; (80032a4 <omniOdometory+0x2c4>)
  omni.odom_speed[0] = (omni.odom[0] - omni.pre_odom[0]) * MAIN_LOOP_CYCLE;
 80031f6:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 80032a8 <omniOdometory+0x2c8>
  odom_speed_index++;
 80031fa:	681a      	ldr	r2, [r3, #0]
    odom_speed_index = 0;
  }
  omni.odom_speed_log[0][odom_speed_index] = omni.odom_speed[0];
  omni.odom_speed_log[1][odom_speed_index] = omni.odom_speed[1];

  omni.odom_speed_log_total[0] = 0;
 80031fc:	eddf 5a2b 	vldr	s11, [pc, #172]	; 80032ac <omniOdometory+0x2cc>
  omni.odom[1] = ((omni.odom_raw[0] * sin(M_PI * 3 / 4) + omni.odom_raw[1] * cos(M_PI * 3 / 4)) / 2) + (0.107 * sin(imu.yaw_angle_rad));
 8003200:	61e0      	str	r0, [r4, #28]
 8003202:	ee07 0a90 	vmov	s15, r0
  odom_speed_index++;
 8003206:	3201      	adds	r2, #1
  omni.odom_speed[1] = (omni.odom[1] - omni.pre_odom[1]) * MAIN_LOOP_CYCLE;
 8003208:	ee37 6ae8 	vsub.f32	s12, s15, s17
  if (odom_speed_index >= SPEED_LOG_BUF_SIZE) {
 800320c:	2a63      	cmp	r2, #99	; 0x63
  omni.odom_speed[0] = (omni.odom[0] - omni.pre_odom[0]) * MAIN_LOOP_CYCLE;
 800320e:	ee78 6a49 	vsub.f32	s13, s16, s18
    odom_speed_index = 0;
 8003212:	bf88      	it	hi
 8003214:	2200      	movhi	r2, #0
  omni.odom_speed[0] = (omni.odom[0] - omni.pre_odom[0]) * MAIN_LOOP_CYCLE;
 8003216:	ee66 6a87 	vmul.f32	s13, s13, s14
  omni.odom_speed[1] = (omni.odom[1] - omni.pre_odom[1]) * MAIN_LOOP_CYCLE;
 800321a:	ee26 6a07 	vmul.f32	s12, s12, s14
    odom_speed_index = 0;
 800321e:	601a      	str	r2, [r3, #0]
 8003220:	4b23      	ldr	r3, [pc, #140]	; (80032b0 <omniOdometory+0x2d0>)
  omni.odom_speed[0] = (omni.odom[0] - omni.pre_odom[0]) * MAIN_LOOP_CYCLE;
 8003222:	edc4 6a0c 	vstr	s13, [r4, #48]	; 0x30
  omni.odom_speed_log[0][odom_speed_index] = omni.odom_speed[0];
 8003226:	eb04 0182 	add.w	r1, r4, r2, lsl #2
  omni.odom_speed[1] = (omni.odom[1] - omni.pre_odom[1]) * MAIN_LOOP_CYCLE;
 800322a:	ed84 6a0d 	vstr	s12, [r4, #52]	; 0x34
  omni.odom_speed_log_total[1] = 0;
 800322e:	eef0 7a65 	vmov.f32	s15, s11
 8003232:	eeb0 7a65 	vmov.f32	s14, s11
  omni.odom_speed_log[0][odom_speed_index] = omni.odom_speed[0];
 8003236:	edc1 6a0e 	vstr	s13, [r1, #56]	; 0x38
  omni.odom_speed_log[1][odom_speed_index] = omni.odom_speed[1];
 800323a:	ed81 6a72 	vstr	s12, [r1, #456]	; 0x1c8
  omni.odom_speed_log_total[0] = 0;
 800323e:	edc4 5ad6 	vstr	s11, [r4, #856]	; 0x358
  omni.odom_speed_log_total[1] = 0;
 8003242:	edc4 5ad7 	vstr	s11, [r4, #860]	; 0x35c
  for (int i = 0; i < SPEED_LOG_BUF_SIZE; i++) {
 8003246:	f503 72c8 	add.w	r2, r3, #400	; 0x190
    omni.odom_speed_log_total[0] += omni.odom_speed_log[0][i];
 800324a:	ecb3 6a01 	vldmia	r3!, {s12}
    omni.odom_speed_log_total[1] += omni.odom_speed_log[1][i];
 800324e:	edd3 6a63 	vldr	s13, [r3, #396]	; 0x18c
  for (int i = 0; i < SPEED_LOG_BUF_SIZE; i++) {
 8003252:	4293      	cmp	r3, r2
    omni.odom_speed_log_total[0] += omni.odom_speed_log[0][i];
 8003254:	ee37 7a06 	vadd.f32	s14, s14, s12
    omni.odom_speed_log_total[1] += omni.odom_speed_log[1][i];
 8003258:	ee77 7aa6 	vadd.f32	s15, s15, s13
  for (int i = 0; i < SPEED_LOG_BUF_SIZE; i++) {
 800325c:	d1f5      	bne.n	800324a <omniOdometory+0x26a>
  }
}
 800325e:	ecbd 8b08 	vpop	{d8-d11}
 8003262:	ed84 7ad6 	vstr	s14, [r4, #856]	; 0x358
 8003266:	edc4 7ad7 	vstr	s15, [r4, #860]	; 0x35c
 800326a:	e8bd 8fd0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, sl, fp, pc}
 800326e:	bf00      	nop
 8003270:	3126e979 	.word	0x3126e979
 8003274:	3facac08 	.word	0x3facac08
 8003278:	667f3bcc 	.word	0x667f3bcc
 800327c:	bfe6a09e 	.word	0xbfe6a09e
 8003280:	667f3bcd 	.word	0x667f3bcd
 8003284:	3fe6a09e 	.word	0x3fe6a09e
 8003288:	1cac0831 	.word	0x1cac0831
 800328c:	3fbb645a 	.word	0x3fbb645a
 8003290:	20000f88 	.word	0x20000f88
 8003294:	20001004 	.word	0x20001004
 8003298:	20000f6c 	.word	0x20000f6c
 800329c:	3fe00000 	.word	0x3fe00000
 80032a0:	3ff00000 	.word	0x3ff00000
 80032a4:	20001000 	.word	0x20001000
 80032a8:	43fa0000 	.word	0x43fa0000
 80032ac:	00000000 	.word	0x00000000
 80032b0:	2000103c 	.word	0x2000103c

080032b4 <speed_control>:
{
  // 500Hz, m/s -> m / cycle
  for (int i = 0; i < 2; i++) {
    // 加速度制限
    float accel_limit = ACCEL_LIMIT / MAIN_LOOP_CYCLE;
    if (target.velocity[i] < target.velocity_current[i] && i == 0) {
 80032b4:	4b93      	ldr	r3, [pc, #588]	; (8003504 <speed_control+0x250>)
      accel_limit = ACCEL_LIMIT_BACK / MAIN_LOOP_CYCLE;
    }
    if (target.velocity[i] >= target.velocity_current[i]) {
      if (target.velocity_current[i] + accel_limit > target.velocity[i]) {
 80032b6:	eddf 6a94 	vldr	s13, [pc, #592]	; 8003508 <speed_control+0x254>
    if (target.velocity[i] < target.velocity_current[i] && i == 0) {
 80032ba:	edd3 7a02 	vldr	s15, [r3, #8]
 80032be:	ed93 7a06 	vldr	s14, [r3, #24]
{
 80032c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    if (target.velocity[i] >= target.velocity_current[i]) {
 80032c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
{
 80032ce:	ed2d 8b06 	vpush	{d8-d10}
    if (target.velocity[i] >= target.velocity_current[i]) {
 80032d2:	f240 80d5 	bls.w	8003480 <speed_control+0x1cc>
        target.velocity_current[i] = target.velocity[i];
      } else {
        target.velocity_current[i] += accel_limit;
      }
    } else {
      if (target.velocity_current[i] - accel_limit < target.velocity[i]) {
 80032d6:	ee37 7a66 	vsub.f32	s14, s14, s13
 80032da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032e2:	bfb8      	it	lt
 80032e4:	eeb0 7a67 	vmovlt.f32	s14, s15
      } else {
        target.velocity_current[i] -= accel_limit;
      }
    }

    target.position[i] += target.velocity_current[i] / MAIN_LOOP_CYCLE;
 80032e8:	ed93 8a00 	vldr	s16, [r3]
 80032ec:	eddf 7a87 	vldr	s15, [pc, #540]	; 800350c <speed_control+0x258>

    // odom基準の絶対座標系
    omni.odom_floor_diff[i] = omni.odom[i] - target.position[i];
 80032f0:	f8df a228 	ldr.w	sl, [pc, #552]	; 800351c <speed_control+0x268>
    if (target.velocity[i] < target.velocity_current[i] && i == 0) {
 80032f4:	edd3 6a07 	vldr	s13, [r3, #28]
    omni.odom_floor_diff[i] = omni.odom[i] - target.position[i];
 80032f8:	ed9a aa06 	vldr	s20, [sl, #24]
        target.velocity_current[i] += accel_limit;
 80032fc:	ed83 7a06 	vstr	s14, [r3, #24]
    target.position[i] += target.velocity_current[i] / MAIN_LOOP_CYCLE;
 8003300:	eea7 8a27 	vfma.f32	s16, s14, s15
    if (target.velocity[i] < target.velocity_current[i] && i == 0) {
 8003304:	edd3 7a03 	vldr	s15, [r3, #12]
      if (target.velocity_current[i] + accel_limit > target.velocity[i]) {
 8003308:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8003508 <speed_control+0x254>
    target.position[i] += target.velocity_current[i] / MAIN_LOOP_CYCLE;
 800330c:	ed83 8a00 	vstr	s16, [r3]
    omni.odom_floor_diff[i] = omni.odom[i] - target.position[i];
 8003310:	ee7a aa48 	vsub.f32	s21, s20, s16
    if (target.velocity[i] >= target.velocity_current[i]) {
 8003314:	eef4 7ae6 	vcmpe.f32	s15, s13
 8003318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    omni.odom_floor_diff[i] = omni.odom[i] - target.position[i];
 800331c:	edca aa02 	vstr	s21, [sl, #8]
    if (target.velocity[i] >= target.velocity_current[i]) {
 8003320:	f2c0 80e5 	blt.w	80034ee <speed_control+0x23a>
      if (target.velocity_current[i] + accel_limit > target.velocity[i]) {
 8003324:	ee76 6a87 	vadd.f32	s13, s13, s14
 8003328:	eef4 6ae7 	vcmpe.f32	s13, s15
 800332c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003330:	bf98      	it	ls
 8003332:	eef0 7a66 	vmovls.f32	s15, s13
    target.position[i] += target.velocity_current[i] / MAIN_LOOP_CYCLE;
 8003336:	eddf 6a75 	vldr	s13, [pc, #468]	; 800350c <speed_control+0x258>
 800333a:	ed93 7a01 	vldr	s14, [r3, #4]
    omni.odom_floor_diff[i] = omni.odom[i] - target.position[i];
 800333e:	edda 8a07 	vldr	s17, [sl, #28]
  }

  // ロボット座標系
  // X
  omni.robot_pos_diff[0] = omni.odom_floor_diff[0] * cos(imu.yaw_angle_rad) + omni.odom_floor_diff[1] * sin(imu.yaw_angle_rad);
 8003342:	4a73      	ldr	r2, [pc, #460]	; (8003510 <speed_control+0x25c>)
        target.velocity_current[i] += accel_limit;
 8003344:	edc3 7a07 	vstr	s15, [r3, #28]
    target.position[i] += target.velocity_current[i] / MAIN_LOOP_CYCLE;
 8003348:	eea7 7aa6 	vfma.f32	s14, s15, s13
  omni.robot_pos_diff[0] = omni.odom_floor_diff[0] * cos(imu.yaw_angle_rad) + omni.odom_floor_diff[1] * sin(imu.yaw_angle_rad);
 800334c:	6890      	ldr	r0, [r2, #8]
    omni.odom_floor_diff[i] = omni.odom[i] - target.position[i];
 800334e:	ee78 8ac7 	vsub.f32	s17, s17, s14
    target.position[i] += target.velocity_current[i] / MAIN_LOOP_CYCLE;
 8003352:	ed83 7a01 	vstr	s14, [r3, #4]
    omni.odom_floor_diff[i] = omni.odom[i] - target.position[i];
 8003356:	edca 8a03 	vstr	s17, [sl, #12]
  omni.robot_pos_diff[0] = omni.odom_floor_diff[0] * cos(imu.yaw_angle_rad) + omni.odom_floor_diff[1] * sin(imu.yaw_angle_rad);
 800335a:	f7fd f91d 	bl	8000598 <__aeabi_f2d>
 800335e:	ec41 0b10 	vmov	d0, r0, r1
 8003362:	ec41 0b19 	vmov	d9, r0, r1
 8003366:	f009 fc63 	bl	800cc30 <cos>
 800336a:	ee18 0a90 	vmov	r0, s17
 800336e:	ec55 4b10 	vmov	r4, r5, d0
 8003372:	f7fd f911 	bl	8000598 <__aeabi_f2d>
 8003376:	eeb0 0a49 	vmov.f32	s0, s18
 800337a:	eef0 0a69 	vmov.f32	s1, s19
 800337e:	4606      	mov	r6, r0
 8003380:	460f      	mov	r7, r1
 8003382:	f009 fca9 	bl	800ccd8 <sin>
 8003386:	ee1a 0a90 	vmov	r0, s21
 800338a:	ec59 8b10 	vmov	r8, r9, d0
 800338e:	f7fd f903 	bl	8000598 <__aeabi_f2d>
 8003392:	4622      	mov	r2, r4
 8003394:	462b      	mov	r3, r5
 8003396:	f7fd f957 	bl	8000648 <__aeabi_dmul>
 800339a:	4642      	mov	r2, r8
 800339c:	ec41 0b19 	vmov	d9, r0, r1
 80033a0:	464b      	mov	r3, r9
 80033a2:	4630      	mov	r0, r6
 80033a4:	4639      	mov	r1, r7
 80033a6:	f7fd f94f 	bl	8000648 <__aeabi_dmul>
 80033aa:	4602      	mov	r2, r0
 80033ac:	460b      	mov	r3, r1
 80033ae:	ec51 0b19 	vmov	r0, r1, d9
 80033b2:	f7fc ff93 	bl	80002dc <__adddf3>
 80033b6:	f7fd fc3f 	bl	8000c38 <__aeabi_d2f>
  // Y
  omni.robot_pos_diff[1] = -omni.odom_floor_diff[0] * sin(imu.yaw_angle_rad) + omni.odom_floor_diff[1] * cos(imu.yaw_angle_rad);
 80033ba:	ee78 7a4a 	vsub.f32	s15, s16, s20
  omni.robot_pos_diff[0] = omni.odom_floor_diff[0] * cos(imu.yaw_angle_rad) + omni.odom_floor_diff[1] * sin(imu.yaw_angle_rad);
 80033be:	ee08 0a90 	vmov	s17, r0
 80033c2:	f8ca 0010 	str.w	r0, [sl, #16]
  omni.robot_pos_diff[1] = -omni.odom_floor_diff[0] * sin(imu.yaw_angle_rad) + omni.odom_floor_diff[1] * cos(imu.yaw_angle_rad);
 80033c6:	ee17 0a90 	vmov	r0, s15
 80033ca:	f7fd f8e5 	bl	8000598 <__aeabi_f2d>
 80033ce:	4642      	mov	r2, r8
 80033d0:	464b      	mov	r3, r9
 80033d2:	f7fd f939 	bl	8000648 <__aeabi_dmul>
 80033d6:	4632      	mov	r2, r6
 80033d8:	463b      	mov	r3, r7
 80033da:	4606      	mov	r6, r0
 80033dc:	460f      	mov	r7, r1
 80033de:	4620      	mov	r0, r4
 80033e0:	4629      	mov	r1, r5
 80033e2:	f7fd f931 	bl	8000648 <__aeabi_dmul>
 80033e6:	460b      	mov	r3, r1
 80033e8:	4602      	mov	r2, r0
 80033ea:	4639      	mov	r1, r7
 80033ec:	4630      	mov	r0, r6
 80033ee:	f7fc ff75 	bl	80002dc <__adddf3>
 80033f2:	f7fd fc21 	bl	8000c38 <__aeabi_d2f>

  output.velocity[0] = -omni.robot_pos_diff[0] * OMNI_OUTPUT_GAIN_KP - omni.odom_speed[0] * OMNI_OUTPUT_GAIN_KD;
 80033f6:	ed9a 7a0c 	vldr	s14, [sl, #48]	; 0x30
  output.velocity[1] = -omni.robot_pos_diff[1] * OMNI_OUTPUT_GAIN_KP - omni.odom_speed[1] * OMNI_OUTPUT_GAIN_KD;
 80033fa:	edda 7a0d 	vldr	s15, [sl, #52]	; 0x34
  output.velocity[0] = -omni.robot_pos_diff[0] * OMNI_OUTPUT_GAIN_KP - omni.odom_speed[0] * OMNI_OUTPUT_GAIN_KD;
 80033fe:	ed9f 6a45 	vldr	s12, [pc, #276]	; 8003514 <speed_control+0x260>
 8003402:	4b45      	ldr	r3, [pc, #276]	; (8003518 <speed_control+0x264>)
  omni.robot_pos_diff[1] = -omni.odom_floor_diff[0] * sin(imu.yaw_angle_rad) + omni.odom_floor_diff[1] * cos(imu.yaw_angle_rad);
 8003404:	f8ca 0014 	str.w	r0, [sl, #20]
 8003408:	ee06 0a90 	vmov	s13, r0
  output.velocity[0] = -omni.robot_pos_diff[0] * OMNI_OUTPUT_GAIN_KP - omni.odom_speed[0] * OMNI_OUTPUT_GAIN_KD;
 800340c:	ee37 7a07 	vadd.f32	s14, s14, s14
  output.velocity[1] = -omni.robot_pos_diff[1] * OMNI_OUTPUT_GAIN_KP - omni.odom_speed[1] * OMNI_OUTPUT_GAIN_KD;
 8003410:	ee77 7aa7 	vadd.f32	s15, s15, s15
  output.velocity[0] = -omni.robot_pos_diff[0] * OMNI_OUTPUT_GAIN_KP - omni.odom_speed[0] * OMNI_OUTPUT_GAIN_KD;
 8003414:	ee98 7a86 	vfnms.f32	s14, s17, s12
  output.velocity[1] = -omni.robot_pos_diff[1] * OMNI_OUTPUT_GAIN_KP - omni.odom_speed[1] * OMNI_OUTPUT_GAIN_KD;
 8003418:	eed6 7a86 	vfnms.f32	s15, s13, s12
  output.velocity[0] = -omni.robot_pos_diff[0] * OMNI_OUTPUT_GAIN_KP - omni.odom_speed[0] * OMNI_OUTPUT_GAIN_KD;
 800341c:	ed83 7a00 	vstr	s14, [r3]
  output.velocity[1] = -omni.robot_pos_diff[1] * OMNI_OUTPUT_GAIN_KP - omni.odom_speed[1] * OMNI_OUTPUT_GAIN_KD;
 8003420:	edc3 7a01 	vstr	s15, [r3, #4]

  //+target_move_speed * 2;

  float limit_gain = 0;
  if (output.velocity[0] > OMNI_OUTPUT_LIMIT) {
 8003424:	edd3 7a00 	vldr	s15, [r3]
 8003428:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 800342c:	eef4 7ac6 	vcmpe.f32	s15, s12
 8003430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003434:	dd45      	ble.n	80034c2 <speed_control+0x20e>
    limit_gain = output.velocity[0] / OMNI_OUTPUT_LIMIT;
 8003436:	edd3 6a00 	vldr	s13, [r3]
    output.velocity[0] = OMNI_OUTPUT_LIMIT;
 800343a:	ed83 6a00 	vstr	s12, [r3]
    output.velocity[1] /= limit_gain;
 800343e:	edd3 7a01 	vldr	s15, [r3, #4]
 8003442:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003446:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800344a:	ed83 7a01 	vstr	s14, [r3, #4]
    limit_gain = -output.velocity[0] / OMNI_OUTPUT_LIMIT;
    output.velocity[0] = -OMNI_OUTPUT_LIMIT;
    output.velocity[1] /= limit_gain;
  }

  if (output.velocity[1] > OMNI_OUTPUT_LIMIT) {
 800344e:	ed93 7a01 	vldr	s14, [r3, #4]
    limit_gain = output.velocity[1] / OMNI_OUTPUT_LIMIT;
 8003452:	edd3 6a01 	vldr	s13, [r3, #4]
  if (output.velocity[1] > OMNI_OUTPUT_LIMIT) {
 8003456:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 800345a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800345e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003462:	dd17      	ble.n	8003494 <speed_control+0x1e0>
    output.velocity[1] = OMNI_OUTPUT_LIMIT;
 8003464:	edc3 7a01 	vstr	s15, [r3, #4]
    output.velocity[0] /= limit_gain;
 8003468:	ed93 7a00 	vldr	s14, [r3]
 800346c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003470:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003474:	ed83 7a00 	vstr	s14, [r3]
    output.velocity[1] = -OMNI_OUTPUT_LIMIT;
    output.velocity[0] /= limit_gain;
  }

  // output vel X/Y
}
 8003478:	ecbd 8b06 	vpop	{d8-d10}
 800347c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (target.velocity_current[i] + accel_limit > target.velocity[i]) {
 8003480:	ee37 7a26 	vadd.f32	s14, s14, s13
 8003484:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800348c:	bf88      	it	hi
 800348e:	eeb0 7a67 	vmovhi.f32	s14, s15
 8003492:	e729      	b.n	80032e8 <speed_control+0x34>
  } else if (output.velocity[1] < -OMNI_OUTPUT_LIMIT) {
 8003494:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 8003498:	eef4 6ac7 	vcmpe.f32	s13, s14
 800349c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034a0:	d5ea      	bpl.n	8003478 <speed_control+0x1c4>
    limit_gain = -output.velocity[1] / OMNI_OUTPUT_LIMIT;
 80034a2:	edd3 6a01 	vldr	s13, [r3, #4]
    output.velocity[1] = -OMNI_OUTPUT_LIMIT;
 80034a6:	ed83 7a01 	vstr	s14, [r3, #4]
    output.velocity[0] /= limit_gain;
 80034aa:	ed93 7a00 	vldr	s14, [r3]
 80034ae:	ee67 7ac7 	vnmul.f32	s15, s15, s14
}
 80034b2:	ecbd 8b06 	vpop	{d8-d10}
    output.velocity[0] /= limit_gain;
 80034b6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80034ba:	ed83 7a00 	vstr	s14, [r3]
}
 80034be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  } else if (output.velocity[0] < -OMNI_OUTPUT_LIMIT) {
 80034c2:	ed93 7a00 	vldr	s14, [r3]
 80034c6:	eefa 7a04 	vmov.f32	s15, #164	; 0xc1200000 -10.0
 80034ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034d2:	d5bc      	bpl.n	800344e <speed_control+0x19a>
    limit_gain = -output.velocity[0] / OMNI_OUTPUT_LIMIT;
 80034d4:	ed93 7a00 	vldr	s14, [r3]
    output.velocity[0] = -OMNI_OUTPUT_LIMIT;
 80034d8:	edc3 7a00 	vstr	s15, [r3]
    output.velocity[1] /= limit_gain;
 80034dc:	edd3 7a01 	vldr	s15, [r3, #4]
 80034e0:	ee26 6a67 	vnmul.f32	s12, s12, s15
 80034e4:	eec6 7a07 	vdiv.f32	s15, s12, s14
 80034e8:	edc3 7a01 	vstr	s15, [r3, #4]
 80034ec:	e7af      	b.n	800344e <speed_control+0x19a>
      if (target.velocity_current[i] - accel_limit < target.velocity[i]) {
 80034ee:	ee76 6ac7 	vsub.f32	s13, s13, s14
 80034f2:	eef4 6ae7 	vcmpe.f32	s13, s15
 80034f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034fa:	bfa8      	it	ge
 80034fc:	eef0 7a66 	vmovge.f32	s15, s13
 8003500:	e719      	b.n	8003336 <speed_control+0x82>
 8003502:	bf00      	nop
 8003504:	2000156c 	.word	0x2000156c
 8003508:	3bc49ba6 	.word	0x3bc49ba6
 800350c:	3b03126f 	.word	0x3b03126f
 8003510:	20000f6c 	.word	0x20000f6c
 8003514:	c37a0000 	.word	0xc37a0000
 8003518:	20001364 	.word	0x20001364
 800351c:	20001004 	.word	0x20001004

08003520 <send_accutuator_cmd>:
  omni_move(output.velocity[0], output.velocity[1], output.omega, 10.0);
  send_accutuator_cmd();
}

void send_accutuator_cmd()
{
 8003520:	b570      	push	{r4, r5, r6, lr}
  if (ai_cmd.kick_power > 0) {
 8003522:	4c3d      	ldr	r4, [pc, #244]	; (8003618 <send_accutuator_cmd+0xf8>)
 8003524:	edd4 7a03 	vldr	s15, [r4, #12]
 8003528:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800352c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
{
 8003530:	b082      	sub	sp, #8
  if (ai_cmd.kick_power > 0) {
 8003532:	dd08      	ble.n	8003546 <send_accutuator_cmd+0x26>
    if (can_raw.ball_detection[0] == 1) {
 8003534:	4b39      	ldr	r3, [pc, #228]	; (800361c <send_accutuator_cmd+0xfc>)
      if (kick_state == 0) {
 8003536:	4d3a      	ldr	r5, [pc, #232]	; (8003620 <send_accutuator_cmd+0x100>)
    if (can_raw.ball_detection[0] == 1) {
 8003538:	f893 6078 	ldrb.w	r6, [r3, #120]	; 0x78
 800353c:	2e01      	cmp	r6, #1
 800353e:	d01a      	beq.n	8003576 <send_accutuator_cmd+0x56>
        printf(" kick=%d\r\n", kick_power_param);
        actuator_kicker(3, (uint8_t)kick_power_param);
        kick_state = 1;
      }
    }
    if (kick_state == 1) {
 8003540:	682b      	ldr	r3, [r5, #0]
 8003542:	2b01      	cmp	r3, #1
 8003544:	d00c      	beq.n	8003560 <send_accutuator_cmd+0x40>
    }
  }

  static uint8_t can_sending_index = 0;

  can_sending_index++;
 8003546:	4a37      	ldr	r2, [pc, #220]	; (8003624 <send_accutuator_cmd+0x104>)
 8003548:	7813      	ldrb	r3, [r2, #0]
 800354a:	3301      	adds	r3, #1
 800354c:	b2db      	uxtb	r3, r3
  switch (can_sending_index) {
 800354e:	1e59      	subs	r1, r3, #1
  can_sending_index++;
 8003550:	7013      	strb	r3, [r2, #0]
  switch (can_sending_index) {
 8003552:	2904      	cmp	r1, #4
 8003554:	d856      	bhi.n	8003604 <send_accutuator_cmd+0xe4>
 8003556:	e8df f001 	tbb	[pc, r1]
 800355a:	3a30      	.short	0x3a30
 800355c:	4942      	.short	0x4942
 800355e:	27          	.byte	0x27
 800355f:	00          	.byte	0x00
      kick_time++;
 8003560:	4b31      	ldr	r3, [pc, #196]	; (8003628 <send_accutuator_cmd+0x108>)
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	3201      	adds	r2, #1
 8003566:	601a      	str	r2, [r3, #0]
      if (kick_time > 100) {
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	2a64      	cmp	r2, #100	; 0x64
 800356c:	ddeb      	ble.n	8003546 <send_accutuator_cmd+0x26>
        kick_state = 0;
 800356e:	2200      	movs	r2, #0
 8003570:	602a      	str	r2, [r5, #0]
        kick_time = 0;
 8003572:	601a      	str	r2, [r3, #0]
 8003574:	e7e7      	b.n	8003546 <send_accutuator_cmd+0x26>
      if (kick_state == 0) {
 8003576:	682b      	ldr	r3, [r5, #0]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d1e1      	bne.n	8003540 <send_accutuator_cmd+0x20>
        uint8_t kick_power_param = (float)ai_cmd.kick_power * 255.0;
 800357c:	ee17 0a90 	vmov	r0, s15
 8003580:	f7fd f80a 	bl	8000598 <__aeabi_f2d>
 8003584:	a322      	add	r3, pc, #136	; (adr r3, 8003610 <send_accutuator_cmd+0xf0>)
 8003586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800358a:	f7fd f85d 	bl	8000648 <__aeabi_dmul>
 800358e:	f7fd fb33 	bl	8000bf8 <__aeabi_d2uiz>
 8003592:	b2c1      	uxtb	r1, r0
        printf(" kick=%d\r\n", kick_power_param);
 8003594:	4825      	ldr	r0, [pc, #148]	; (800362c <send_accutuator_cmd+0x10c>)
 8003596:	9101      	str	r1, [sp, #4]
 8003598:	f007 f8c8 	bl	800a72c <iprintf>
        actuator_kicker(3, (uint8_t)kick_power_param);
 800359c:	9901      	ldr	r1, [sp, #4]
 800359e:	2003      	movs	r0, #3
 80035a0:	f7fd fdec 	bl	800117c <actuator_kicker>
        kick_state = 1;
 80035a4:	602e      	str	r6, [r5, #0]
 80035a6:	e7cb      	b.n	8003540 <send_accutuator_cmd+0x20>
    case 4:
      actuator_kicker_voltage(150.0);
      break;

    case 5:
      actuator_motor5(ai_cmd.drible_power, 1.0);
 80035a8:	ed94 0a02 	vldr	s0, [r4, #8]
 80035ac:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0

    default:
      can_sending_index = 0;
      break;
  }
}
 80035b0:	b002      	add	sp, #8
 80035b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      actuator_motor5(ai_cmd.drible_power, 1.0);
 80035b6:	f7fd bd8d 	b.w	80010d4 <actuator_motor5>
      if (ai_cmd.chip_en == 1) {
 80035ba:	7c21      	ldrb	r1, [r4, #16]
 80035bc:	2901      	cmp	r1, #1
        actuator_kicker(2, 0);
 80035be:	bf18      	it	ne
 80035c0:	2100      	movne	r1, #0
 80035c2:	2002      	movs	r0, #2
}
 80035c4:	b002      	add	sp, #8
 80035c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        actuator_kicker(2, 0);
 80035ca:	f7fd bdd7 	b.w	800117c <actuator_kicker>
      if (ai_cmd.chip_en == 1) {
 80035ce:	7c23      	ldrb	r3, [r4, #16]
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d012      	beq.n	80035fa <send_accutuator_cmd+0xda>
}
 80035d4:	b002      	add	sp, #8
 80035d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        actuator_dribbler_down();
 80035da:	f7fd bdad 	b.w	8001138 <actuator_dribbler_down>
      actuator_kicker(1, 1);
 80035de:	2101      	movs	r1, #1
 80035e0:	4608      	mov	r0, r1
}
 80035e2:	b002      	add	sp, #8
 80035e4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        actuator_kicker(2, 0);
 80035e8:	f7fd bdc8 	b.w	800117c <actuator_kicker>
      actuator_kicker_voltage(150.0);
 80035ec:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8003630 <send_accutuator_cmd+0x110>
}
 80035f0:	b002      	add	sp, #8
 80035f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      actuator_kicker_voltage(150.0);
 80035f6:	f7fd bdb1 	b.w	800115c <actuator_kicker_voltage>
}
 80035fa:	b002      	add	sp, #8
 80035fc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        actuator_dribbler_up();
 8003600:	f7fd bd88 	b.w	8001114 <actuator_dribbler_up>
      can_sending_index = 0;
 8003604:	2300      	movs	r3, #0
 8003606:	7013      	strb	r3, [r2, #0]
}
 8003608:	b002      	add	sp, #8
 800360a:	bd70      	pop	{r4, r5, r6, pc}
 800360c:	f3af 8000 	nop.w
 8003610:	00000000 	.word	0x00000000
 8003614:	406fe000 	.word	0x406fe000
 8003618:	20000e38 	.word	0x20000e38
 800361c:	20000e88 	.word	0x20000e88
 8003620:	20000f7c 	.word	0x20000f7c
 8003624:	20000f04 	.word	0x20000f04
 8003628:	20000f80 	.word	0x20000f80
 800362c:	0800de04 	.word	0x0800de04
 8003630:	43160000 	.word	0x43160000

08003634 <maintask_run>:
{
 8003634:	b570      	push	{r4, r5, r6, lr}
  if ((ai_cmd.allow_local_flags & FLAG_ENABLE_LOCAL_VISION) == 0) {
 8003636:	4c2d      	ldr	r4, [pc, #180]	; (80036ec <maintask_run+0xb8>)
 8003638:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 800363c:	079b      	lsls	r3, r3, #30
 800363e:	d404      	bmi.n	800364a <maintask_run+0x16>
    target.velocity[0] = ai_cmd.local_target_speed[0];
 8003640:	4b2b      	ldr	r3, [pc, #172]	; (80036f0 <maintask_run+0xbc>)
 8003642:	6961      	ldr	r1, [r4, #20]
    target.velocity[1] = ai_cmd.local_target_speed[1];
 8003644:	69a2      	ldr	r2, [r4, #24]
    target.velocity[0] = ai_cmd.local_target_speed[0];
 8003646:	6099      	str	r1, [r3, #8]
    target.velocity[1] = ai_cmd.local_target_speed[1];
 8003648:	60da      	str	r2, [r3, #12]
  output.omega = (getAngleDiff(ai_cmd.target_theta, imu.yaw_angle_rad) * OMEGA_GAIN_KP) - (getAngleDiff(imu.yaw_angle_rad, imu.pre_yaw_angle_rad) * OMEGA_GAIN_KD);
 800364a:	4d2a      	ldr	r5, [pc, #168]	; (80036f4 <maintask_run+0xc0>)
  speed_control();
 800364c:	f7ff fe32 	bl	80032b4 <speed_control>
  output.omega = (getAngleDiff(ai_cmd.target_theta, imu.yaw_angle_rad) * OMEGA_GAIN_KP) - (getAngleDiff(imu.yaw_angle_rad, imu.pre_yaw_angle_rad) * OMEGA_GAIN_KD);
 8003650:	edd5 0a02 	vldr	s1, [r5, #8]
 8003654:	ed94 0a00 	vldr	s0, [r4]
 8003658:	f001 fb92 	bl	8004d80 <getAngleDiff>
 800365c:	edd5 0a03 	vldr	s1, [r5, #12]
 8003660:	ee10 4a10 	vmov	r4, s0
 8003664:	ed95 0a02 	vldr	s0, [r5, #8]
 8003668:	f001 fb8a 	bl	8004d80 <getAngleDiff>
 800366c:	4620      	mov	r0, r4
 800366e:	ee10 6a10 	vmov	r6, s0
 8003672:	f7fc ff91 	bl	8000598 <__aeabi_f2d>
 8003676:	4b20      	ldr	r3, [pc, #128]	; (80036f8 <maintask_run+0xc4>)
 8003678:	2200      	movs	r2, #0
 800367a:	f7fc ffe5 	bl	8000648 <__aeabi_dmul>
 800367e:	4604      	mov	r4, r0
 8003680:	4630      	mov	r0, r6
 8003682:	460d      	mov	r5, r1
 8003684:	f7fc ff88 	bl	8000598 <__aeabi_f2d>
 8003688:	4b1c      	ldr	r3, [pc, #112]	; (80036fc <maintask_run+0xc8>)
 800368a:	2200      	movs	r2, #0
 800368c:	f7fc ffdc 	bl	8000648 <__aeabi_dmul>
 8003690:	4602      	mov	r2, r0
 8003692:	460b      	mov	r3, r1
 8003694:	4620      	mov	r0, r4
 8003696:	4629      	mov	r1, r5
 8003698:	f7fc fe1e 	bl	80002d8 <__aeabi_dsub>
 800369c:	f7fd facc 	bl	8000c38 <__aeabi_d2f>
 80036a0:	4b17      	ldr	r3, [pc, #92]	; (8003700 <maintask_run+0xcc>)
 80036a2:	6098      	str	r0, [r3, #8]
  if (output.omega > OMEGA_LIMIT) {
 80036a4:	ed93 7a02 	vldr	s14, [r3, #8]
 80036a8:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 80036ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    output.omega = OMEGA_LIMIT;
 80036b4:	bfc8      	it	gt
 80036b6:	edc3 7a02 	vstrgt	s15, [r3, #8]
  if (output.omega < -OMEGA_LIMIT) {
 80036ba:	ed93 7a02 	vldr	s14, [r3, #8]
 80036be:	eefb 7a04 	vmov.f32	s15, #180	; 0xc1a00000 -20.0
 80036c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    output.omega = -OMEGA_LIMIT;
 80036ca:	bf48      	it	mi
 80036cc:	edc3 7a02 	vstrmi	s15, [r3, #8]
  omni_move(output.velocity[0], output.velocity[1], output.omega, 10.0);
 80036d0:	ed93 0a00 	vldr	s0, [r3]
 80036d4:	edd3 0a01 	vldr	s1, [r3, #4]
 80036d8:	ed93 1a02 	vldr	s2, [r3, #8]
 80036dc:	eef2 1a04 	vmov.f32	s3, #36	; 0x41200000  10.0
 80036e0:	f000 feaa 	bl	8004438 <omni_move>
}
 80036e4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  send_accutuator_cmd();
 80036e8:	f7ff bf1a 	b.w	8003520 <send_accutuator_cmd>
 80036ec:	20000e38 	.word	0x20000e38
 80036f0:	2000156c 	.word	0x2000156c
 80036f4:	20000f6c 	.word	0x20000f6c
 80036f8:	40640000 	.word	0x40640000
 80036fc:	40af4000 	.word	0x40af4000
 8003700:	20001364 	.word	0x20001364
 8003704:	00000000 	.word	0x00000000

08003708 <HAL_TIM_PeriodElapsedCallback>:
{
 8003708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  mouse.integral_loop_cnt++;
 800370c:	4ab2      	ldr	r2, [pc, #712]	; (80039d8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
  pre_sw_mode = sw_mode;
 800370e:	4db3      	ldr	r5, [pc, #716]	; (80039dc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
  mouse.integral_loop_cnt++;
 8003710:	6b13      	ldr	r3, [r2, #48]	; 0x30
  pre_sw_mode = sw_mode;
 8003712:	4eb3      	ldr	r6, [pc, #716]	; (80039e0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
  return 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 8003714:	48b3      	ldr	r0, [pc, #716]	; (80039e4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
{
 8003716:	ed2d 8b02 	vpush	{d8}
  pre_sw_mode = sw_mode;
 800371a:	7829      	ldrb	r1, [r5, #0]
 800371c:	7031      	strb	r1, [r6, #0]
  mouse.integral_loop_cnt++;
 800371e:	3301      	adds	r3, #1
{
 8003720:	b084      	sub	sp, #16
  return 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 8003722:	2120      	movs	r1, #32
  mouse.integral_loop_cnt++;
 8003724:	6313      	str	r3, [r2, #48]	; 0x30
  return 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 8003726:	f003 f985 	bl	8006a34 <HAL_GPIO_ReadPin>
 800372a:	2140      	movs	r1, #64	; 0x40
 800372c:	4604      	mov	r4, r0
 800372e:	48ad      	ldr	r0, [pc, #692]	; (80039e4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8003730:	f003 f980 	bl	8006a34 <HAL_GPIO_ReadPin>
 8003734:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003738:	4607      	mov	r7, r0
 800373a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800373e:	f003 f979 	bl	8006a34 <HAL_GPIO_ReadPin>
 8003742:	f1c4 040f 	rsb	r4, r4, #15
 8003746:	eba4 0447 	sub.w	r4, r4, r7, lsl #1
 800374a:	2104      	movs	r1, #4
 800374c:	4607      	mov	r7, r0
 800374e:	48a6      	ldr	r0, [pc, #664]	; (80039e8 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8003750:	f003 f970 	bl	8006a34 <HAL_GPIO_ReadPin>
 8003754:	b2e4      	uxtb	r4, r4
 8003756:	eba4 04c7 	sub.w	r4, r4, r7, lsl #3
  if (error_flag) {
 800375a:	4fa4      	ldr	r7, [pc, #656]	; (80039ec <HAL_TIM_PeriodElapsedCallback+0x2e4>)
  return 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 800375c:	eba4 0080 	sub.w	r0, r4, r0, lsl #2
  if (error_flag) {
 8003760:	783b      	ldrb	r3, [r7, #0]
  return 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 8003762:	b2c0      	uxtb	r0, r0
  sw_mode = getModeSwitch();
 8003764:	7028      	strb	r0, [r5, #0]
  if (error_flag) {
 8003766:	2b00      	cmp	r3, #0
 8003768:	d042      	beq.n	80037f0 <HAL_TIM_PeriodElapsedCallback+0xe8>
  omni.odom[0] = 0;
 800376a:	4aa1      	ldr	r2, [pc, #644]	; (80039f0 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
  ai_cmd.local_target_speed[0] = 0;
 800376c:	4da1      	ldr	r5, [pc, #644]	; (80039f4 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
  target.position[0] = 0;
 800376e:	49a2      	ldr	r1, [pc, #648]	; (80039f8 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
    main_mode = 9;
 8003770:	4ea2      	ldr	r6, [pc, #648]	; (80039fc <HAL_TIM_PeriodElapsedCallback+0x2f4>)
  imu.yaw_angle = ai_cmd.target_theta;
 8003772:	4ca3      	ldr	r4, [pc, #652]	; (8003a00 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
  target.position[0] = 0;
 8003774:	2300      	movs	r3, #0
  omni.odom[0] = 0;
 8003776:	6193      	str	r3, [r2, #24]
  omni.odom[1] = 0;
 8003778:	61d3      	str	r3, [r2, #28]
  omni.odom_raw[0] = 0;
 800377a:	6293      	str	r3, [r2, #40]	; 0x28
  omni.odom_raw[1] = 0;
 800377c:	62d3      	str	r3, [r2, #44]	; 0x2c
  target.position[0] = 0;
 800377e:	600b      	str	r3, [r1, #0]
  imu.yaw_angle = ai_cmd.target_theta;
 8003780:	682a      	ldr	r2, [r5, #0]
  target.position[1] = 0;
 8003782:	604b      	str	r3, [r1, #4]
  ai_cmd.local_target_speed[0] = 0;
 8003784:	616b      	str	r3, [r5, #20]
  ai_cmd.local_target_speed[1] = 0;
 8003786:	61ab      	str	r3, [r5, #24]
    main_mode = 9;
 8003788:	2309      	movs	r3, #9
  imu.yaw_angle = ai_cmd.target_theta;
 800378a:	6022      	str	r2, [r4, #0]
    main_mode = 9;
 800378c:	7033      	strb	r3, [r6, #0]
  if ((ai_cmd.allow_local_flags & 0x01) == false) {
 800378e:	f895 3034 	ldrb.w	r3, [r5, #52]	; 0x34
    vision_lost_flag = true;
 8003792:	f8df a298 	ldr.w	sl, [pc, #664]	; 8003a2c <HAL_TIM_PeriodElapsedCallback+0x324>
  ICM20602_read_IMU_data((float)1.0 / MAIN_LOOP_CYCLE, &(imu.yaw_angle));
 8003796:	ed9f 0a9b 	vldr	s0, [pc, #620]	; 8003a04 <HAL_TIM_PeriodElapsedCallback+0x2fc>
 800379a:	4899      	ldr	r0, [pc, #612]	; (8003a00 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
  imu.pre_yaw_angle = imu.yaw_angle;
 800379c:	6062      	str	r2, [r4, #4]
  if ((ai_cmd.allow_local_flags & 0x01) == false) {
 800379e:	07db      	lsls	r3, r3, #31
    vision_lost_flag = true;
 80037a0:	bf54      	ite	pl
 80037a2:	2301      	movpl	r3, #1
    vision_lost_flag = false;
 80037a4:	2300      	movmi	r3, #0
 80037a6:	f88a 3000 	strb.w	r3, [sl]
  imu.pre_yaw_angle_rad = imu.yaw_angle_rad;
 80037aa:	68a3      	ldr	r3, [r4, #8]
 80037ac:	60e3      	str	r3, [r4, #12]
  ICM20602_read_IMU_data((float)1.0 / MAIN_LOOP_CYCLE, &(imu.yaw_angle));
 80037ae:	f7fe fc35 	bl	800201c <ICM20602_read_IMU_data>
  if (main_mode < 2) {
 80037b2:	7833      	ldrb	r3, [r6, #0]
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d931      	bls.n	800381c <HAL_TIM_PeriodElapsedCallback+0x114>
    imu.yaw_angle = imu.yaw_angle - (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.global_vision_theta) * 180.0 / PI) * 0.001;  // 0.001 : gain
 80037b8:	6820      	ldr	r0, [r4, #0]
  imu.yaw_angle_rad = imu.yaw_angle * M_PI / 180;
 80037ba:	f7fc feed 	bl	8000598 <__aeabi_f2d>
 80037be:	a380      	add	r3, pc, #512	; (adr r3, 80039c0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80037c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c4:	f7fc ff40 	bl	8000648 <__aeabi_dmul>
 80037c8:	f7fd fa36 	bl	8000c38 <__aeabi_d2f>
 80037cc:	60a0      	str	r0, [r4, #8]
  omniOdometory();
 80037ce:	f7ff fc07 	bl	8002fe0 <omniOdometory>
  switch (main_mode) {
 80037d2:	7833      	ldrb	r3, [r6, #0]
 80037d4:	2b09      	cmp	r3, #9
 80037d6:	d869      	bhi.n	80038ac <HAL_TIM_PeriodElapsedCallback+0x1a4>
 80037d8:	e8df f013 	tbh	[pc, r3, lsl #1]
 80037dc:	00550055 	.word	0x00550055
 80037e0:	00ea0055 	.word	0x00ea0055
 80037e4:	00e600a9 	.word	0x00e600a9
 80037e8:	006800ed 	.word	0x006800ed
 80037ec:	012c0068 	.word	0x012c0068
  } else if (sw_mode != pre_sw_mode || starting_status_flag) {  // reset
 80037f0:	7833      	ldrb	r3, [r6, #0]
 80037f2:	4283      	cmp	r3, r0
 80037f4:	d050      	beq.n	8003898 <HAL_TIM_PeriodElapsedCallback+0x190>
  omni.odom[0] = 0;
 80037f6:	4a7e      	ldr	r2, [pc, #504]	; (80039f0 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
  ai_cmd.local_target_speed[0] = 0;
 80037f8:	4d7e      	ldr	r5, [pc, #504]	; (80039f4 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
  target.position[0] = 0;
 80037fa:	497f      	ldr	r1, [pc, #508]	; (80039f8 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
    main_mode = 7;
 80037fc:	4e7f      	ldr	r6, [pc, #508]	; (80039fc <HAL_TIM_PeriodElapsedCallback+0x2f4>)
  imu.yaw_angle = ai_cmd.target_theta;
 80037fe:	4c80      	ldr	r4, [pc, #512]	; (8003a00 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
  target.position[0] = 0;
 8003800:	2300      	movs	r3, #0
  omni.odom[0] = 0;
 8003802:	6193      	str	r3, [r2, #24]
  omni.odom[1] = 0;
 8003804:	61d3      	str	r3, [r2, #28]
  omni.odom_raw[0] = 0;
 8003806:	6293      	str	r3, [r2, #40]	; 0x28
  omni.odom_raw[1] = 0;
 8003808:	62d3      	str	r3, [r2, #44]	; 0x2c
  target.position[0] = 0;
 800380a:	600b      	str	r3, [r1, #0]
  imu.yaw_angle = ai_cmd.target_theta;
 800380c:	682a      	ldr	r2, [r5, #0]
  target.position[1] = 0;
 800380e:	604b      	str	r3, [r1, #4]
  ai_cmd.local_target_speed[0] = 0;
 8003810:	616b      	str	r3, [r5, #20]
  ai_cmd.local_target_speed[1] = 0;
 8003812:	61ab      	str	r3, [r5, #24]
    main_mode = 7;
 8003814:	2307      	movs	r3, #7
  imu.yaw_angle = ai_cmd.target_theta;
 8003816:	6022      	str	r2, [r4, #0]
    main_mode = 7;
 8003818:	7033      	strb	r3, [r6, #0]
}
 800381a:	e7b8      	b.n	800378e <HAL_TIM_PeriodElapsedCallback+0x86>
    imu.yaw_angle = imu.yaw_angle - (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.global_vision_theta) * 180.0 / PI) * 0.001;  // 0.001 : gain
 800381c:	ed94 8a00 	vldr	s16, [r4]
 8003820:	eddf 7a79 	vldr	s15, [pc, #484]	; 8003a08 <HAL_TIM_PeriodElapsedCallback+0x300>
 8003824:	edd5 0a01 	vldr	s1, [r5, #4]
 8003828:	ee68 7a27 	vmul.f32	s15, s16, s15
 800382c:	edcd 0a01 	vstr	s1, [sp, #4]
 8003830:	ee17 0a90 	vmov	r0, s15
 8003834:	f7fc feb0 	bl	8000598 <__aeabi_f2d>
 8003838:	a363      	add	r3, pc, #396	; (adr r3, 80039c8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800383a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800383e:	f7fc ff03 	bl	8000648 <__aeabi_dmul>
 8003842:	f7fd f9f9 	bl	8000c38 <__aeabi_d2f>
 8003846:	eddd 0a01 	vldr	s1, [sp, #4]
 800384a:	ee00 0a10 	vmov	s0, r0
 800384e:	f001 fa97 	bl	8004d80 <getAngleDiff>
 8003852:	ee18 0a10 	vmov	r0, s16
 8003856:	ee10 5a10 	vmov	r5, s0
 800385a:	f7fc fe9d 	bl	8000598 <__aeabi_f2d>
 800385e:	4680      	mov	r8, r0
 8003860:	4628      	mov	r0, r5
 8003862:	4689      	mov	r9, r1
 8003864:	f7fc fe98 	bl	8000598 <__aeabi_f2d>
 8003868:	a359      	add	r3, pc, #356	; (adr r3, 80039d0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800386a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800386e:	f7fc feeb 	bl	8000648 <__aeabi_dmul>
 8003872:	4602      	mov	r2, r0
 8003874:	460b      	mov	r3, r1
 8003876:	4640      	mov	r0, r8
 8003878:	4649      	mov	r1, r9
 800387a:	f7fc fd2d 	bl	80002d8 <__aeabi_dsub>
 800387e:	f7fd f9db 	bl	8000c38 <__aeabi_d2f>
 8003882:	6020      	str	r0, [r4, #0]
 8003884:	e799      	b.n	80037ba <HAL_TIM_PeriodElapsedCallback+0xb2>
      if (vision_lost_flag && main_mode != 2) {
 8003886:	f89a 3000 	ldrb.w	r3, [sl]
 800388a:	b113      	cbz	r3, 8003892 <HAL_TIM_PeriodElapsedCallback+0x18a>
 800388c:	7833      	ldrb	r3, [r6, #0]
 800388e:	2b02      	cmp	r3, #2
 8003890:	d10c      	bne.n	80038ac <HAL_TIM_PeriodElapsedCallback+0x1a4>
        maintask_run();
 8003892:	f7ff fecf 	bl	8003634 <maintask_run>
 8003896:	e021      	b.n	80038dc <HAL_TIM_PeriodElapsedCallback+0x1d4>
  } else if (sw_mode != pre_sw_mode || starting_status_flag) {  // reset
 8003898:	4a5c      	ldr	r2, [pc, #368]	; (8003a0c <HAL_TIM_PeriodElapsedCallback+0x304>)
 800389a:	7812      	ldrb	r2, [r2, #0]
 800389c:	2a00      	cmp	r2, #0
 800389e:	d1aa      	bne.n	80037f6 <HAL_TIM_PeriodElapsedCallback+0xee>
  imu.pre_yaw_angle = imu.yaw_angle;
 80038a0:	4c57      	ldr	r4, [pc, #348]	; (8003a00 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
    main_mode = sw_mode;
 80038a2:	4e56      	ldr	r6, [pc, #344]	; (80039fc <HAL_TIM_PeriodElapsedCallback+0x2f4>)
  imu.pre_yaw_angle = imu.yaw_angle;
 80038a4:	6822      	ldr	r2, [r4, #0]
 80038a6:	4d53      	ldr	r5, [pc, #332]	; (80039f4 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
    main_mode = sw_mode;
 80038a8:	7033      	strb	r3, [r6, #0]
 80038aa:	e770      	b.n	800378e <HAL_TIM_PeriodElapsedCallback+0x86>
  HAL_UART_Transmit_DMA(&huart2, tx_data_uart, TX_BUF_SIZE_ETHER);
}

void maintask_stop()
{
  omni_move(0.0, 0.0, 0.0, 0.0);
 80038ac:	eddf 1a60 	vldr	s3, [pc, #384]	; 8003a30 <HAL_TIM_PeriodElapsedCallback+0x328>
 80038b0:	eef0 0a61 	vmov.f32	s1, s3
 80038b4:	eeb0 0a61 	vmov.f32	s0, s3
 80038b8:	eeb0 1a61 	vmov.f32	s2, s3
 80038bc:	f000 fdbc 	bl	8004438 <omni_move>
  actuator_motor5(0.0, 0.0);
 80038c0:	eddf 0a5b 	vldr	s1, [pc, #364]	; 8003a30 <HAL_TIM_PeriodElapsedCallback+0x328>
 80038c4:	eeb0 0a60 	vmov.f32	s0, s1
 80038c8:	f7fd fc04 	bl	80010d4 <actuator_motor5>
  actuator_kicker(1, 0);
 80038cc:	2100      	movs	r1, #0
 80038ce:	2001      	movs	r0, #1
 80038d0:	f7fd fc54 	bl	800117c <actuator_kicker>
  actuator_kicker_voltage(0.0);
 80038d4:	ed9f 0a56 	vldr	s0, [pc, #344]	; 8003a30 <HAL_TIM_PeriodElapsedCallback+0x328>
 80038d8:	f7fd fc40 	bl	800115c <actuator_kicker_voltage>
  buzzer_cnt++;
 80038dc:	4a4c      	ldr	r2, [pc, #304]	; (8003a10 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80038de:	6813      	ldr	r3, [r2, #0]
 80038e0:	3301      	adds	r3, #1
  if (buzzer_cnt > 100) {
 80038e2:	2b64      	cmp	r3, #100	; 0x64
 80038e4:	d846      	bhi.n	8003974 <HAL_TIM_PeriodElapsedCallback+0x26c>
  buzzer_cnt++;
 80038e6:	6013      	str	r3, [r2, #0]
  connection.check_cnt++;
 80038e8:	4c4a      	ldr	r4, [pc, #296]	; (8003a14 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80038ea:	6863      	ldr	r3, [r4, #4]
 80038ec:	3301      	adds	r3, #1
  if (connection.check_cnt > 200) {
 80038ee:	2bc8      	cmp	r3, #200	; 0xc8
  connection.check_cnt++;
 80038f0:	6063      	str	r3, [r4, #4]
  if (connection.check_cnt > 200) {
 80038f2:	d90f      	bls.n	8003914 <HAL_TIM_PeriodElapsedCallback+0x20c>
    if (connection.check_ver != connection.check_pre) {
 80038f4:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
 80038f8:	429a      	cmp	r2, r3
      connection.connected_ai = 1;
 80038fa:	bf14      	ite	ne
 80038fc:	2201      	movne	r2, #1
      connection.connected_ai = 0;
 80038fe:	2200      	moveq	r2, #0
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8003900:	4845      	ldr	r0, [pc, #276]	; (8003a18 <HAL_TIM_PeriodElapsedCallback+0x310>)
      connection.connected_ai = 0;
 8003902:	7022      	strb	r2, [r4, #0]
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8003904:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003908:	f003 f89a 	bl	8006a40 <HAL_GPIO_WritePin>
    connection.check_pre = connection.check_ver;
 800390c:	68e3      	ldr	r3, [r4, #12]
    connection.check_cnt = 0;
 800390e:	2200      	movs	r2, #0
    connection.check_pre = connection.check_ver;
 8003910:	e9c4 2301 	strd	r2, r3, [r4, #4]
  cnt_time_50Hz++;
 8003914:	4a41      	ldr	r2, [pc, #260]	; (8003a1c <HAL_TIM_PeriodElapsedCallback+0x314>)
 8003916:	8813      	ldrh	r3, [r2, #0]
 8003918:	3301      	adds	r3, #1
 800391a:	b29b      	uxth	r3, r3
  if (cnt_time_50Hz > 10) {
 800391c:	2b0a      	cmp	r3, #10
 800391e:	f200 80b0 	bhi.w	8003a82 <HAL_TIM_PeriodElapsedCallback+0x37a>
  cnt_time_50Hz++;
 8003922:	8013      	strh	r3, [r2, #0]
}
 8003924:	b004      	add	sp, #16
 8003926:	ecbd 8b02 	vpop	{d8}
 800392a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if (decode_SW(adc_sw_data) & 0b00010000) {
 800392e:	4b3c      	ldr	r3, [pc, #240]	; (8003a20 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8003930:	8818      	ldrh	r0, [r3, #0]
 8003932:	f001 fafd 	bl	8004f30 <decode_SW>
 8003936:	f010 0410 	ands.w	r4, r0, #16
 800393a:	f000 80b8 	beq.w	8003aae <HAL_TIM_PeriodElapsedCallback+0x3a6>
    actuator_motor5(0.5, 1.0);
 800393e:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003942:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8003946:	f7fd fbc5 	bl	80010d4 <actuator_motor5>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 800394a:	4833      	ldr	r0, [pc, #204]	; (8003a18 <HAL_TIM_PeriodElapsedCallback+0x310>)
 800394c:	2201      	movs	r2, #1
 800394e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003952:	f003 f875 	bl	8006a40 <HAL_GPIO_WritePin>
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003956:	eddf 1a36 	vldr	s3, [pc, #216]	; 8003a30 <HAL_TIM_PeriodElapsedCallback+0x328>
 800395a:	eeb0 1a61 	vmov.f32	s2, s3
 800395e:	eef0 0a61 	vmov.f32	s1, s3
 8003962:	eeb0 0a61 	vmov.f32	s0, s3
 8003966:	f000 fd67 	bl	8004438 <omni_move>
  buzzer_cnt++;
 800396a:	4a29      	ldr	r2, [pc, #164]	; (8003a10 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800396c:	6813      	ldr	r3, [r2, #0]
 800396e:	3301      	adds	r3, #1
  if (buzzer_cnt > 100) {
 8003970:	2b64      	cmp	r3, #100	; 0x64
 8003972:	d9b8      	bls.n	80038e6 <HAL_TIM_PeriodElapsedCallback+0x1de>
    if (can_raw.power_voltage[0] < 21.0 || error_flag) {
 8003974:	492b      	ldr	r1, [pc, #172]	; (8003a24 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8003976:	ed91 7a0b 	vldr	s14, [r1, #44]	; 0x2c
 800397a:	eef3 7a05 	vmov.f32	s15, #53	; 0x41a80000  21.0
 800397e:	eeb4 7ae7 	vcmpe.f32	s14, s15
    buzzer_cnt = 0;
 8003982:	2300      	movs	r3, #0
    if (can_raw.power_voltage[0] < 21.0 || error_flag) {
 8003984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    buzzer_cnt = 0;
 8003988:	6013      	str	r3, [r2, #0]
    if (can_raw.power_voltage[0] < 21.0 || error_flag) {
 800398a:	d403      	bmi.n	8003994 <HAL_TIM_PeriodElapsedCallback+0x28c>
 800398c:	783b      	ldrb	r3, [r7, #0]
 800398e:	2b00      	cmp	r3, #0
 8003990:	f000 8087 	beq.w	8003aa2 <HAL_TIM_PeriodElapsedCallback+0x39a>
      if (buzzer_state == false) {
 8003994:	4b24      	ldr	r3, [pc, #144]	; (8003a28 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8003996:	781a      	ldrb	r2, [r3, #0]
 8003998:	2a00      	cmp	r2, #0
 800399a:	f040 8083 	bne.w	8003aa4 <HAL_TIM_PeriodElapsedCallback+0x39c>
        buzzer_state = true;
 800399e:	2201      	movs	r2, #1
 80039a0:	701a      	strb	r2, [r3, #0]
        actuator_buzzer_on();
 80039a2:	f7fd fc31 	bl	8001208 <actuator_buzzer_on>
 80039a6:	e79f      	b.n	80038e8 <HAL_TIM_PeriodElapsedCallback+0x1e0>
      kicker_test(false);
 80039a8:	2000      	movs	r0, #0
 80039aa:	f7ff f975 	bl	8002c98 <kicker_test>
      break;
 80039ae:	e795      	b.n	80038dc <HAL_TIM_PeriodElapsedCallback+0x1d4>
      motor_test();
 80039b0:	f7ff f902 	bl	8002bb8 <motor_test>
      break;
 80039b4:	e792      	b.n	80038dc <HAL_TIM_PeriodElapsedCallback+0x1d4>
      kicker_test(true);
 80039b6:	2001      	movs	r0, #1
 80039b8:	f7ff f96e 	bl	8002c98 <kicker_test>
      break;
 80039bc:	e78e      	b.n	80038dc <HAL_TIM_PeriodElapsedCallback+0x1d4>
 80039be:	bf00      	nop
 80039c0:	a2529d39 	.word	0xa2529d39
 80039c4:	3f91df46 	.word	0x3f91df46
 80039c8:	16c16c17 	.word	0x16c16c17
 80039cc:	3f76c16c 	.word	0x3f76c16c
 80039d0:	48b81fe5 	.word	0x48b81fe5
 80039d4:	3fad55df 	.word	0x3fad55df
 80039d8:	20000fc0 	.word	0x20000fc0
 80039dc:	20001568 	.word	0x20001568
 80039e0:	20001370 	.word	0x20001370
 80039e4:	48000400 	.word	0x48000400
 80039e8:	48000c00 	.word	0x48000c00
 80039ec:	20000f68 	.word	0x20000f68
 80039f0:	20001004 	.word	0x20001004
 80039f4:	20000e38 	.word	0x20000e38
 80039f8:	2000156c 	.word	0x2000156c
 80039fc:	20000f84 	.word	0x20000f84
 8003a00:	20000f6c 	.word	0x20000f6c
 8003a04:	3b03126f 	.word	0x3b03126f
 8003a08:	40490fdb 	.word	0x40490fdb
 8003a0c:	20000004 	.word	0x20000004
 8003a10:	20000e80 	.word	0x20000e80
 8003a14:	20000f08 	.word	0x20000f08
 8003a18:	48000800 	.word	0x48000800
 8003a1c:	20000f06 	.word	0x20000f06
 8003a20:	20000e34 	.word	0x20000e34
 8003a24:	20000e88 	.word	0x20000e88
 8003a28:	20000e84 	.word	0x20000e84
 8003a2c:	20001598 	.word	0x20001598
 8003a30:	00000000 	.word	0x00000000
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003a34:	ed5f 1a02 	vldr	s3, [pc, #-8]	; 8003a30 <HAL_TIM_PeriodElapsedCallback+0x328>
 8003a38:	eef0 0a61 	vmov.f32	s1, s3
 8003a3c:	eeb0 0a61 	vmov.f32	s0, s3
 8003a40:	eeb0 1a61 	vmov.f32	s2, s3
 8003a44:	f000 fcf8 	bl	8004438 <omni_move>
  actuator_motor5(0.0, 0.0);
 8003a48:	ed5f 0a07 	vldr	s1, [pc, #-28]	; 8003a30 <HAL_TIM_PeriodElapsedCallback+0x328>
 8003a4c:	eeb0 0a60 	vmov.f32	s0, s1
 8003a50:	f7fd fb40 	bl	80010d4 <actuator_motor5>
  actuator_kicker(1, 0);
 8003a54:	2100      	movs	r1, #0
 8003a56:	2001      	movs	r0, #1
 8003a58:	f7fd fb90 	bl	800117c <actuator_kicker>
  actuator_kicker_voltage(0.0);
 8003a5c:	ed1f 0a0c 	vldr	s0, [pc, #-48]	; 8003a30 <HAL_TIM_PeriodElapsedCallback+0x328>
 8003a60:	f7fd fb7c 	bl	800115c <actuator_kicker_voltage>
}

void send_can_error()
{
  uint8_t senddata_error[8];
  can1_send(0x000, senddata_error);
 8003a64:	a902      	add	r1, sp, #8
 8003a66:	2000      	movs	r0, #0
 8003a68:	f7fd fdfc 	bl	8001664 <can1_send>
  can2_send(0x000, senddata_error);
 8003a6c:	a902      	add	r1, sp, #8
 8003a6e:	2000      	movs	r0, #0
 8003a70:	f7fd fe48 	bl	8001704 <can2_send>

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8003a74:	4814      	ldr	r0, [pc, #80]	; (8003ac8 <HAL_TIM_PeriodElapsedCallback+0x3c0>)
 8003a76:	2201      	movs	r2, #1
 8003a78:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003a7c:	f002 ffe0 	bl	8006a40 <HAL_GPIO_WritePin>
}
 8003a80:	e72c      	b.n	80038dc <HAL_TIM_PeriodElapsedCallback+0x1d4>
    debug.print_flag = true;
 8003a82:	4b12      	ldr	r3, [pc, #72]	; (8003acc <HAL_TIM_PeriodElapsedCallback+0x3c4>)
 8003a84:	2001      	movs	r0, #1
    cnt_time_50Hz = 0;
 8003a86:	2100      	movs	r1, #0
 8003a88:	8011      	strh	r1, [r2, #0]
    debug.print_flag = true;
 8003a8a:	7218      	strb	r0, [r3, #8]
    actuator_power_ONOFF(1);
 8003a8c:	f7fd fb86 	bl	800119c <actuator_power_ONOFF>
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8003a90:	480d      	ldr	r0, [pc, #52]	; (8003ac8 <HAL_TIM_PeriodElapsedCallback+0x3c0>)
 8003a92:	2180      	movs	r1, #128	; 0x80
}
 8003a94:	b004      	add	sp, #16
 8003a96:	ecbd 8b02 	vpop	{d8}
 8003a9a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8003a9e:	f002 bfd5 	b.w	8006a4c <HAL_GPIO_TogglePin>
 8003aa2:	4b0b      	ldr	r3, [pc, #44]	; (8003ad0 <HAL_TIM_PeriodElapsedCallback+0x3c8>)
        buzzer_state = false;
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	701a      	strb	r2, [r3, #0]
        actuator_buzzer_off();
 8003aa8:	f7fd fbb6 	bl	8001218 <actuator_buzzer_off>
 8003aac:	e71c      	b.n	80038e8 <HAL_TIM_PeriodElapsedCallback+0x1e0>
    actuator_motor5(0.0, 0.0);
 8003aae:	eddf 0a09 	vldr	s1, [pc, #36]	; 8003ad4 <HAL_TIM_PeriodElapsedCallback+0x3cc>
 8003ab2:	eeb0 0a60 	vmov.f32	s0, s1
 8003ab6:	f7fd fb0d 	bl	80010d4 <actuator_motor5>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
 8003aba:	4807      	ldr	r0, [pc, #28]	; (8003ad8 <HAL_TIM_PeriodElapsedCallback+0x3d0>)
 8003abc:	4622      	mov	r2, r4
 8003abe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003ac2:	f002 ffbd 	bl	8006a40 <HAL_GPIO_WritePin>
 8003ac6:	e746      	b.n	8003956 <HAL_TIM_PeriodElapsedCallback+0x24e>
 8003ac8:	48000400 	.word	0x48000400
 8003acc:	20000f58 	.word	0x20000f58
 8003ad0:	20000e84 	.word	0x20000e84
 8003ad4:	00000000 	.word	0x00000000
 8003ad8:	48000800 	.word	0x48000800

08003adc <sendRobotInfo>:
{
 8003adc:	b570      	push	{r4, r5, r6, lr}
  uint8_t yaw_angle_send_low = ((int)imu.yaw_angle + 360) & 0x00FF;
 8003ade:	4b6b      	ldr	r3, [pc, #428]	; (8003c8c <sendRobotInfo+0x1b0>)
  tx_data_uart[4] = can_raw.ball_detection[0];
 8003ae0:	4c6b      	ldr	r4, [pc, #428]	; (8003c90 <sendRobotInfo+0x1b4>)
  uint8_t yaw_angle_send_low = ((int)imu.yaw_angle + 360) & 0x00FF;
 8003ae2:	edd3 7a00 	vldr	s15, [r3]
  tx_data_uart[11] = (int8_t)can_raw.current[0];  // motor 0~3
 8003ae6:	ed94 3a19 	vldr	s6, [r4, #100]	; 0x64
  tx_data_uart[15] = (uint8_t)can_raw.temperature[0];  // motor 0~3
 8003aea:	ed94 7a12 	vldr	s14, [r4, #72]	; 0x48
  tx_data_uart[16] = (uint8_t)can_raw.temperature[1];
 8003aee:	edd4 3a13 	vldr	s7, [r4, #76]	; 0x4c
  tx_data_uart[8] = (uint8_t)can_raw.power_voltage[0];
 8003af2:	ed94 5a0b 	vldr	s10, [r4, #44]	; 0x2c
  tx_data_uart[13] = (int8_t)can_raw.current[2];
 8003af6:	edd4 5a1b 	vldr	s11, [r4, #108]	; 0x6c
  tx_data_uart[19] = (uint8_t)can_raw.temperature[4];  // fet
 8003afa:	ed94 4a16 	vldr	s8, [r4, #88]	; 0x58
  tx_data_uart[17] = (uint8_t)can_raw.temperature[2];
 8003afe:	ed94 6a14 	vldr	s12, [r4, #80]	; 0x50
  tx_data_uart[20] = (uint8_t)can_raw.temperature[5];  // coil1
 8003b02:	edd4 4a17 	vldr	s9, [r4, #92]	; 0x5c
  tx_data_uart[21] = (uint8_t)can_raw.temperature[6];  // coil2
 8003b06:	edd4 6a18 	vldr	s13, [r4, #96]	; 0x60
  tx_data_uart[4] = can_raw.ball_detection[0];
 8003b0a:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
  uint8_t yaw_angle_send_low = ((int)imu.yaw_angle + 360) & 0x00FF;
 8003b0e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
{
 8003b12:	b090      	sub	sp, #64	; 0x40
  uint8_t yaw_angle_send_low = ((int)imu.yaw_angle + 360) & 0x00FF;
 8003b14:	ee17 2a90 	vmov	r2, s15
  tx_data_uart[0] = 0xFE;
 8003b18:	f64f 43fe 	movw	r3, #64766	; 0xfcfe
  tx_data_uart[12] = (int8_t)can_raw.current[1];
 8003b1c:	edd4 7a1a 	vldr	s15, [r4, #104]	; 0x68
  tx_data_uart[0] = 0xFE;
 8003b20:	f8ad 3000 	strh.w	r3, [sp]
  tx_data_uart[11] = (int8_t)can_raw.current[0];  // motor 0~3
 8003b24:	eebd 3ac3 	vcvt.s32.f32	s6, s6
  tx_data_uart[7] = kick_state;
 8003b28:	4b5a      	ldr	r3, [pc, #360]	; (8003c94 <sendRobotInfo+0x1b8>)
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8003b2a:	2000      	movs	r0, #0
  uint8_t yaw_angle_send_low = ((int)imu.yaw_angle + 360) & 0x00FF;
 8003b2c:	f102 0e68 	add.w	lr, r2, #104	; 0x68
  tx_data_uart[12] = (int8_t)can_raw.current[1];
 8003b30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  uint8_t yaw_angle_send_high = (((int)imu.yaw_angle + 360) & 0xFF00) >> 8;
 8003b34:	f502 72b4 	add.w	r2, r2, #360	; 0x168
  tx_data_uart[7] = kick_state;
 8003b38:	681e      	ldr	r6, [r3, #0]
  tx_data_uart[6] = 0;
 8003b3a:	f88d 0006 	strb.w	r0, [sp, #6]
 8003b3e:	4603      	mov	r3, r0
  tx_data_uart[15] = (uint8_t)can_raw.temperature[0];  // motor 0~3
 8003b40:	eebc 7ac7 	vcvt.u32.f32	s14, s14
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8003b44:	f36e 0007 	bfi	r0, lr, #0, #8
  uint8_t yaw_angle_send_high = (((int)imu.yaw_angle + 360) & 0xFF00) >> 8;
 8003b48:	1212      	asrs	r2, r2, #8
 8003b4a:	ee13 ea10 	vmov	lr, s6
  tx_data_uart[12] = (int8_t)can_raw.current[1];
 8003b4e:	ee17 ca90 	vmov	ip, s15
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8003b52:	f362 200f 	bfi	r0, r2, #8, #8
 8003b56:	461a      	mov	r2, r3
  tx_data_uart[16] = (uint8_t)can_raw.temperature[1];
 8003b58:	eefc 3ae3 	vcvt.u32.f32	s7, s7
  tx_data_uart[15] = (uint8_t)can_raw.temperature[0];  // motor 0~3
 8003b5c:	ee17 1a10 	vmov	r1, s14
 8003b60:	f36e 0207 	bfi	r2, lr, #0, #8
 8003b64:	f36c 220f 	bfi	r2, ip, #8, #8
 8003b68:	469c      	mov	ip, r3
  tx_data_uart[8] = (uint8_t)can_raw.power_voltage[0];
 8003b6a:	eebc 5ac5 	vcvt.u32.f32	s10, s10
 8003b6e:	f361 0c07 	bfi	ip, r1, #0, #8
 8003b72:	ee13 1a90 	vmov	r1, s7
  tx_data_uart[13] = (int8_t)can_raw.current[2];
 8003b76:	eefd 5ae5 	vcvt.s32.f32	s11, s11
 8003b7a:	f361 2c0f 	bfi	ip, r1, #8, #8
 8003b7e:	4619      	mov	r1, r3
  tx_data_uart[7] = kick_state;
 8003b80:	f366 0307 	bfi	r3, r6, #0, #8
 8003b84:	ee15 6a10 	vmov	r6, s10
  tx_data_uart[19] = (uint8_t)can_raw.temperature[4];  // fet
 8003b88:	eebc 4ac4 	vcvt.u32.f32	s8, s8
  tx_data_uart[17] = (uint8_t)can_raw.temperature[2];
 8003b8c:	eebc 6ac6 	vcvt.u32.f32	s12, s12
  tx_data_uart[7] = kick_state;
 8003b90:	f366 230f 	bfi	r3, r6, #8, #8
 8003b94:	ee15 6a90 	vmov	r6, s11
 8003b98:	ee14 ea10 	vmov	lr, s8
  tx_data_uart[20] = (uint8_t)can_raw.temperature[5];  // coil1
 8003b9c:	eefc 4ae4 	vcvt.u32.f32	s9, s9
  tx_data_uart[21] = (uint8_t)can_raw.temperature[6];  // coil2
 8003ba0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8003ba4:	f366 4217 	bfi	r2, r6, #16, #8
 8003ba8:	ee16 6a10 	vmov	r6, s12
 8003bac:	f36e 0107 	bfi	r1, lr, #0, #8
 8003bb0:	ee14 ea90 	vmov	lr, s9
 8003bb4:	f366 4c17 	bfi	ip, r6, #16, #8
 8003bb8:	ee16 6a90 	vmov	r6, s13
 8003bbc:	f36e 210f 	bfi	r1, lr, #8, #8
 8003bc0:	f366 4117 	bfi	r1, r6, #16, #8
 8003bc4:	f365 611f 	bfi	r1, r5, #24, #8
  tx_data_uart[14] = (int8_t)can_raw.current[3];
 8003bc8:	ed94 7a1c 	vldr	s14, [r4, #112]	; 0x70
  tx_data_uart[7] = kick_state;
 8003bcc:	f8cd 1013 	str.w	r1, [sp, #19]
 8003bd0:	7821      	ldrb	r1, [r4, #0]
  tx_data_uart[18] = (uint8_t)can_raw.temperature[3];
 8003bd2:	edd4 7a15 	vldr	s15, [r4, #84]	; 0x54
  float_to_uchar4(&(tx_data_uart[42]), mouse.raw_odom[0]);
 8003bd6:	4e30      	ldr	r6, [pc, #192]	; (8003c98 <sendRobotInfo+0x1bc>)
  tx_data_uart[14] = (int8_t)can_raw.current[3];
 8003bd8:	eebd 7ac7 	vcvt.s32.f32	s14, s14
  tx_data_uart[7] = kick_state;
 8003bdc:	f361 4317 	bfi	r3, r1, #16, #8
  tx_data_uart[5] = can_raw.ball_detection[1];
 8003be0:	f894 1079 	ldrb.w	r1, [r4, #121]	; 0x79
  tx_data_uart[23] = can_raw.ball_detection[1];
 8003be4:	f88d 1017 	strb.w	r1, [sp, #23]
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8003be8:	f365 4017 	bfi	r0, r5, #16, #8
 8003bec:	f361 601f 	bfi	r0, r1, #24, #8
 8003bf0:	ee17 1a10 	vmov	r1, s14
  tx_data_uart[18] = (uint8_t)can_raw.temperature[3];
 8003bf4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bf8:	f361 621f 	bfi	r2, r1, #24, #8
  tx_data_uart[7] = kick_state;
 8003bfc:	f8cd 200b 	str.w	r2, [sp, #11]
 8003c00:	ee17 2a90 	vmov	r2, s15
  float_to_uchar4(&(tx_data_uart[26]), omni.odom[0]);
 8003c04:	4d25      	ldr	r5, [pc, #148]	; (8003c9c <sendRobotInfo+0x1c0>)
  tx_data_uart[2] = (uint8_t)yaw_angle_send_low;
 8003c06:	f8cd 0002 	str.w	r0, [sp, #2]
  tx_data_uart[18] = (uint8_t)can_raw.temperature[3];
 8003c0a:	f362 6c1f 	bfi	ip, r2, #24, #8
  tx_data_uart[7] = kick_state;
 8003c0e:	7862      	ldrb	r2, [r4, #1]
  float_to_uchar4(&(tx_data_uart[26]), omni.odom[0]);
 8003c10:	ed95 0a06 	vldr	s0, [r5, #24]
  tx_data_uart[7] = kick_state;
 8003c14:	f8cd c00f 	str.w	ip, [sp, #15]
 8003c18:	f362 631f 	bfi	r3, r2, #24, #8
  float_to_uchar4(&(tx_data_uart[26]), omni.odom[0]);
 8003c1c:	f10d 001a 	add.w	r0, sp, #26
  tx_data_uart[7] = kick_state;
 8003c20:	f8cd 3007 	str.w	r3, [sp, #7]
  float_to_uchar4(&(tx_data_uart[26]), omni.odom[0]);
 8003c24:	f001 f8a8 	bl	8004d78 <float_to_uchar4>
  float_to_uchar4(&(tx_data_uart[30]), omni.odom[1]);
 8003c28:	ed95 0a07 	vldr	s0, [r5, #28]
 8003c2c:	f10d 001e 	add.w	r0, sp, #30
 8003c30:	f001 f8a2 	bl	8004d78 <float_to_uchar4>
  float_to_uchar4(&(tx_data_uart[34]), omni.odom_speed[0]);
 8003c34:	ed95 0a0c 	vldr	s0, [r5, #48]	; 0x30
 8003c38:	f10d 0022 	add.w	r0, sp, #34	; 0x22
 8003c3c:	f001 f89c 	bl	8004d78 <float_to_uchar4>
  float_to_uchar4(&(tx_data_uart[38]), omni.odom_speed[1]);
 8003c40:	ed95 0a0d 	vldr	s0, [r5, #52]	; 0x34
 8003c44:	f10d 0026 	add.w	r0, sp, #38	; 0x26
 8003c48:	f001 f896 	bl	8004d78 <float_to_uchar4>
  float_to_uchar4(&(tx_data_uart[42]), mouse.raw_odom[0]);
 8003c4c:	ed96 0a02 	vldr	s0, [r6, #8]
 8003c50:	f10d 002a 	add.w	r0, sp, #42	; 0x2a
 8003c54:	f001 f890 	bl	8004d78 <float_to_uchar4>
  float_to_uchar4(&(tx_data_uart[46]), mouse.raw_odom[1]);
 8003c58:	ed96 0a03 	vldr	s0, [r6, #12]
 8003c5c:	f10d 002e 	add.w	r0, sp, #46	; 0x2e
 8003c60:	f001 f88a 	bl	8004d78 <float_to_uchar4>
  float_to_uchar4(&(tx_data_uart[46]), can_raw.power_voltage[5]);  // battery
 8003c64:	ed94 0a10 	vldr	s0, [r4, #64]	; 0x40
 8003c68:	f10d 002e 	add.w	r0, sp, #46	; 0x2e
 8003c6c:	f001 f884 	bl	8004d78 <float_to_uchar4>
  float_to_uchar4(&(tx_data_uart[46]), can_raw.power_voltage[6]);  // capacitor
 8003c70:	ed94 0a11 	vldr	s0, [r4, #68]	; 0x44
 8003c74:	f10d 002e 	add.w	r0, sp, #46	; 0x2e
 8003c78:	f001 f87e 	bl	8004d78 <float_to_uchar4>
  HAL_UART_Transmit_DMA(&huart2, tx_data_uart, TX_BUF_SIZE_ETHER);
 8003c7c:	2240      	movs	r2, #64	; 0x40
 8003c7e:	4669      	mov	r1, sp
 8003c80:	4807      	ldr	r0, [pc, #28]	; (8003ca0 <sendRobotInfo+0x1c4>)
 8003c82:	f004 fe55 	bl	8008930 <HAL_UART_Transmit_DMA>
}
 8003c86:	b010      	add	sp, #64	; 0x40
 8003c88:	bd70      	pop	{r4, r5, r6, pc}
 8003c8a:	bf00      	nop
 8003c8c:	20000f6c 	.word	0x20000f6c
 8003c90:	20000e88 	.word	0x20000e88
 8003c94:	20000f7c 	.word	0x20000f7c
 8003c98:	20000fc0 	.word	0x20000fc0
 8003c9c:	20001004 	.word	0x20001004
 8003ca0:	200018b8 	.word	0x200018b8
 8003ca4:	00000000 	.word	0x00000000

08003ca8 <parseRxCmd>:

void parseRxCmd()
{
 8003ca8:	b538      	push	{r3, r4, r5, lr}
  ai_cmd.local_target_speed[0] = two_to_float(&data_from_ether[2]) * 7.0;
 8003caa:	4d5f      	ldr	r5, [pc, #380]	; (8003e28 <parseRxCmd+0x180>)
 8003cac:	4c5f      	ldr	r4, [pc, #380]	; (8003e2c <parseRxCmd+0x184>)
{
 8003cae:	ed2d 8b02 	vpush	{d8}
  ai_cmd.local_target_speed[0] = two_to_float(&data_from_ether[2]) * 7.0;
 8003cb2:	1ca8      	adds	r0, r5, #2
 8003cb4:	f001 f964 	bl	8004f80 <two_to_float>
 8003cb8:	eeb1 8a0c 	vmov.f32	s16, #28	; 0x40e00000  7.0
 8003cbc:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd.local_target_speed[1] = two_to_float(&data_from_ether[4]) * 7.0;
 8003cc0:	1d28      	adds	r0, r5, #4
  ai_cmd.local_target_speed[0] = two_to_float(&data_from_ether[2]) * 7.0;
 8003cc2:	ed84 0a05 	vstr	s0, [r4, #20]
  ai_cmd.local_target_speed[1] = two_to_float(&data_from_ether[4]) * 7.0;
 8003cc6:	f001 f95b 	bl	8004f80 <two_to_float>
 8003cca:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd.global_vision_theta = two_to_float(&data_from_ether[6]) * M_PI;
 8003cce:	1da8      	adds	r0, r5, #6
  ai_cmd.local_target_speed[1] = two_to_float(&data_from_ether[4]) * 7.0;
 8003cd0:	ed84 0a06 	vstr	s0, [r4, #24]
  ai_cmd.global_vision_theta = two_to_float(&data_from_ether[6]) * M_PI;
 8003cd4:	f001 f954 	bl	8004f80 <two_to_float>
 8003cd8:	ee10 0a10 	vmov	r0, s0
 8003cdc:	f7fc fc5c 	bl	8000598 <__aeabi_f2d>
 8003ce0:	a34d      	add	r3, pc, #308	; (adr r3, 8003e18 <parseRxCmd+0x170>)
 8003ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce6:	f7fc fcaf 	bl	8000648 <__aeabi_dmul>
 8003cea:	f7fc ffa5 	bl	8000c38 <__aeabi_d2f>
 8003cee:	4603      	mov	r3, r0
  ai_cmd.target_theta = two_to_float(&data_from_ether[8]) * M_PI;
 8003cf0:	f105 0008 	add.w	r0, r5, #8
  ai_cmd.global_vision_theta = two_to_float(&data_from_ether[6]) * M_PI;
 8003cf4:	6063      	str	r3, [r4, #4]
  ai_cmd.target_theta = two_to_float(&data_from_ether[8]) * M_PI;
 8003cf6:	f001 f943 	bl	8004f80 <two_to_float>
 8003cfa:	ee10 0a10 	vmov	r0, s0
 8003cfe:	f7fc fc4b 	bl	8000598 <__aeabi_f2d>
 8003d02:	a345      	add	r3, pc, #276	; (adr r3, 8003e18 <parseRxCmd+0x170>)
 8003d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d08:	f7fc fc9e 	bl	8000648 <__aeabi_dmul>
 8003d0c:	f7fc ff94 	bl	8000c38 <__aeabi_d2f>

  if (data_from_ether[10] > 100) {
 8003d10:	7aab      	ldrb	r3, [r5, #10]
  ai_cmd.target_theta = two_to_float(&data_from_ether[8]) * M_PI;
 8003d12:	6020      	str	r0, [r4, #0]
  if (data_from_ether[10] > 100) {
 8003d14:	2b64      	cmp	r3, #100	; 0x64
 8003d16:	d97a      	bls.n	8003e0e <parseRxCmd+0x166>
    ai_cmd.chip_en = 1;
    data_from_ether[10] = data_from_ether[10] - 100;
 8003d18:	3b64      	subs	r3, #100	; 0x64
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	72ab      	strb	r3, [r5, #10]
    ai_cmd.chip_en = 1;
 8003d1e:	2201      	movs	r2, #1
  } else {
    ai_cmd.chip_en = 0;
  }
  ai_cmd.kick_power = (float)data_from_ether[10] / 20.0;
 8003d20:	ee07 3a90 	vmov	s15, r3
 8003d24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d28:	7422      	strb	r2, [r4, #16]
 8003d2a:	ee17 0a90 	vmov	r0, s15
 8003d2e:	f7fc fc33 	bl	8000598 <__aeabi_f2d>
 8003d32:	a33b      	add	r3, pc, #236	; (adr r3, 8003e20 <parseRxCmd+0x178>)
 8003d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d38:	f7fc fc86 	bl	8000648 <__aeabi_dmul>
 8003d3c:	f7fc ff7c 	bl	8000c38 <__aeabi_d2f>
  ai_cmd.drible_power = (float)data_from_ether[11] / 20.0;
 8003d40:	7aeb      	ldrb	r3, [r5, #11]
  ai_cmd.kick_power = (float)data_from_ether[10] / 20.0;
 8003d42:	60e0      	str	r0, [r4, #12]
  ai_cmd.drible_power = (float)data_from_ether[11] / 20.0;
 8003d44:	ee07 3a90 	vmov	s15, r3
 8003d48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d4c:	ee17 0a90 	vmov	r0, s15
 8003d50:	f7fc fc22 	bl	8000598 <__aeabi_f2d>
 8003d54:	a332      	add	r3, pc, #200	; (adr r3, 8003e20 <parseRxCmd+0x178>)
 8003d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d5a:	f7fc fc75 	bl	8000648 <__aeabi_dmul>
 8003d5e:	f7fc ff6b 	bl	8000c38 <__aeabi_d2f>

  ai_cmd.allow_local_flags = data_from_ether[12];
 8003d62:	7b2b      	ldrb	r3, [r5, #12]
 8003d64:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  ai_cmd.drible_power = (float)data_from_ether[11] / 20.0;
 8003d68:	4602      	mov	r2, r0

  ai_cmd.global_ball_position[0] = two_to_int(&data_from_ether[13]);
 8003d6a:	4831      	ldr	r0, [pc, #196]	; (8003e30 <parseRxCmd+0x188>)
  ai_cmd.drible_power = (float)data_from_ether[11] / 20.0;
 8003d6c:	60a2      	str	r2, [r4, #8]
  ai_cmd.global_ball_position[0] = two_to_int(&data_from_ether[13]);
 8003d6e:	f001 f92b 	bl	8004fc8 <two_to_int>
 8003d72:	eebd 0ac0 	vcvt.s32.f32	s0, s0
  ai_cmd.global_ball_position[1] = two_to_int(&data_from_ether[15]);
 8003d76:	482f      	ldr	r0, [pc, #188]	; (8003e34 <parseRxCmd+0x18c>)
  ai_cmd.global_ball_position[0] = two_to_int(&data_from_ether[13]);
 8003d78:	ed84 0a0b 	vstr	s0, [r4, #44]	; 0x2c
  ai_cmd.global_ball_position[1] = two_to_int(&data_from_ether[15]);
 8003d7c:	f001 f924 	bl	8004fc8 <two_to_int>
 8003d80:	eebd 0ac0 	vcvt.s32.f32	s0, s0
  ai_cmd.global_robot_position[0] = two_to_int(&data_from_ether[17]);
 8003d84:	482c      	ldr	r0, [pc, #176]	; (8003e38 <parseRxCmd+0x190>)
  ai_cmd.global_ball_position[1] = two_to_int(&data_from_ether[15]);
 8003d86:	ed84 0a0c 	vstr	s0, [r4, #48]	; 0x30
  ai_cmd.global_robot_position[0] = two_to_int(&data_from_ether[17]);
 8003d8a:	f001 f91d 	bl	8004fc8 <two_to_int>
 8003d8e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
  ai_cmd.global_robot_position[1] = two_to_int(&data_from_ether[19]);
 8003d92:	482a      	ldr	r0, [pc, #168]	; (8003e3c <parseRxCmd+0x194>)
  ai_cmd.global_robot_position[0] = two_to_int(&data_from_ether[17]);
 8003d94:	ed84 0a07 	vstr	s0, [r4, #28]
  ai_cmd.global_robot_position[1] = two_to_int(&data_from_ether[19]);
 8003d98:	f001 f916 	bl	8004fc8 <two_to_int>
 8003d9c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
  ai_cmd.global_target_position[0] = two_to_int(&data_from_ether[21]);
 8003da0:	4827      	ldr	r0, [pc, #156]	; (8003e40 <parseRxCmd+0x198>)
  ai_cmd.global_robot_position[1] = two_to_int(&data_from_ether[19]);
 8003da2:	ed84 0a08 	vstr	s0, [r4, #32]
  ai_cmd.global_target_position[0] = two_to_int(&data_from_ether[21]);
 8003da6:	f001 f90f 	bl	8004fc8 <two_to_int>
 8003daa:	eebd 0ac0 	vcvt.s32.f32	s0, s0
  ai_cmd.global_target_position[1] = two_to_int(&data_from_ether[23]);
 8003dae:	4825      	ldr	r0, [pc, #148]	; (8003e44 <parseRxCmd+0x19c>)
  ai_cmd.global_target_position[0] = two_to_int(&data_from_ether[21]);
 8003db0:	ed84 0a09 	vstr	s0, [r4, #36]	; 0x24
  ai_cmd.global_target_position[1] = two_to_int(&data_from_ether[23]);
 8003db4:	f001 f908 	bl	8004fc8 <two_to_int>

  ai_cmd.ball_local_x = data_from_ether[RX_BUF_SIZE_ETHER - 8] << 8 | data_from_ether[RX_BUF_SIZE_ETHER - 7];
 8003db8:	8f2b      	ldrh	r3, [r5, #56]	; 0x38
  ai_cmd.ball_local_y = data_from_ether[RX_BUF_SIZE_ETHER - 6] << 8 | data_from_ether[RX_BUF_SIZE_ETHER - 5];
 8003dba:	8f6a      	ldrh	r2, [r5, #58]	; 0x3a
  ai_cmd.ball_local_radius = data_from_ether[RX_BUF_SIZE_ETHER - 4] << 8 | data_from_ether[RX_BUF_SIZE_ETHER - 3];
  ai_cmd.ball_local_FPS = data_from_ether[RX_BUF_SIZE_ETHER - 2];

  // time out
  if (connection.connected_ai == 0) {
 8003dbc:	4922      	ldr	r1, [pc, #136]	; (8003e48 <parseRxCmd+0x1a0>)
  ai_cmd.ball_local_FPS = data_from_ether[RX_BUF_SIZE_ETHER - 2];
 8003dbe:	f895 003e 	ldrb.w	r0, [r5, #62]	; 0x3e
 8003dc2:	6460      	str	r0, [r4, #68]	; 0x44
  ai_cmd.ball_local_x = data_from_ether[RX_BUF_SIZE_ETHER - 8] << 8 | data_from_ether[RX_BUF_SIZE_ETHER - 7];
 8003dc4:	ba5b      	rev16	r3, r3
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	63a3      	str	r3, [r4, #56]	; 0x38
  ai_cmd.ball_local_radius = data_from_ether[RX_BUF_SIZE_ETHER - 4] << 8 | data_from_ether[RX_BUF_SIZE_ETHER - 3];
 8003dca:	8fab      	ldrh	r3, [r5, #60]	; 0x3c
  ai_cmd.ball_local_y = data_from_ether[RX_BUF_SIZE_ETHER - 6] << 8 | data_from_ether[RX_BUF_SIZE_ETHER - 5];
 8003dcc:	ba52      	rev16	r2, r2
  ai_cmd.ball_local_radius = data_from_ether[RX_BUF_SIZE_ETHER - 4] << 8 | data_from_ether[RX_BUF_SIZE_ETHER - 3];
 8003dce:	ba5b      	rev16	r3, r3
 8003dd0:	b29b      	uxth	r3, r3
  ai_cmd.ball_local_y = data_from_ether[RX_BUF_SIZE_ETHER - 6] << 8 | data_from_ether[RX_BUF_SIZE_ETHER - 5];
 8003dd2:	b292      	uxth	r2, r2
  ai_cmd.ball_local_radius = data_from_ether[RX_BUF_SIZE_ETHER - 4] << 8 | data_from_ether[RX_BUF_SIZE_ETHER - 3];
 8003dd4:	e9c4 230f 	strd	r2, r3, [r4, #60]	; 0x3c
  ai_cmd.global_target_position[1] = two_to_int(&data_from_ether[23]);
 8003dd8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
  if (connection.connected_ai == 0) {
 8003ddc:	780b      	ldrb	r3, [r1, #0]
  ai_cmd.global_target_position[1] = two_to_int(&data_from_ether[23]);
 8003dde:	ed84 0a0a 	vstr	s0, [r4, #40]	; 0x28
  if (connection.connected_ai == 0) {
 8003de2:	b97b      	cbnz	r3, 8003e04 <parseRxCmd+0x15c>
    ai_cmd.chip_en = 0;
    ai_cmd.kick_power = 0;
    ai_cmd.drible_power = 0;
    ai_cmd.allow_local_flags = 0;
    ai_cmd.global_ball_position[0] = 0;
    ai_cmd.global_ball_position[1] = 0;
 8003de4:	e9c4 330b 	strd	r3, r3, [r4, #44]	; 0x2c
    ai_cmd.global_robot_position[0] = 0;
    ai_cmd.global_robot_position[1] = 0;
 8003de8:	e9c4 3307 	strd	r3, r3, [r4, #28]
    ai_cmd.global_target_position[0] = 0;
    ai_cmd.global_target_position[1] = 0;
 8003dec:	e9c4 3309 	strd	r3, r3, [r4, #36]	; 0x24
    ai_cmd.local_target_speed[0] = 0;
 8003df0:	2200      	movs	r2, #0
    ai_cmd.chip_en = 0;
 8003df2:	7423      	strb	r3, [r4, #16]
    ai_cmd.local_target_speed[0] = 0;
 8003df4:	6162      	str	r2, [r4, #20]
    ai_cmd.local_target_speed[1] = 0;
 8003df6:	61a2      	str	r2, [r4, #24]
    ai_cmd.global_vision_theta = 0;
 8003df8:	6062      	str	r2, [r4, #4]
    ai_cmd.target_theta = 0;
 8003dfa:	6022      	str	r2, [r4, #0]
    ai_cmd.kick_power = 0;
 8003dfc:	60e2      	str	r2, [r4, #12]
    ai_cmd.drible_power = 0;
 8003dfe:	60a2      	str	r2, [r4, #8]
    ai_cmd.allow_local_flags = 0;
 8003e00:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    //test
    ai_cmd.allow_local_flags = 0;
  }

  connection.check_ver = data_from_ether[1];
}
 8003e04:	ecbd 8b02 	vpop	{d8}
  connection.check_ver = data_from_ether[1];
 8003e08:	786b      	ldrb	r3, [r5, #1]
 8003e0a:	60cb      	str	r3, [r1, #12]
}
 8003e0c:	bd38      	pop	{r3, r4, r5, pc}
    ai_cmd.chip_en = 0;
 8003e0e:	2200      	movs	r2, #0
 8003e10:	e786      	b.n	8003d20 <parseRxCmd+0x78>
 8003e12:	bf00      	nop
 8003e14:	f3af 8000 	nop.w
 8003e18:	54442d18 	.word	0x54442d18
 8003e1c:	400921fb 	.word	0x400921fb
 8003e20:	9999999a 	.word	0x9999999a
 8003e24:	3fa99999 	.word	0x3fa99999
 8003e28:	20000f18 	.word	0x20000f18
 8003e2c:	20000e38 	.word	0x20000e38
 8003e30:	20000f25 	.word	0x20000f25
 8003e34:	20000f27 	.word	0x20000f27
 8003e38:	20000f29 	.word	0x20000f29
 8003e3c:	20000f2b 	.word	0x20000f2b
 8003e40:	20000f2d 	.word	0x20000f2d
 8003e44:	20000f2f 	.word	0x20000f2f
 8003e48:	20000f08 	.word	0x20000f08

08003e4c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart)
{
  uint8_t rx_data_tmp;

  if (huart->Instance == USART2) {
 8003e4c:	4b1b      	ldr	r3, [pc, #108]	; (8003ebc <HAL_UART_RxCpltCallback+0x70>)
 8003e4e:	6802      	ldr	r2, [r0, #0]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d000      	beq.n	8003e56 <HAL_UART_RxCpltCallback+0xa>
 8003e54:	4770      	bx	lr
{
 8003e56:	b510      	push	{r4, lr}
    rx_data_tmp = uart2_rx_it_buffer;
 8003e58:	4919      	ldr	r1, [pc, #100]	; (8003ec0 <HAL_UART_RxCpltCallback+0x74>)
    HAL_UART_Receive_IT(&huart2, &uart2_rx_it_buffer, 1);
 8003e5a:	481a      	ldr	r0, [pc, #104]	; (8003ec4 <HAL_UART_RxCpltCallback+0x78>)
    rx_data_tmp = uart2_rx_it_buffer;
 8003e5c:	780c      	ldrb	r4, [r1, #0]
    HAL_UART_Receive_IT(&huart2, &uart2_rx_it_buffer, 1);
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f004 fc9a 	bl	8008798 <HAL_UART_Receive_IT>

    if (uart_rx_cmd_idx >= 0 && uart_rx_cmd_idx < RX_BUF_SIZE_ETHER) {
 8003e64:	4b18      	ldr	r3, [pc, #96]	; (8003ec8 <HAL_UART_RxCpltCallback+0x7c>)
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	2a00      	cmp	r2, #0
 8003e6a:	db05      	blt.n	8003e78 <HAL_UART_RxCpltCallback+0x2c>
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	2a3f      	cmp	r2, #63	; 0x3f
 8003e70:	dc02      	bgt.n	8003e78 <HAL_UART_RxCpltCallback+0x2c>
      data_from_ether[uart_rx_cmd_idx] = rx_data_tmp;
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	4915      	ldr	r1, [pc, #84]	; (8003ecc <HAL_UART_RxCpltCallback+0x80>)
 8003e76:	548c      	strb	r4, [r1, r2]
    }

    // look up header byte
    if (uart_rx_cmd_idx == -1 && rx_data_tmp == 254) {
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	3201      	adds	r2, #1
 8003e7c:	d00c      	beq.n	8003e98 <HAL_UART_RxCpltCallback+0x4c>
      uart_rx_cmd_idx++;
    }

    // data byte
    if (uart_rx_cmd_idx != -1 && uart_rx_cmd_idx < RX_BUF_SIZE_ETHER) {
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	3201      	adds	r2, #1
 8003e82:	d005      	beq.n	8003e90 <HAL_UART_RxCpltCallback+0x44>
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	2a3f      	cmp	r2, #63	; 0x3f
 8003e88:	dc02      	bgt.n	8003e90 <HAL_UART_RxCpltCallback+0x44>
      uart_rx_cmd_idx++;
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	3201      	adds	r2, #1
 8003e8e:	601a      	str	r2, [r3, #0]
    }

    // end
    if (uart_rx_cmd_idx == RX_BUF_SIZE_ETHER) {
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	2a40      	cmp	r2, #64	; 0x40
 8003e94:	d006      	beq.n	8003ea4 <HAL_UART_RxCpltCallback+0x58>
      parseRxCmd();
      sendRobotInfo();
      uart_cmd_rx_cnt++;
    }
  }
}
 8003e96:	bd10      	pop	{r4, pc}
    if (uart_rx_cmd_idx == -1 && rx_data_tmp == 254) {
 8003e98:	2cfe      	cmp	r4, #254	; 0xfe
 8003e9a:	d1f0      	bne.n	8003e7e <HAL_UART_RxCpltCallback+0x32>
      uart_rx_cmd_idx++;
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	3201      	adds	r2, #1
 8003ea0:	601a      	str	r2, [r3, #0]
 8003ea2:	e7ec      	b.n	8003e7e <HAL_UART_RxCpltCallback+0x32>
      uart_rx_cmd_idx = -1;
 8003ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ea8:	601a      	str	r2, [r3, #0]
      parseRxCmd();
 8003eaa:	f7ff fefd 	bl	8003ca8 <parseRxCmd>
      sendRobotInfo();
 8003eae:	f7ff fe15 	bl	8003adc <sendRobotInfo>
      uart_cmd_rx_cnt++;
 8003eb2:	4a07      	ldr	r2, [pc, #28]	; (8003ed0 <HAL_UART_RxCpltCallback+0x84>)
 8003eb4:	6813      	ldr	r3, [r2, #0]
 8003eb6:	3301      	adds	r3, #1
 8003eb8:	6013      	str	r3, [r2, #0]
}
 8003eba:	bd10      	pop	{r4, pc}
 8003ebc:	40004400 	.word	0x40004400
 8003ec0:	2000158c 	.word	0x2000158c
 8003ec4:	200018b8 	.word	0x200018b8
 8003ec8:	20001594 	.word	0x20001594
 8003ecc:	20000f18 	.word	0x20000f18
 8003ed0:	20001590 	.word	0x20001590

08003ed4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef * huart)
{
  if (huart->Instance == hlpuart1.Instance) {
 8003ed4:	4b03      	ldr	r3, [pc, #12]	; (8003ee4 <HAL_UART_TxCpltCallback+0x10>)
 8003ed6:	6802      	ldr	r2, [r0, #0]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d000      	beq.n	8003ee0 <HAL_UART_TxCpltCallback+0xc>
    dma_printf_send_it(huart);
  }
}
 8003ede:	4770      	bx	lr
    dma_printf_send_it(huart);
 8003ee0:	f7fd bc92 	b.w	8001808 <dma_printf_send_it>
 8003ee4:	20001828 	.word	0x20001828

08003ee8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003ee8:	b508      	push	{r3, lr}
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003eea:	ed9f 8a13 	vldr	s16, [pc, #76]	; 8003f38 <Error_Handler+0x50>
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1) {
    maintask_stop(255, 0);
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8003eee:	4c13      	ldr	r4, [pc, #76]	; (8003f3c <Error_Handler+0x54>)
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003ef0:	ed9f 1a11 	vldr	s2, [pc, #68]	; 8003f38 <Error_Handler+0x50>
 8003ef4:	eef0 1a48 	vmov.f32	s3, s16
 8003ef8:	eeb0 0a41 	vmov.f32	s0, s2
 8003efc:	eef0 0a41 	vmov.f32	s1, s2
 8003f00:	f000 fa9a 	bl	8004438 <omni_move>
  actuator_motor5(0.0, 0.0);
 8003f04:	eef0 0a48 	vmov.f32	s1, s16
 8003f08:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8003f38 <Error_Handler+0x50>
 8003f0c:	f7fd f8e2 	bl	80010d4 <actuator_motor5>
  actuator_kicker(1, 0);
 8003f10:	2100      	movs	r1, #0
 8003f12:	2001      	movs	r0, #1
 8003f14:	f7fd f932 	bl	800117c <actuator_kicker>
  actuator_kicker_voltage(0.0);
 8003f18:	eeb0 0a48 	vmov.f32	s0, s16
 8003f1c:	f7fd f91e 	bl	800115c <actuator_kicker_voltage>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8003f20:	4620      	mov	r0, r4
 8003f22:	2201      	movs	r2, #1
 8003f24:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003f28:	f002 fd8a 	bl	8006a40 <HAL_GPIO_WritePin>
    actuator_buzzer(200, 200);
 8003f2c:	21c8      	movs	r1, #200	; 0xc8
 8003f2e:	4608      	mov	r0, r1
 8003f30:	f7fd f958 	bl	80011e4 <actuator_buzzer>
  while (1) {
 8003f34:	e7dc      	b.n	8003ef0 <Error_Handler+0x8>
 8003f36:	bf00      	nop
 8003f38:	00000000 	.word	0x00000000
 8003f3c:	48000400 	.word	0x48000400

08003f40 <SystemClock_Config>:
{
 8003f40:	b510      	push	{r4, lr}
 8003f42:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f44:	2238      	movs	r2, #56	; 0x38
 8003f46:	2100      	movs	r1, #0
 8003f48:	a806      	add	r0, sp, #24
 8003f4a:	f006 fe0d 	bl	800ab68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003f4e:	2000      	movs	r0, #0
 8003f50:	e9cd 0001 	strd	r0, r0, [sp, #4]
 8003f54:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8003f58:	9005      	str	r0, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8003f5a:	f002 fd81 	bl	8006a60 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003f5e:	2001      	movs	r0, #1
 8003f60:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003f64:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003f66:	e9cd 0106 	strd	r0, r1, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003f6a:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003f6c:	2255      	movs	r2, #85	; 0x55
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003f6e:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003f70:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003f74:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003f78:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003f7c:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003f7e:	f002 fded 	bl	8006b5c <HAL_RCC_OscConfig>
 8003f82:	b970      	cbnz	r0, 8003fa2 <SystemClock_Config+0x62>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8003f84:	2104      	movs	r1, #4
 8003f86:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003f88:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8003f8a:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003f8e:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003f92:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003f96:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8003f98:	f003 f864 	bl	8007064 <HAL_RCC_ClockConfig>
 8003f9c:	b908      	cbnz	r0, 8003fa2 <SystemClock_Config+0x62>
}
 8003f9e:	b014      	add	sp, #80	; 0x50
 8003fa0:	bd10      	pop	{r4, pc}
    Error_Handler();
 8003fa2:	f7ff ffa1 	bl	8003ee8 <Error_Handler>
 8003fa6:	bf00      	nop

08003fa8 <main>:
{
 8003fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fac:	ed2d 8b02 	vpush	{d8}
 8003fb0:	b085      	sub	sp, #20
  HAL_Init();
 8003fb2:	f001 f86d 	bl	8005090 <HAL_Init>
  SystemClock_Config();
 8003fb6:	f7ff ffc3 	bl	8003f40 <SystemClock_Config>
  MX_GPIO_Init();
 8003fba:	f7fd fd93 	bl	8001ae4 <MX_GPIO_Init>
  MX_DMA_Init();
 8003fbe:	f7fd fbc1 	bl	8001744 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8003fc2:	f7fd fc85 	bl	80018d0 <MX_FDCAN1_Init>
  MX_LPUART1_UART_Init();
 8003fc6:	f000 fca7 	bl	8004918 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 8003fca:	f000 fcf3 	bl	80049b4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8003fce:	f000 fd39 	bl	8004a44 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8003fd2:	f000 faa3 	bl	800451c <MX_SPI1_Init>
  MX_TIM5_Init();
 8003fd6:	f000 fbcf 	bl	8004778 <MX_TIM5_Init>
  MX_TIM7_Init();
 8003fda:	f000 fc3b 	bl	8004854 <MX_TIM7_Init>
  MX_ADC5_Init();
 8003fde:	f7fd f9e3 	bl	80013a8 <MX_ADC5_Init>
  MX_ADC3_Init();
 8003fe2:	f7fd f989 	bl	80012f8 <MX_ADC3_Init>
  MX_FDCAN2_Init();
 8003fe6:	f7fd fc99 	bl	800191c <MX_FDCAN2_Init>
  MX_ADC1_Init();
 8003fea:	f7fd f92f 	bl	800124c <MX_ADC1_Init>
  kick_state = 0;
 8003fee:	4b92      	ldr	r3, [pc, #584]	; (8004238 <main+0x290>)
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 8003ff0:	4892      	ldr	r0, [pc, #584]	; (800423c <main+0x294>)
  kick_state = 0;
 8003ff2:	2200      	movs	r2, #0
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 8003ff4:	2104      	movs	r1, #4
  kick_state = 0;
 8003ff6:	601a      	str	r2, [r3, #0]
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 8003ff8:	f004 f854 	bl	80080a4 <HAL_TIM_PWM_Start>
 8003ffc:	2404      	movs	r4, #4
    actuator_buzzer(20, 20);
 8003ffe:	2114      	movs	r1, #20
 8004000:	4608      	mov	r0, r1
 8004002:	f7fd f8ef 	bl	80011e4 <actuator_buzzer>
  for (int i = 0; i < 4; i++) {
 8004006:	3c01      	subs	r4, #1
 8004008:	d1f9      	bne.n	8003ffe <main+0x56>
  setbuf(stdin, NULL);
 800400a:	4d8d      	ldr	r5, [pc, #564]	; (8004240 <main+0x298>)
  morse_long();
 800400c:	f7fd f90c 	bl	8001228 <morse_long>
  setbuf(stdin, NULL);
 8004010:	682b      	ldr	r3, [r5, #0]
 8004012:	4621      	mov	r1, r4
 8004014:	6858      	ldr	r0, [r3, #4]
 8004016:	f006 fbf7 	bl	800a808 <setbuf>
  setbuf(stdout, NULL);
 800401a:	682b      	ldr	r3, [r5, #0]
 800401c:	4621      	mov	r1, r4
 800401e:	6898      	ldr	r0, [r3, #8]
 8004020:	f006 fbf2 	bl	800a808 <setbuf>
  setbuf(stderr, NULL);
 8004024:	682b      	ldr	r3, [r5, #0]
 8004026:	4621      	mov	r1, r4
 8004028:	68d8      	ldr	r0, [r3, #12]
 800402a:	f006 fbed 	bl	800a808 <setbuf>
  dma_printf_init(&hlpuart1);
 800402e:	4885      	ldr	r0, [pc, #532]	; (8004244 <main+0x29c>)
 8004030:	f7fd fbda 	bl	80017e8 <dma_printf_init>
  dma_scanf_init(&hlpuart1);
 8004034:	4883      	ldr	r0, [pc, #524]	; (8004244 <main+0x29c>)
 8004036:	f7fd fc37 	bl	80018a8 <dma_scanf_init>
  printf("start\r\n");
 800403a:	4883      	ldr	r0, [pc, #524]	; (8004248 <main+0x2a0>)
 800403c:	f006 fbdc 	bl	800a7f8 <puts>
  HAL_UART_Init(&hlpuart1);
 8004040:	4880      	ldr	r0, [pc, #512]	; (8004244 <main+0x29c>)
 8004042:	f005 fccb 	bl	80099dc <HAL_UART_Init>
  HAL_UART_Init(&huart2);
 8004046:	4881      	ldr	r0, [pc, #516]	; (800424c <main+0x2a4>)
 8004048:	f005 fcc8 	bl	80099dc <HAL_UART_Init>
  HAL_UART_Receive_IT(&huart2, &uart2_rx_it_buffer, 1);
 800404c:	4980      	ldr	r1, [pc, #512]	; (8004250 <main+0x2a8>)
 800404e:	487f      	ldr	r0, [pc, #508]	; (800424c <main+0x2a4>)
 8004050:	2201      	movs	r2, #1
 8004052:	f004 fba1 	bl	8008798 <HAL_UART_Receive_IT>
  can1_init_ibis(&hfdcan1);
 8004056:	487f      	ldr	r0, [pc, #508]	; (8004254 <main+0x2ac>)
 8004058:	f7fd fad6 	bl	8001608 <can1_init_ibis>
  can2_init_ibis(&hfdcan2);
 800405c:	487e      	ldr	r0, [pc, #504]	; (8004258 <main+0x2b0>)
 800405e:	f7fd fb23 	bl	80016a8 <can2_init_ibis>
  HAL_FDCAN_Start(&hfdcan1);
 8004062:	487c      	ldr	r0, [pc, #496]	; (8004254 <main+0x2ac>)
 8004064:	f002 f998 	bl	8006398 <HAL_FDCAN_Start>
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8004068:	487a      	ldr	r0, [pc, #488]	; (8004254 <main+0x2ac>)
 800406a:	4622      	mov	r2, r4
 800406c:	2101      	movs	r1, #1
 800406e:	f002 fa9b 	bl	80065a8 <HAL_FDCAN_ActivateNotification>
 8004072:	2800      	cmp	r0, #0
 8004074:	f040 80d8 	bne.w	8004228 <main+0x280>
  HAL_FDCAN_Start(&hfdcan2);
 8004078:	4877      	ldr	r0, [pc, #476]	; (8004258 <main+0x2b0>)
 800407a:	f002 f98d 	bl	8006398 <HAL_FDCAN_Start>
  if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 800407e:	4876      	ldr	r0, [pc, #472]	; (8004258 <main+0x2b0>)
 8004080:	4622      	mov	r2, r4
 8004082:	2101      	movs	r1, #1
 8004084:	f002 fa90 	bl	80065a8 <HAL_FDCAN_ActivateNotification>
 8004088:	2800      	cmp	r0, #0
 800408a:	f040 80cd 	bne.w	8004228 <main+0x280>
  HAL_ADC_Start_DMA(&hadc5, &adc_sw_data, 1);
 800408e:	2201      	movs	r2, #1
 8004090:	4972      	ldr	r1, [pc, #456]	; (800425c <main+0x2b4>)
 8004092:	4873      	ldr	r0, [pc, #460]	; (8004260 <main+0x2b8>)
 8004094:	f001 fc68 	bl	8005968 <HAL_ADC_Start_DMA>
  actuator_power_ONOFF(0);
 8004098:	4620      	mov	r0, r4
 800409a:	f7fd f87f 	bl	800119c <actuator_power_ONOFF>
  HAL_Delay(20);
 800409e:	2014      	movs	r0, #20
 80040a0:	f001 f812 	bl	80050c8 <HAL_Delay>
  actuator_motor1(0.0, 0.0);
 80040a4:	eddf 0a6f 	vldr	s1, [pc, #444]	; 8004264 <main+0x2bc>
 80040a8:	eeb0 0a60 	vmov.f32	s0, s1
 80040ac:	f7fc ff92 	bl	8000fd4 <actuator_motor1>
  actuator_motor2(0.0, 0.0);
 80040b0:	eddf 0a6c 	vldr	s1, [pc, #432]	; 8004264 <main+0x2bc>
 80040b4:	eeb0 0a60 	vmov.f32	s0, s1
 80040b8:	f7fc ffac 	bl	8001014 <actuator_motor2>
  actuator_motor3(0.0, 0.0);
 80040bc:	eddf 0a69 	vldr	s1, [pc, #420]	; 8004264 <main+0x2bc>
 80040c0:	eeb0 0a60 	vmov.f32	s0, s1
 80040c4:	f7fc ffc6 	bl	8001054 <actuator_motor3>
  actuator_motor4(0.0, 0.0);
 80040c8:	eddf 0a66 	vldr	s1, [pc, #408]	; 8004264 <main+0x2bc>
 80040cc:	eeb0 0a60 	vmov.f32	s0, s1
 80040d0:	f7fc ffe0 	bl	8001094 <actuator_motor4>
  actuator_motor5(0.0, 0.0);
 80040d4:	eddf 0a63 	vldr	s1, [pc, #396]	; 8004264 <main+0x2bc>
 80040d8:	eeb0 0a60 	vmov.f32	s0, s1
 80040dc:	f7fc fffa 	bl	80010d4 <actuator_motor5>
  actuator_kicker(1, 1);
 80040e0:	2101      	movs	r1, #1
 80040e2:	4608      	mov	r0, r1
 80040e4:	f7fd f84a 	bl	800117c <actuator_kicker>
  actuator_kicker_voltage(150.0);
 80040e8:	ed9f 0a5f 	vldr	s0, [pc, #380]	; 8004268 <main+0x2c0>
 80040ec:	f7fd f836 	bl	800115c <actuator_kicker_voltage>
  actuator_power_param(1, 15.0);  // min voltage
 80040f0:	eeb2 0a0e 	vmov.f32	s0, #46	; 0x41700000  15.0
 80040f4:	2001      	movs	r0, #1
 80040f6:	f7fd f865 	bl	80011c4 <actuator_power_param>
  actuator_power_param(2, 35.0);  // max voltage
 80040fa:	ed9f 0a5c 	vldr	s0, [pc, #368]	; 800426c <main+0x2c4>
 80040fe:	2002      	movs	r0, #2
 8004100:	f7fd f860 	bl	80011c4 <actuator_power_param>
  actuator_power_param(3, 50.0);  // max can_raw.current
 8004104:	ed9f 0a5a 	vldr	s0, [pc, #360]	; 8004270 <main+0x2c8>
 8004108:	2003      	movs	r0, #3
 800410a:	f7fd f85b 	bl	80011c4 <actuator_power_param>
  actuator_power_param(4, 90.0);  // max temp(fet)
 800410e:	ed9f 0a59 	vldr	s0, [pc, #356]	; 8004274 <main+0x2cc>
 8004112:	2004      	movs	r0, #4
 8004114:	f7fd f856 	bl	80011c4 <actuator_power_param>
  actuator_power_param(5, 90.0);  // max temp(solenoid)
 8004118:	ed9f 0a56 	vldr	s0, [pc, #344]	; 8004274 <main+0x2cc>
 800411c:	2005      	movs	r0, #5
 800411e:	f7fd f851 	bl	80011c4 <actuator_power_param>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8004122:	4855      	ldr	r0, [pc, #340]	; (8004278 <main+0x2d0>)
 8004124:	2201      	movs	r2, #1
 8004126:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800412a:	f002 fc89 	bl	8006a40 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 800412e:	2201      	movs	r2, #1
 8004130:	4611      	mov	r1, r2
 8004132:	4851      	ldr	r0, [pc, #324]	; (8004278 <main+0x2d0>)
 8004134:	f002 fc84 	bl	8006a40 <HAL_GPIO_WritePin>
  ICM20602_init();
 8004138:	f7fd fd70 	bl	8001c1c <ICM20602_init>
  ICM20602_IMU_calibration2();
 800413c:	f7fe f8b8 	bl	80022b0 <ICM20602_IMU_calibration2>
  ICM20602_clearAngle();
 8004140:	f7fd fe62 	bl	8001e08 <ICM20602_clearAngle>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8004144:	484c      	ldr	r0, [pc, #304]	; (8004278 <main+0x2d0>)
 8004146:	4622      	mov	r2, r4
 8004148:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800414c:	f002 fc78 	bl	8006a40 <HAL_GPIO_WritePin>
  actuator_power_ONOFF(1);
 8004150:	2001      	movs	r0, #1
 8004152:	2508      	movs	r5, #8
 8004154:	f7fd f822 	bl	800119c <actuator_power_ONOFF>
    actuator_buzzer(20, 20);
 8004158:	2114      	movs	r1, #20
 800415a:	4608      	mov	r0, r1
 800415c:	f7fd f842 	bl	80011e4 <actuator_buzzer>
  for (int i = 0; i < 8; i++) {
 8004160:	3d01      	subs	r5, #1
 8004162:	d1f9      	bne.n	8004158 <main+0x1b0>
  HAL_Delay(100);
 8004164:	2064      	movs	r0, #100	; 0x64
 8004166:	f000 ffaf 	bl	80050c8 <HAL_Delay>
  HAL_TIM_Base_Start_IT(&htim7);
 800416a:	4844      	ldr	r0, [pc, #272]	; (800427c <main+0x2d4>)
 800416c:	4c44      	ldr	r4, [pc, #272]	; (8004280 <main+0x2d8>)
 800416e:	4f45      	ldr	r7, [pc, #276]	; (8004284 <main+0x2dc>)
 8004170:	f8df b13c 	ldr.w	fp, [pc, #316]	; 80042b0 <main+0x308>
      p("vel X %+4.1f Y %+4.1f tharW %+4.1f ", ai_cmd.local_target_speed[0], ai_cmd.local_target_speed[1], ai_cmd.target_theta * 180 / M_PI);
 8004174:	ed9f 8a44 	vldr	s16, [pc, #272]	; 8004288 <main+0x2e0>
 8004178:	f8df a138 	ldr.w	sl, [pc, #312]	; 80042b4 <main+0x30c>
 800417c:	4e43      	ldr	r6, [pc, #268]	; (800428c <main+0x2e4>)
  HAL_TIM_Base_Start_IT(&htim7);
 800417e:	f003 feb5 	bl	8007eec <HAL_TIM_Base_Start_IT>
  HAL_Delay(1000);
 8004182:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004186:	f000 ff9f 	bl	80050c8 <HAL_Delay>
  starting_status_flag = false;
 800418a:	4b41      	ldr	r3, [pc, #260]	; (8004290 <main+0x2e8>)
 800418c:	701d      	strb	r5, [r3, #0]
    debug.main_loop_cnt++;
 800418e:	6823      	ldr	r3, [r4, #0]
 8004190:	3301      	adds	r3, #1
 8004192:	6023      	str	r3, [r4, #0]
    if (debug.print_flag) {
 8004194:	7a23      	ldrb	r3, [r4, #8]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d0f9      	beq.n	800418e <main+0x1e6>
      debug.print_flag = false;
 800419a:	2500      	movs	r5, #0
      p("Batt=%3.1f ", can_raw.power_voltage[0]);
 800419c:	f8db 002c 	ldr.w	r0, [fp, #44]	; 0x2c
      debug.print_flag = false;
 80041a0:	7225      	strb	r5, [r4, #8]
      printf_buffer[0] = 0;
 80041a2:	703d      	strb	r5, [r7, #0]
      p("Batt=%3.1f ", can_raw.power_voltage[0]);
 80041a4:	f7fc f9f8 	bl	8000598 <__aeabi_f2d>
 80041a8:	4602      	mov	r2, r0
 80041aa:	460b      	mov	r3, r1
 80041ac:	4839      	ldr	r0, [pc, #228]	; (8004294 <main+0x2ec>)
 80041ae:	f7fe fcd3 	bl	8002b58 <p.constprop.4>
      p("con %3d , %3d ", connection.check_ver, uart_cmd_rx_cnt);
 80041b2:	4b39      	ldr	r3, [pc, #228]	; (8004298 <main+0x2f0>)
 80041b4:	f8da 2000 	ldr.w	r2, [sl]
 80041b8:	68d9      	ldr	r1, [r3, #12]
 80041ba:	4838      	ldr	r0, [pc, #224]	; (800429c <main+0x2f4>)
 80041bc:	f7fe fcb4 	bl	8002b28 <p.constprop.3>
      p("vel X %+4.1f Y %+4.1f tharW %+4.1f ", ai_cmd.local_target_speed[0], ai_cmd.local_target_speed[1], ai_cmd.target_theta * 180 / M_PI);
 80041c0:	6970      	ldr	r0, [r6, #20]
 80041c2:	f7fc f9e9 	bl	8000598 <__aeabi_f2d>
 80041c6:	edd6 7a00 	vldr	s15, [r6]
 80041ca:	ee67 7a88 	vmul.f32	s15, s15, s16
 80041ce:	4680      	mov	r8, r0
 80041d0:	ee17 0a90 	vmov	r0, s15
 80041d4:	4689      	mov	r9, r1
 80041d6:	f7fc f9df 	bl	8000598 <__aeabi_f2d>
 80041da:	a315      	add	r3, pc, #84	; (adr r3, 8004230 <main+0x288>)
 80041dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041e0:	f7fc fa32 	bl	8000648 <__aeabi_dmul>
 80041e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80041e8:	69b0      	ldr	r0, [r6, #24]
 80041ea:	f7fc f9d5 	bl	8000598 <__aeabi_f2d>
 80041ee:	4642      	mov	r2, r8
 80041f0:	e9cd 0100 	strd	r0, r1, [sp]
 80041f4:	464b      	mov	r3, r9
 80041f6:	482a      	ldr	r0, [pc, #168]	; (80042a0 <main+0x2f8>)
 80041f8:	f7fe fc7e 	bl	8002af8 <p.constprop.2>
      p("allow 0x%02x vision lost %d ", ai_cmd.allow_local_flags, vision_lost_flag);
 80041fc:	4b29      	ldr	r3, [pc, #164]	; (80042a4 <main+0x2fc>)
 80041fe:	f896 1034 	ldrb.w	r1, [r6, #52]	; 0x34
 8004202:	781a      	ldrb	r2, [r3, #0]
 8004204:	4828      	ldr	r0, [pc, #160]	; (80042a8 <main+0x300>)
 8004206:	f7fe fc5f 	bl	8002ac8 <p.constprop.1>
      p("\r\n");
 800420a:	4828      	ldr	r0, [pc, #160]	; (80042ac <main+0x304>)
 800420c:	f7fe fc44 	bl	8002a98 <p.constprop.0>
      HAL_UART_Transmit_DMA(&hlpuart1, (uint8_t *)printf_buffer, strlen(printf_buffer));
 8004210:	4638      	mov	r0, r7
      uart_cmd_rx_cnt = 0;
 8004212:	f8ca 5000 	str.w	r5, [sl]
      HAL_UART_Transmit_DMA(&hlpuart1, (uint8_t *)printf_buffer, strlen(printf_buffer));
 8004216:	f7fc f853 	bl	80002c0 <strlen>
 800421a:	4639      	mov	r1, r7
 800421c:	b282      	uxth	r2, r0
 800421e:	4809      	ldr	r0, [pc, #36]	; (8004244 <main+0x29c>)
 8004220:	f004 fb86 	bl	8008930 <HAL_UART_Transmit_DMA>
      debug.main_loop_cnt = 0;
 8004224:	6025      	str	r5, [r4, #0]
 8004226:	e7b2      	b.n	800418e <main+0x1e6>
    Error_Handler();
 8004228:	f7ff fe5e 	bl	8003ee8 <Error_Handler>
 800422c:	f3af 8000 	nop.w
 8004230:	6dc9c883 	.word	0x6dc9c883
 8004234:	3fd45f30 	.word	0x3fd45f30
 8004238:	20000f7c 	.word	0x20000f7c
 800423c:	20001610 	.word	0x20001610
 8004240:	2000006c 	.word	0x2000006c
 8004244:	20001828 	.word	0x20001828
 8004248:	0800de10 	.word	0x0800de10
 800424c:	200018b8 	.word	0x200018b8
 8004250:	2000158c 	.word	0x2000158c
 8004254:	20000cb4 	.word	0x20000cb4
 8004258:	20000d18 	.word	0x20000d18
 800425c:	20000e34 	.word	0x20000e34
 8004260:	200002d8 	.word	0x200002d8
 8004264:	00000000 	.word	0x00000000
 8004268:	43160000 	.word	0x43160000
 800426c:	420c0000 	.word	0x420c0000
 8004270:	42480000 	.word	0x42480000
 8004274:	42b40000 	.word	0x42b40000
 8004278:	48000800 	.word	0x48000800
 800427c:	2000165c 	.word	0x2000165c
 8004280:	20000f58 	.word	0x20000f58
 8004284:	20001374 	.word	0x20001374
 8004288:	43340000 	.word	0x43340000
 800428c:	20000e38 	.word	0x20000e38
 8004290:	20000004 	.word	0x20000004
 8004294:	0800ddf8 	.word	0x0800ddf8
 8004298:	20000f08 	.word	0x20000f08
 800429c:	0800dde8 	.word	0x0800dde8
 80042a0:	0800ddc4 	.word	0x0800ddc4
 80042a4:	20001598 	.word	0x20001598
 80042a8:	0800dda4 	.word	0x0800dda4
 80042ac:	0800de0c 	.word	0x0800de0c
 80042b0:	20000e88 	.word	0x20000e88
 80042b4:	20001590 	.word	0x20001590

080042b8 <HAL_FDCAN_RxFifo0Callback>:
  if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET) {
 80042b8:	07cb      	lsls	r3, r1, #31
 80042ba:	d400      	bmi.n	80042be <HAL_FDCAN_RxFifo0Callback+0x6>
 80042bc:	4770      	bx	lr
{
 80042be:	b530      	push	{r4, r5, lr}
 80042c0:	b08d      	sub	sp, #52	; 0x34
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) {
 80042c2:	466b      	mov	r3, sp
 80042c4:	aa02      	add	r2, sp, #8
 80042c6:	2140      	movs	r1, #64	; 0x40
 80042c8:	f002 f8e4 	bl	8006494 <HAL_FDCAN_GetRxMessage>
 80042cc:	2800      	cmp	r0, #0
 80042ce:	f040 80a5 	bne.w	800441c <HAL_FDCAN_RxFifo0Callback+0x164>
    rx_can_id = RxHeader.Identifier;
 80042d2:	9b02      	ldr	r3, [sp, #8]
    switch (rx_can_id) {
 80042d4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80042d8:	4213      	tst	r3, r2
 80042da:	b29d      	uxth	r5, r3
 80042dc:	f000 8096 	beq.w	800440c <HAL_FDCAN_RxFifo0Callback+0x154>
 80042e0:	f5a5 7400 	sub.w	r4, r5, #512	; 0x200
 80042e4:	2c41      	cmp	r4, #65	; 0x41
 80042e6:	d827      	bhi.n	8004338 <HAL_FDCAN_RxFifo0Callback+0x80>
 80042e8:	2c41      	cmp	r4, #65	; 0x41
 80042ea:	d825      	bhi.n	8004338 <HAL_FDCAN_RxFifo0Callback+0x80>
 80042ec:	e8df f004 	tbb	[pc, r4]
 80042f0:	47474747 	.word	0x47474747
 80042f4:	24242424 	.word	0x24242424
 80042f8:	24242424 	.word	0x24242424
 80042fc:	24242424 	.word	0x24242424
 8004300:	26262626 	.word	0x26262626
 8004304:	24262626 	.word	0x24262626
 8004308:	24242424 	.word	0x24242424
 800430c:	24242424 	.word	0x24242424
 8004310:	3c3c3c3c 	.word	0x3c3c3c3c
 8004314:	24242474 	.word	0x24242474
 8004318:	24242424 	.word	0x24242424
 800431c:	24242424 	.word	0x24242424
 8004320:	31313131 	.word	0x31313131
 8004324:	24242431 	.word	0x24242431
 8004328:	24242424 	.word	0x24242424
 800432c:	24242424 	.word	0x24242424
 8004330:	6721      	.short	0x6721
        can_raw.ball_detection[0] = RxData[0];
 8004332:	4b3d      	ldr	r3, [pc, #244]	; (8004428 <HAL_FDCAN_RxFifo0Callback+0x170>)
 8004334:	9a00      	ldr	r2, [sp, #0]
 8004336:	679a      	str	r2, [r3, #120]	; 0x78
}
 8004338:	b00d      	add	sp, #52	; 0x34
 800433a:	bd30      	pop	{r4, r5, pc}
        can_raw.power_voltage[rx_can_id - 0x210] = uchar4_to_float(RxData);
 800433c:	4668      	mov	r0, sp
 800433e:	f000 fd17 	bl	8004d70 <uchar4_to_float>
 8004342:	4b39      	ldr	r3, [pc, #228]	; (8004428 <HAL_FDCAN_RxFifo0Callback+0x170>)
 8004344:	f2a5 2506 	subw	r5, r5, #518	; 0x206
 8004348:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800434c:	ed83 0a01 	vstr	s0, [r3, #4]
        break;
 8004350:	e7f2      	b.n	8004338 <HAL_FDCAN_RxFifo0Callback+0x80>
        can_raw.current[rx_can_id - 0x230] = uchar4_to_float(RxData);
 8004352:	4668      	mov	r0, sp
 8004354:	f000 fd0c 	bl	8004d70 <uchar4_to_float>
 8004358:	4b33      	ldr	r3, [pc, #204]	; (8004428 <HAL_FDCAN_RxFifo0Callback+0x170>)
 800435a:	f5a5 7506 	sub.w	r5, r5, #536	; 0x218
 800435e:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8004362:	ed83 0a01 	vstr	s0, [r3, #4]
        break;
 8004366:	e7e7      	b.n	8004338 <HAL_FDCAN_RxFifo0Callback+0x80>
        can_raw.temperature[rx_can_id - 0x220] = uchar4_to_float(RxData);
 8004368:	4668      	mov	r0, sp
 800436a:	f000 fd01 	bl	8004d70 <uchar4_to_float>
 800436e:	4b2e      	ldr	r3, [pc, #184]	; (8004428 <HAL_FDCAN_RxFifo0Callback+0x170>)
 8004370:	f2a5 250e 	subw	r5, r5, #526	; 0x20e
 8004374:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8004378:	ed83 0a00 	vstr	s0, [r3]
        break;
 800437c:	e7dc      	b.n	8004338 <HAL_FDCAN_RxFifo0Callback+0x80>
        motor.enc_angle[rx_can_id - 0x200] = uchar4_to_float(&RxData[4]);
 800437e:	a801      	add	r0, sp, #4
 8004380:	f000 fcf6 	bl	8004d70 <uchar4_to_float>
 8004384:	4b29      	ldr	r3, [pc, #164]	; (800442c <HAL_FDCAN_RxFifo0Callback+0x174>)
 8004386:	eb03 0384 	add.w	r3, r3, r4, lsl #2
        can_raw.motor_feedback[rx_can_id - 0x200] = uchar4_to_float(RxData);
 800438a:	4668      	mov	r0, sp
        motor.enc_angle[rx_can_id - 0x200] = uchar4_to_float(&RxData[4]);
 800438c:	ed83 0a00 	vstr	s0, [r3]
        can_raw.motor_feedback[rx_can_id - 0x200] = uchar4_to_float(RxData);
 8004390:	f000 fcee 	bl	8004d70 <uchar4_to_float>
 8004394:	4b24      	ldr	r3, [pc, #144]	; (8004428 <HAL_FDCAN_RxFifo0Callback+0x170>)
        motor.enc_angle[rx_can_id - 0x200] = uchar4_to_float(&RxData[4]);
 8004396:	00a4      	lsls	r4, r4, #2
        can_raw.motor_feedback[rx_can_id - 0x200] = uchar4_to_float(RxData);
 8004398:	441c      	add	r4, r3
 800439a:	ed84 0a01 	vstr	s0, [r4, #4]
        can_raw.motor_feedback_velocity[rx_can_id - 0x200] = can_raw.motor_feedback[3] * OMNI_DIAMETER * M_PI;
 800439e:	6918      	ldr	r0, [r3, #16]
 80043a0:	f5a5 75fd 	sub.w	r5, r5, #506	; 0x1fa
 80043a4:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 80043a8:	f7fc f8f6 	bl	8000598 <__aeabi_f2d>
 80043ac:	a31c      	add	r3, pc, #112	; (adr r3, 8004420 <HAL_FDCAN_RxFifo0Callback+0x168>)
 80043ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043b2:	f7fc f949 	bl	8000648 <__aeabi_dmul>
 80043b6:	f7fc fc3f 	bl	8000c38 <__aeabi_d2f>
 80043ba:	6028      	str	r0, [r5, #0]
        break;
 80043bc:	e7bc      	b.n	8004338 <HAL_FDCAN_RxFifo0Callback+0x80>
        mouse.raw[0] = (int16_t)((RxData[1] << 8) | RxData[0]);
 80043be:	4c1c      	ldr	r4, [pc, #112]	; (8004430 <HAL_FDCAN_RxFifo0Callback+0x178>)
 80043c0:	9a00      	ldr	r2, [sp, #0]
        mouse.quality = (uint16_t)((RxData[5] << 8) | RxData[4]);
 80043c2:	f8bd 3004 	ldrh.w	r3, [sp, #4]
        mouse.raw[0] = (int16_t)((RxData[1] << 8) | RxData[0]);
 80043c6:	6222      	str	r2, [r4, #32]
        mouse.quality = (uint16_t)((RxData[5] << 8) | RxData[4]);
 80043c8:	85a3      	strh	r3, [r4, #44]	; 0x2c
        mouseOdometory();
 80043ca:	f7fe fd29 	bl	8002e20 <mouseOdometory>
        mouse.loop_cnt_debug = mouse.integral_loop_cnt;
 80043ce:	6b22      	ldr	r2, [r4, #48]	; 0x30
        mouse.integral_loop_cnt = 0;
 80043d0:	2300      	movs	r3, #0
 80043d2:	e9c4 320c 	strd	r3, r2, [r4, #48]	; 0x30
}
 80043d6:	e7af      	b.n	8004338 <HAL_FDCAN_RxFifo0Callback+0x80>
        can_raw.temperature[4] = RxData[0];  // fet
 80043d8:	f89d 3000 	ldrb.w	r3, [sp]
 80043dc:	ee06 3a90 	vmov	s13, r3
        can_raw.temperature[5] = RxData[1];  // coil 1
 80043e0:	f89d 3001 	ldrb.w	r3, [sp, #1]
 80043e4:	ee07 3a10 	vmov	s14, r3
        can_raw.temperature[6] = RxData[2];  // coil 2
 80043e8:	f89d 3002 	ldrb.w	r3, [sp, #2]
 80043ec:	ee07 3a90 	vmov	s15, r3
        can_raw.temperature[4] = RxData[0];  // fet
 80043f0:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80043f4:	4b0c      	ldr	r3, [pc, #48]	; (8004428 <HAL_FDCAN_RxFifo0Callback+0x170>)
        can_raw.temperature[5] = RxData[1];  // coil 1
 80043f6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
        can_raw.temperature[6] = RxData[2];  // coil 2
 80043fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
        can_raw.temperature[4] = RxData[0];  // fet
 80043fe:	edc3 6a16 	vstr	s13, [r3, #88]	; 0x58
        can_raw.temperature[5] = RxData[1];  // coil 1
 8004402:	ed83 7a17 	vstr	s14, [r3, #92]	; 0x5c
        can_raw.temperature[6] = RxData[2];  // coil 2
 8004406:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
        break;
 800440a:	e795      	b.n	8004338 <HAL_FDCAN_RxFifo0Callback+0x80>
        can_raw.error_no[0] = RxData[0];
 800440c:	4906      	ldr	r1, [pc, #24]	; (8004428 <HAL_FDCAN_RxFifo0Callback+0x170>)
        error_flag = true;
 800440e:	4b09      	ldr	r3, [pc, #36]	; (8004434 <HAL_FDCAN_RxFifo0Callback+0x17c>)
        can_raw.error_no[0] = RxData[0];
 8004410:	f8bd 0000 	ldrh.w	r0, [sp]
 8004414:	8008      	strh	r0, [r1, #0]
        error_flag = true;
 8004416:	2201      	movs	r2, #1
 8004418:	701a      	strb	r2, [r3, #0]
        break;
 800441a:	e78d      	b.n	8004338 <HAL_FDCAN_RxFifo0Callback+0x80>
      Error_Handler();
 800441c:	f7ff fd64 	bl	8003ee8 <Error_Handler>
 8004420:	ffba038a 	.word	0xffba038a
 8004424:	3fc684d8 	.word	0x3fc684d8
 8004428:	20000e88 	.word	0x20000e88
 800442c:	20000f88 	.word	0x20000f88
 8004430:	20000fc0 	.word	0x20000fc0
 8004434:	20000f68 	.word	0x20000f68

08004438 <omni_move>:
const float32_t cosM2 = cos(7.0 * M_PI / 4.0);
const float32_t cosM3 = cos(5.0 * M_PI / 4.0);
const float32_t cosM4 = cos(5.0 * M_PI / 6.0);

void omni_move(float32_t vel_y_robot, float32_t vel_x_robot, float32_t omega_roboot, float32_t duty_limit)
{
 8004438:	b510      	push	{r4, lr}
 800443a:	ee11 0a10 	vmov	r0, s2
 800443e:	ed2d 8b04 	vpush	{d8-d9}
 8004442:	eef0 8a61 	vmov.f32	s17, s3
 8004446:	eeb0 8a60 	vmov.f32	s16, s1
 800444a:	eeb0 9a40 	vmov.f32	s18, s0
  float32_t rotation_omega_motor;

  rotation_omega_motor = ROBOT_RADIUS * omega_roboot;
 800444e:	f7fc f8a3 	bl	8000598 <__aeabi_f2d>
 8004452:	a330      	add	r3, pc, #192	; (adr r3, 8004514 <omni_move+0xdc>)
 8004454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004458:	f7fc f8f6 	bl	8000648 <__aeabi_dmul>
 800445c:	f7fc fbec 	bl	8000c38 <__aeabi_d2f>

  motor_voltage[0] = ((vel_x_robot * sinM1) + (vel_y_robot * cosM1) + rotation_omega_motor) / rotation_length_omni;
 8004460:	eddf 7a27 	vldr	s15, [pc, #156]	; 8004500 <omni_move+0xc8>
  motor_voltage[1] = ((vel_x_robot * sinM2) + (vel_y_robot * cosM2) + rotation_omega_motor) / rotation_length_omni;
 8004464:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8004504 <omni_move+0xcc>
 8004468:	eddf 4a27 	vldr	s9, [pc, #156]	; 8004508 <omni_move+0xd0>
  motor_voltage[0] = ((vel_x_robot * sinM1) + (vel_y_robot * cosM1) + rotation_omega_motor) / rotation_length_omni;
 800446c:	4c27      	ldr	r4, [pc, #156]	; (800450c <omni_move+0xd4>)
 800446e:	ee69 7a27 	vmul.f32	s15, s18, s15
  motor_voltage[1] = ((vel_x_robot * sinM2) + (vel_y_robot * cosM2) + rotation_omega_motor) / rotation_length_omni;
 8004472:	ee29 7a07 	vmul.f32	s14, s18, s14
 8004476:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 800447a:	eef0 6a67 	vmov.f32	s13, s15
 800447e:	eea8 7a24 	vfma.f32	s14, s16, s9
 8004482:	eee8 6a25 	vfma.f32	s13, s16, s11
  motor_voltage[2] = ((vel_x_robot * sinM3) + (vel_y_robot * cosM3) + rotation_omega_motor) / rotation_length_omni;
 8004486:	ee05 0a10 	vmov	s10, r0
 800448a:	eed8 7a25 	vfnms.f32	s15, s16, s11
 800448e:	ee38 0a09 	vadd.f32	s0, s16, s18
  rotation_omega_motor = ROBOT_RADIUS * omega_roboot;
 8004492:	ee06 0a10 	vmov	s12, r0
  motor_voltage[2] = ((vel_x_robot * sinM3) + (vel_y_robot * cosM3) + rotation_omega_motor) / rotation_length_omni;
 8004496:	eea0 5a24 	vfma.f32	s10, s0, s9
  motor_voltage[0] = ((vel_x_robot * sinM1) + (vel_y_robot * cosM1) + rotation_omega_motor) / rotation_length_omni;
 800449a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8004510 <omni_move+0xd8>
 800449e:	ee36 0a26 	vadd.f32	s0, s12, s13
  motor_voltage[1] = ((vel_x_robot * sinM2) + (vel_y_robot * cosM2) + rotation_omega_motor) / rotation_length_omni;
 80044a2:	ee36 7a07 	vadd.f32	s14, s12, s14
  motor_voltage[3] = ((vel_x_robot * sinM4) + (vel_y_robot * cosM4) + rotation_omega_motor) / rotation_length_omni;
 80044a6:	ee77 7a86 	vadd.f32	s15, s15, s12
  motor_voltage[0] = ((vel_x_robot * sinM1) + (vel_y_robot * cosM1) + rotation_omega_motor) / rotation_length_omni;
 80044aa:	ee20 0a25 	vmul.f32	s0, s0, s11
  motor_voltage[1] = ((vel_x_robot * sinM2) + (vel_y_robot * cosM2) + rotation_omega_motor) / rotation_length_omni;
 80044ae:	ee27 7a25 	vmul.f32	s14, s14, s11
  motor_voltage[2] = ((vel_x_robot * sinM3) + (vel_y_robot * cosM3) + rotation_omega_motor) / rotation_length_omni;
 80044b2:	ee65 6a25 	vmul.f32	s13, s10, s11
  motor_voltage[3] = ((vel_x_robot * sinM4) + (vel_y_robot * cosM4) + rotation_omega_motor) / rotation_length_omni;
 80044b6:	ee67 7aa5 	vmul.f32	s15, s15, s11

  actuator_motor1(motor_voltage[0], duty_limit);
 80044ba:	eef0 0a68 	vmov.f32	s1, s17
  motor_voltage[1] = ((vel_x_robot * sinM2) + (vel_y_robot * cosM2) + rotation_omega_motor) / rotation_length_omni;
 80044be:	ed84 7a01 	vstr	s14, [r4, #4]
  motor_voltage[2] = ((vel_x_robot * sinM3) + (vel_y_robot * cosM3) + rotation_omega_motor) / rotation_length_omni;
 80044c2:	edc4 6a02 	vstr	s13, [r4, #8]
  motor_voltage[3] = ((vel_x_robot * sinM4) + (vel_y_robot * cosM4) + rotation_omega_motor) / rotation_length_omni;
 80044c6:	edc4 7a03 	vstr	s15, [r4, #12]
  motor_voltage[0] = ((vel_x_robot * sinM1) + (vel_y_robot * cosM1) + rotation_omega_motor) / rotation_length_omni;
 80044ca:	ed84 0a00 	vstr	s0, [r4]
  actuator_motor1(motor_voltage[0], duty_limit);
 80044ce:	f7fc fd81 	bl	8000fd4 <actuator_motor1>
  actuator_motor2(motor_voltage[1], duty_limit);
 80044d2:	ed94 0a01 	vldr	s0, [r4, #4]
 80044d6:	eef0 0a68 	vmov.f32	s1, s17
 80044da:	f7fc fd9b 	bl	8001014 <actuator_motor2>
  actuator_motor3(motor_voltage[2], duty_limit);
 80044de:	ed94 0a02 	vldr	s0, [r4, #8]
 80044e2:	eef0 0a68 	vmov.f32	s1, s17
 80044e6:	f7fc fdb5 	bl	8001054 <actuator_motor3>
  actuator_motor4(motor_voltage[3], duty_limit);
 80044ea:	eef0 0a68 	vmov.f32	s1, s17
}
 80044ee:	ecbd 8b04 	vpop	{d8-d9}
  actuator_motor4(motor_voltage[3], duty_limit);
 80044f2:	ed94 0a03 	vldr	s0, [r4, #12]
}
 80044f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  actuator_motor4(motor_voltage[3], duty_limit);
 80044fa:	f7fc bdcb 	b.w	8001094 <actuator_motor4>
 80044fe:	bf00      	nop
 8004500:	3f5db3d7 	.word	0x3f5db3d7
 8004504:	3f3504f3 	.word	0x3f3504f3
 8004508:	bf3504f3 	.word	0xbf3504f3
 800450c:	2000159c 	.word	0x2000159c
 8004510:	40b5e430 	.word	0x40b5e430
 8004514:	47ae147b 	.word	0x47ae147b
 8004518:	3fb47ae1 	.word	0x3fb47ae1

0800451c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800451c:	b510      	push	{r4, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800451e:	4811      	ldr	r0, [pc, #68]	; (8004564 <MX_SPI1_Init+0x48>)
 8004520:	4c11      	ldr	r4, [pc, #68]	; (8004568 <MX_SPI1_Init+0x4c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004522:	f44f 7282 	mov.w	r2, #260	; 0x104
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004526:	2300      	movs	r3, #0
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004528:	e9c0 4200 	strd	r4, r2, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800452c:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004530:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004534:	e9c0 3102 	strd	r3, r1, [r0, #8]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004538:	2420      	movs	r4, #32
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800453a:	6182      	str	r2, [r0, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 800453c:	2107      	movs	r1, #7
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800453e:	2208      	movs	r2, #8
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004540:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004544:	e9c0 4307 	strd	r4, r3, [r0, #28]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004548:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800454c:	e9c0 130b 	strd	r1, r3, [r0, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004550:	6342      	str	r2, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004552:	f003 f94b 	bl	80077ec <HAL_SPI_Init>
 8004556:	b900      	cbnz	r0, 800455a <MX_SPI1_Init+0x3e>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004558:	bd10      	pop	{r4, pc}
 800455a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800455e:	f7ff bcc3 	b.w	8003ee8 <Error_Handler>
 8004562:	bf00      	nop
 8004564:	200015ac 	.word	0x200015ac
 8004568:	40013000 	.word	0x40013000
 800456c:	00000000 	.word	0x00000000

08004570 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004570:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 8004572:	4a1b      	ldr	r2, [pc, #108]	; (80045e0 <HAL_SPI_MspInit+0x70>)
 8004574:	6801      	ldr	r1, [r0, #0]
{
 8004576:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004578:	2300      	movs	r3, #0
  if(spiHandle->Instance==SPI1)
 800457a:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800457c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004580:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8004584:	9306      	str	r3, [sp, #24]
  if(spiHandle->Instance==SPI1)
 8004586:	d002      	beq.n	800458e <HAL_SPI_MspInit+0x1e>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8004588:	b009      	add	sp, #36	; 0x24
 800458a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 800458e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004592:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004596:	ed9f 7b10 	vldr	d7, [pc, #64]	; 80045d8 <HAL_SPI_MspInit+0x68>
    __HAL_RCC_SPI1_CLK_ENABLE();
 800459a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800459c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80045a0:	661a      	str	r2, [r3, #96]	; 0x60
 80045a2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80045a4:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80045a8:	9200      	str	r2, [sp, #0]
 80045aa:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80045ae:	f042 0201 	orr.w	r2, r2, #1
 80045b2:	64da      	str	r2, [r3, #76]	; 0x4c
 80045b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045b6:	f003 0301 	and.w	r3, r3, #1
 80045ba:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045bc:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80045be:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80045c4:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045c8:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80045ca:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045cc:	f002 f938 	bl	8006840 <HAL_GPIO_Init>
}
 80045d0:	b009      	add	sp, #36	; 0x24
 80045d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80045d6:	bf00      	nop
 80045d8:	000000e0 	.word	0x000000e0
 80045dc:	00000002 	.word	0x00000002
 80045e0:	40013000 	.word	0x40013000

080045e4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045e4:	4b0b      	ldr	r3, [pc, #44]	; (8004614 <HAL_MspInit+0x30>)
 80045e6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80045e8:	f042 0201 	orr.w	r2, r2, #1
 80045ec:	661a      	str	r2, [r3, #96]	; 0x60
 80045ee:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 80045f0:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045f2:	f002 0201 	and.w	r2, r2, #1
 80045f6:	9200      	str	r2, [sp, #0]
 80045f8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80045fa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80045fc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004600:	659a      	str	r2, [r3, #88]	; 0x58
 8004602:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004604:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004608:	9301      	str	r3, [sp, #4]
 800460a:	9b01      	ldr	r3, [sp, #4]
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800460c:	b002      	add	sp, #8
  HAL_PWREx_DisableUCPDDeadBattery();
 800460e:	f002 ba9d 	b.w	8006b4c <HAL_PWREx_DisableUCPDDeadBattery>
 8004612:	bf00      	nop
 8004614:	40021000 	.word	0x40021000

08004618 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004618:	4770      	bx	lr
 800461a:	bf00      	nop

0800461c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800461c:	e7fe      	b.n	800461c <HardFault_Handler>
 800461e:	bf00      	nop

08004620 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004620:	e7fe      	b.n	8004620 <MemManage_Handler>
 8004622:	bf00      	nop

08004624 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004624:	e7fe      	b.n	8004624 <BusFault_Handler>
 8004626:	bf00      	nop

08004628 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004628:	e7fe      	b.n	8004628 <UsageFault_Handler>
 800462a:	bf00      	nop

0800462c <SVC_Handler>:
 800462c:	4770      	bx	lr
 800462e:	bf00      	nop

08004630 <DebugMon_Handler>:
 8004630:	4770      	bx	lr
 8004632:	bf00      	nop

08004634 <PendSV_Handler>:
 8004634:	4770      	bx	lr
 8004636:	bf00      	nop

08004638 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004638:	f000 bd3a 	b.w	80050b0 <HAL_IncTick>

0800463c <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800463c:	4801      	ldr	r0, [pc, #4]	; (8004644 <DMA1_Channel2_IRQHandler+0x8>)
 800463e:	f001 bcad 	b.w	8005f9c <HAL_DMA_IRQHandler>
 8004642:	bf00      	nop
 8004644:	200017c8 	.word	0x200017c8

08004648 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8004648:	4801      	ldr	r0, [pc, #4]	; (8004650 <DMA1_Channel3_IRQHandler+0x8>)
 800464a:	f001 bca7 	b.w	8005f9c <HAL_DMA_IRQHandler>
 800464e:	bf00      	nop
 8004650:	200003a4 	.word	0x200003a4

08004654 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc5);
 8004654:	4801      	ldr	r0, [pc, #4]	; (800465c <DMA1_Channel4_IRQHandler+0x8>)
 8004656:	f001 bca1 	b.w	8005f9c <HAL_DMA_IRQHandler>
 800465a:	bf00      	nop
 800465c:	20000404 	.word	0x20000404

08004660 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004660:	4801      	ldr	r0, [pc, #4]	; (8004668 <DMA1_Channel5_IRQHandler+0x8>)
 8004662:	f001 bc9b 	b.w	8005f9c <HAL_DMA_IRQHandler>
 8004666:	bf00      	nop
 8004668:	20000344 	.word	0x20000344

0800466c <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 800466c:	4801      	ldr	r0, [pc, #4]	; (8004674 <DMA1_Channel6_IRQHandler+0x8>)
 800466e:	f001 bc95 	b.w	8005f9c <HAL_DMA_IRQHandler>
 8004672:	bf00      	nop
 8004674:	200016a8 	.word	0x200016a8

08004678 <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8004678:	4801      	ldr	r0, [pc, #4]	; (8004680 <DMA1_Channel7_IRQHandler+0x8>)
 800467a:	f001 bc8f 	b.w	8005f9c <HAL_DMA_IRQHandler>
 800467e:	bf00      	nop
 8004680:	20001708 	.word	0x20001708

08004684 <FDCAN1_IT0_IRQHandler>:
void FDCAN1_IT0_IRQHandler(void)
{
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8004684:	4801      	ldr	r0, [pc, #4]	; (800468c <FDCAN1_IT0_IRQHandler+0x8>)
 8004686:	f002 b817 	b.w	80066b8 <HAL_FDCAN_IRQHandler>
 800468a:	bf00      	nop
 800468c:	20000cb4 	.word	0x20000cb4

08004690 <FDCAN1_IT1_IRQHandler>:
 8004690:	4801      	ldr	r0, [pc, #4]	; (8004698 <FDCAN1_IT1_IRQHandler+0x8>)
 8004692:	f002 b811 	b.w	80066b8 <HAL_FDCAN_IRQHandler>
 8004696:	bf00      	nop
 8004698:	20000cb4 	.word	0x20000cb4

0800469c <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800469c:	4801      	ldr	r0, [pc, #4]	; (80046a4 <USART2_IRQHandler+0x8>)
 800469e:	f004 ba43 	b.w	8008b28 <HAL_UART_IRQHandler>
 80046a2:	bf00      	nop
 80046a4:	200018b8 	.word	0x200018b8

080046a8 <TIM7_DAC_IRQHandler>:
void TIM7_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80046a8:	4801      	ldr	r0, [pc, #4]	; (80046b0 <TIM7_DAC_IRQHandler+0x8>)
 80046aa:	f003 bdb5 	b.w	8008218 <HAL_TIM_IRQHandler>
 80046ae:	bf00      	nop
 80046b0:	2000165c 	.word	0x2000165c

080046b4 <FDCAN2_IT0_IRQHandler>:
void FDCAN2_IT0_IRQHandler(void)
{
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 80046b4:	4801      	ldr	r0, [pc, #4]	; (80046bc <FDCAN2_IT0_IRQHandler+0x8>)
 80046b6:	f001 bfff 	b.w	80066b8 <HAL_FDCAN_IRQHandler>
 80046ba:	bf00      	nop
 80046bc:	20000d18 	.word	0x20000d18

080046c0 <FDCAN2_IT1_IRQHandler>:
 80046c0:	4801      	ldr	r0, [pc, #4]	; (80046c8 <FDCAN2_IT1_IRQHandler+0x8>)
 80046c2:	f001 bff9 	b.w	80066b8 <HAL_FDCAN_IRQHandler>
 80046c6:	bf00      	nop
 80046c8:	20000d18 	.word	0x20000d18

080046cc <LPUART1_IRQHandler>:
void LPUART1_IRQHandler(void)
{
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80046cc:	4801      	ldr	r0, [pc, #4]	; (80046d4 <LPUART1_IRQHandler+0x8>)
 80046ce:	f004 ba2b 	b.w	8008b28 <HAL_UART_IRQHandler>
 80046d2:	bf00      	nop
 80046d4:	20001828 	.word	0x20001828

080046d8 <DMA1_Channel8_IRQHandler>:
void DMA1_Channel8_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel8_IRQn 0 */

  /* USER CODE END DMA1_Channel8_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80046d8:	4801      	ldr	r0, [pc, #4]	; (80046e0 <DMA1_Channel8_IRQHandler+0x8>)
 80046da:	f001 bc5f 	b.w	8005f9c <HAL_DMA_IRQHandler>
 80046de:	bf00      	nop
 80046e0:	20001768 	.word	0x20001768

080046e4 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80046e4:	2001      	movs	r0, #1
 80046e6:	4770      	bx	lr

080046e8 <_kill>:

int _kill(int pid, int sig)
{
 80046e8:	b508      	push	{r3, lr}
	errno = EINVAL;
 80046ea:	f006 fa8f 	bl	800ac0c <__errno>
 80046ee:	2316      	movs	r3, #22
 80046f0:	6003      	str	r3, [r0, #0]
	return -1;
}
 80046f2:	f04f 30ff 	mov.w	r0, #4294967295
 80046f6:	bd08      	pop	{r3, pc}

080046f8 <_exit>:

void _exit (int status)
{
 80046f8:	b508      	push	{r3, lr}
	errno = EINVAL;
 80046fa:	f006 fa87 	bl	800ac0c <__errno>
 80046fe:	2316      	movs	r3, #22
 8004700:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8004702:	e7fe      	b.n	8004702 <_exit+0xa>

08004704 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004704:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004706:	1e16      	subs	r6, r2, #0
 8004708:	dd07      	ble.n	800471a <_read+0x16>
 800470a:	460c      	mov	r4, r1
 800470c:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 800470e:	f3af 8000 	nop.w
 8004712:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004716:	42a5      	cmp	r5, r4
 8004718:	d1f9      	bne.n	800470e <_read+0xa>
	}

return len;
}
 800471a:	4630      	mov	r0, r6
 800471c:	bd70      	pop	{r4, r5, r6, pc}
 800471e:	bf00      	nop

08004720 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004720:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004722:	1e16      	subs	r6, r2, #0
 8004724:	dd07      	ble.n	8004736 <_write+0x16>
 8004726:	460c      	mov	r4, r1
 8004728:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 800472a:	f814 0b01 	ldrb.w	r0, [r4], #1
 800472e:	f7fe fa2b 	bl	8002b88 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004732:	42ac      	cmp	r4, r5
 8004734:	d1f9      	bne.n	800472a <_write+0xa>
	}
	return len;
}
 8004736:	4630      	mov	r0, r6
 8004738:	bd70      	pop	{r4, r5, r6, pc}
 800473a:	bf00      	nop

0800473c <_close>:

int _close(int file)
{
	return -1;
}
 800473c:	f04f 30ff 	mov.w	r0, #4294967295
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop

08004744 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8004744:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004748:	604b      	str	r3, [r1, #4]
	return 0;
}
 800474a:	2000      	movs	r0, #0
 800474c:	4770      	bx	lr
 800474e:	bf00      	nop

08004750 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8004750:	2001      	movs	r0, #1
 8004752:	4770      	bx	lr

08004754 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8004754:	2000      	movs	r0, #0
 8004756:	4770      	bx	lr

08004758 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004758:	4b05      	ldr	r3, [pc, #20]	; (8004770 <SystemInit+0x18>)
 800475a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800475e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004762:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8004766:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800476a:	6099      	str	r1, [r3, #8]
#endif
}
 800476c:	4770      	bx	lr
 800476e:	bf00      	nop
 8004770:	e000ed00 	.word	0xe000ed00
 8004774:	00000000 	.word	0x00000000

08004778 <MX_TIM5_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim7;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8004778:	b510      	push	{r4, lr}
  TIM_OC_InitTypeDef sConfigOC = {0};

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800477a:	4c33      	ldr	r4, [pc, #204]	; (8004848 <MX_TIM5_Init+0xd0>)
 800477c:	4a33      	ldr	r2, [pc, #204]	; (800484c <MX_TIM5_Init+0xd4>)
 800477e:	6022      	str	r2, [r4, #0]
{
 8004780:	b092      	sub	sp, #72	; 0x48
  htim5.Init.Prescaler = 170;
 8004782:	22aa      	movs	r2, #170	; 0xaa
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004784:	2300      	movs	r3, #0
  htim5.Init.Prescaler = 170;
 8004786:	6062      	str	r2, [r4, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim5.Init.Period = 500;
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8004788:	4620      	mov	r0, r4
  htim5.Init.Period = 500;
 800478a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800478e:	e9cd 3301 	strd	r3, r3, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004792:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 8004796:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800479a:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
  htim5.Init.Period = 500;
 800479e:	e9c4 3202 	strd	r3, r2, [r4, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80047a2:	9303      	str	r3, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80047a4:	9310      	str	r3, [sp, #64]	; 0x40
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80047a6:	6123      	str	r3, [r4, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80047a8:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80047aa:	f003 fbe1 	bl	8007f70 <HAL_TIM_PWM_Init>
 80047ae:	bb00      	cbnz	r0, 80047f2 <MX_TIM5_Init+0x7a>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047b0:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80047b2:	4825      	ldr	r0, [pc, #148]	; (8004848 <MX_TIM5_Init+0xd0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047b4:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80047b6:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047b8:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80047ba:	f003 ff83 	bl	80086c4 <HAL_TIMEx_MasterConfigSynchronization>
 80047be:	b9f0      	cbnz	r0, 80047fe <MX_TIM5_Init+0x86>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80047c0:	ed9f 7b1d 	vldr	d7, [pc, #116]	; 8004838 <MX_TIM5_Init+0xc0>
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80047c4:	2300      	movs	r3, #0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80047c6:	4820      	ldr	r0, [pc, #128]	; (8004848 <MX_TIM5_Init+0xd0>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80047c8:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80047ca:	2204      	movs	r2, #4
 80047cc:	a90a      	add	r1, sp, #40	; 0x28
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80047ce:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80047d2:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80047d4:	f003 fe6c 	bl	80084b0 <HAL_TIM_PWM_ConfigChannel>
 80047d8:	b970      	cbnz	r0, 80047f8 <MX_TIM5_Init+0x80>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM5)
 80047da:	4a1c      	ldr	r2, [pc, #112]	; (800484c <MX_TIM5_Init+0xd4>)
 80047dc:	6821      	ldr	r1, [r4, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047de:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM5)
 80047e0:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047e2:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80047e6:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80047ea:	9308      	str	r3, [sp, #32]
  if(timHandle->Instance==TIM5)
 80047ec:	d00a      	beq.n	8004804 <MX_TIM5_Init+0x8c>
}
 80047ee:	b012      	add	sp, #72	; 0x48
 80047f0:	bd10      	pop	{r4, pc}
    Error_Handler();
 80047f2:	f7ff fb79 	bl	8003ee8 <Error_Handler>
 80047f6:	e7db      	b.n	80047b0 <MX_TIM5_Init+0x38>
    Error_Handler();
 80047f8:	f7ff fb76 	bl	8003ee8 <Error_Handler>
 80047fc:	e7ed      	b.n	80047da <MX_TIM5_Init+0x62>
    Error_Handler();
 80047fe:	f7ff fb73 	bl	8003ee8 <Error_Handler>
 8004802:	e7dd      	b.n	80047c0 <MX_TIM5_Init+0x48>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004804:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004808:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    /**TIM5 GPIO Configuration
    PC12     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = TIM5_CH2_Buzzer_Pin;
 800480c:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8004840 <MX_TIM5_Init+0xc8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004810:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
    HAL_GPIO_Init(TIM5_CH2_Buzzer_GPIO_Port, &GPIO_InitStruct);
 8004812:	480f      	ldr	r0, [pc, #60]	; (8004850 <MX_TIM5_Init+0xd8>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004814:	f042 0204 	orr.w	r2, r2, #4
 8004818:	64da      	str	r2, [r3, #76]	; 0x4c
 800481a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800481c:	f003 0304 	and.w	r3, r3, #4
 8004820:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(TIM5_CH2_Buzzer_GPIO_Port, &GPIO_InitStruct);
 8004822:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 8004824:	2301      	movs	r3, #1
    GPIO_InitStruct.Pin = TIM5_CH2_Buzzer_Pin;
 8004826:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800482a:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 800482c:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(TIM5_CH2_Buzzer_GPIO_Port, &GPIO_InitStruct);
 800482e:	f002 f807 	bl	8006840 <HAL_GPIO_Init>
}
 8004832:	b012      	add	sp, #72	; 0x48
 8004834:	bd10      	pop	{r4, pc}
 8004836:	bf00      	nop
 8004838:	00000060 	.word	0x00000060
 800483c:	00000000 	.word	0x00000000
 8004840:	00001000 	.word	0x00001000
 8004844:	00000002 	.word	0x00000002
 8004848:	20001610 	.word	0x20001610
 800484c:	40000c00 	.word	0x40000c00
 8004850:	48000800 	.word	0x48000800

08004854 <MX_TIM7_Init>:
{
 8004854:	b500      	push	{lr}
  htim7.Instance = TIM7;
 8004856:	4812      	ldr	r0, [pc, #72]	; (80048a0 <MX_TIM7_Init+0x4c>)
 8004858:	4912      	ldr	r1, [pc, #72]	; (80048a4 <MX_TIM7_Init+0x50>)
{
 800485a:	b085      	sub	sp, #20
  htim7.Init.Prescaler = 170;
 800485c:	22aa      	movs	r2, #170	; 0xaa
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800485e:	2300      	movs	r3, #0
  htim7.Init.Prescaler = 170;
 8004860:	e9c0 1200 	strd	r1, r2, [r0]
  htim7.Init.Period = 2000;
 8004864:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004868:	e9cd 3301 	strd	r3, r3, [sp, #4]
  htim7.Init.Period = 2000;
 800486c:	e9c0 3202 	strd	r3, r2, [r0, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004870:	9303      	str	r3, [sp, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004872:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004874:	f003 faa0 	bl	8007db8 <HAL_TIM_Base_Init>
 8004878:	b950      	cbnz	r0, 8004890 <MX_TIM7_Init+0x3c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800487a:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800487c:	4808      	ldr	r0, [pc, #32]	; (80048a0 <MX_TIM7_Init+0x4c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800487e:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004880:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004882:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004884:	f003 ff1e 	bl	80086c4 <HAL_TIMEx_MasterConfigSynchronization>
 8004888:	b928      	cbnz	r0, 8004896 <MX_TIM7_Init+0x42>
}
 800488a:	b005      	add	sp, #20
 800488c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8004890:	f7ff fb2a 	bl	8003ee8 <Error_Handler>
 8004894:	e7f1      	b.n	800487a <MX_TIM7_Init+0x26>
    Error_Handler();
 8004896:	f7ff fb27 	bl	8003ee8 <Error_Handler>
}
 800489a:	b005      	add	sp, #20
 800489c:	f85d fb04 	ldr.w	pc, [sp], #4
 80048a0:	2000165c 	.word	0x2000165c
 80048a4:	40001400 	.word	0x40001400

080048a8 <HAL_TIM_PWM_MspInit>:
  if(tim_pwmHandle->Instance==TIM5)
 80048a8:	4b09      	ldr	r3, [pc, #36]	; (80048d0 <HAL_TIM_PWM_MspInit+0x28>)
 80048aa:	6802      	ldr	r2, [r0, #0]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d000      	beq.n	80048b2 <HAL_TIM_PWM_MspInit+0xa>
 80048b0:	4770      	bx	lr
    __HAL_RCC_TIM5_CLK_ENABLE();
 80048b2:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
{
 80048b6:	b082      	sub	sp, #8
    __HAL_RCC_TIM5_CLK_ENABLE();
 80048b8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80048ba:	f042 0208 	orr.w	r2, r2, #8
 80048be:	659a      	str	r2, [r3, #88]	; 0x58
 80048c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048c2:	f003 0308 	and.w	r3, r3, #8
 80048c6:	9301      	str	r3, [sp, #4]
 80048c8:	9b01      	ldr	r3, [sp, #4]
}
 80048ca:	b002      	add	sp, #8
 80048cc:	4770      	bx	lr
 80048ce:	bf00      	nop
 80048d0:	40000c00 	.word	0x40000c00

080048d4 <HAL_TIM_Base_MspInit>:
  if(tim_baseHandle->Instance==TIM7)
 80048d4:	4b0e      	ldr	r3, [pc, #56]	; (8004910 <HAL_TIM_Base_MspInit+0x3c>)
 80048d6:	6802      	ldr	r2, [r0, #0]
 80048d8:	429a      	cmp	r2, r3
 80048da:	d000      	beq.n	80048de <HAL_TIM_Base_MspInit+0xa>
 80048dc:	4770      	bx	lr
    __HAL_RCC_TIM7_CLK_ENABLE();
 80048de:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
{
 80048e2:	b500      	push	{lr}
    __HAL_RCC_TIM7_CLK_ENABLE();
 80048e4:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80048e6:	f041 0120 	orr.w	r1, r1, #32
 80048ea:	6599      	str	r1, [r3, #88]	; 0x58
 80048ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
{
 80048ee:	b083      	sub	sp, #12
    __HAL_RCC_TIM7_CLK_ENABLE();
 80048f0:	f003 0320 	and.w	r3, r3, #32
 80048f4:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 8, 0);
 80048f6:	2037      	movs	r0, #55	; 0x37
 80048f8:	2200      	movs	r2, #0
 80048fa:	2108      	movs	r1, #8
    __HAL_RCC_TIM7_CLK_ENABLE();
 80048fc:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 8, 0);
 80048fe:	f001 f97f 	bl	8005c00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8004902:	2037      	movs	r0, #55	; 0x37
}
 8004904:	b003      	add	sp, #12
 8004906:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 800490a:	f001 b9b7 	b.w	8005c7c <HAL_NVIC_EnableIRQ>
 800490e:	bf00      	nop
 8004910:	40001400 	.word	0x40001400
 8004914:	00000000 	.word	0x00000000

08004918 <MX_LPUART1_UART_Init>:
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
  hlpuart1.Init.Parity = UART_PARITY_NONE;
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004918:	ed9f 7b21 	vldr	d7, [pc, #132]	; 80049a0 <MX_LPUART1_UART_Init+0x88>
  hlpuart1.Instance = LPUART1;
 800491c:	4822      	ldr	r0, [pc, #136]	; (80049a8 <MX_LPUART1_UART_Init+0x90>)
 800491e:	4923      	ldr	r1, [pc, #140]	; (80049ac <MX_LPUART1_UART_Init+0x94>)
  hlpuart1.Init.BaudRate = 2000000;
 8004920:	4a23      	ldr	r2, [pc, #140]	; (80049b0 <MX_LPUART1_UART_Init+0x98>)
{
 8004922:	b510      	push	{r4, lr}
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004924:	2300      	movs	r3, #0
  hlpuart1.Init.BaudRate = 2000000;
 8004926:	e9c0 1200 	strd	r1, r2, [r0]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800492a:	240c      	movs	r4, #12
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 800492c:	2120      	movs	r1, #32
  hlpuart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 800492e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004932:	ed80 7b08 	vstr	d7, [r0, #32]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8004936:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800493a:	e9c0 3404 	strd	r3, r4, [r0, #16]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800493e:	6183      	str	r3, [r0, #24]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8004940:	6281      	str	r1, [r0, #40]	; 0x28
  hlpuart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8004942:	6402      	str	r2, [r0, #64]	; 0x40
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8004944:	f005 f84a 	bl	80099dc <HAL_UART_Init>
 8004948:	b970      	cbnz	r0, 8004968 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800494a:	4817      	ldr	r0, [pc, #92]	; (80049a8 <MX_LPUART1_UART_Init+0x90>)
 800494c:	2100      	movs	r1, #0
 800494e:	f005 f953 	bl	8009bf8 <HAL_UARTEx_SetTxFifoThreshold>
 8004952:	b988      	cbnz	r0, 8004978 <MX_LPUART1_UART_Init+0x60>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004954:	4814      	ldr	r0, [pc, #80]	; (80049a8 <MX_LPUART1_UART_Init+0x90>)
 8004956:	2100      	movs	r1, #0
 8004958:	f005 f990 	bl	8009c7c <HAL_UARTEx_SetRxFifoThreshold>
 800495c:	b9a0      	cbnz	r0, 8004988 <MX_LPUART1_UART_Init+0x70>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800495e:	4812      	ldr	r0, [pc, #72]	; (80049a8 <MX_LPUART1_UART_Init+0x90>)
 8004960:	f005 f92c 	bl	8009bbc <HAL_UARTEx_DisableFifoMode>
 8004964:	b9b8      	cbnz	r0, 8004996 <MX_LPUART1_UART_Init+0x7e>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8004966:	bd10      	pop	{r4, pc}
    Error_Handler();
 8004968:	f7ff fabe 	bl	8003ee8 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800496c:	480e      	ldr	r0, [pc, #56]	; (80049a8 <MX_LPUART1_UART_Init+0x90>)
 800496e:	2100      	movs	r1, #0
 8004970:	f005 f942 	bl	8009bf8 <HAL_UARTEx_SetTxFifoThreshold>
 8004974:	2800      	cmp	r0, #0
 8004976:	d0ed      	beq.n	8004954 <MX_LPUART1_UART_Init+0x3c>
    Error_Handler();
 8004978:	f7ff fab6 	bl	8003ee8 <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800497c:	480a      	ldr	r0, [pc, #40]	; (80049a8 <MX_LPUART1_UART_Init+0x90>)
 800497e:	2100      	movs	r1, #0
 8004980:	f005 f97c 	bl	8009c7c <HAL_UARTEx_SetRxFifoThreshold>
 8004984:	2800      	cmp	r0, #0
 8004986:	d0ea      	beq.n	800495e <MX_LPUART1_UART_Init+0x46>
    Error_Handler();
 8004988:	f7ff faae 	bl	8003ee8 <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800498c:	4806      	ldr	r0, [pc, #24]	; (80049a8 <MX_LPUART1_UART_Init+0x90>)
 800498e:	f005 f915 	bl	8009bbc <HAL_UARTEx_DisableFifoMode>
 8004992:	2800      	cmp	r0, #0
 8004994:	d0e7      	beq.n	8004966 <MX_LPUART1_UART_Init+0x4e>
}
 8004996:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800499a:	f7ff baa5 	b.w	8003ee8 <Error_Handler>
 800499e:	bf00      	nop
	...
 80049a8:	20001828 	.word	0x20001828
 80049ac:	40008000 	.word	0x40008000
 80049b0:	001e8480 	.word	0x001e8480

080049b4 <MX_USART2_UART_Init>:
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80049b4:	4821      	ldr	r0, [pc, #132]	; (8004a3c <MX_USART2_UART_Init+0x88>)
 80049b6:	4922      	ldr	r1, [pc, #136]	; (8004a40 <MX_USART2_UART_Init+0x8c>)
  huart2.Init.BaudRate = 921600;
 80049b8:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
{
 80049bc:	b510      	push	{r4, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80049be:	2300      	movs	r3, #0
  huart2.Init.BaudRate = 921600;
 80049c0:	e9c0 1200 	strd	r1, r2, [r0]
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80049c4:	240c      	movs	r4, #12
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 80049c6:	2108      	movs	r1, #8
  huart2.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 80049c8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  huart2.Init.StopBits = UART_STOPBITS_1;
 80049cc:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80049d0:	e9c0 3404 	strd	r3, r4, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80049d4:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80049d8:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 80049dc:	6281      	str	r1, [r0, #40]	; 0x28
  huart2.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 80049de:	6382      	str	r2, [r0, #56]	; 0x38
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80049e0:	f004 fffc 	bl	80099dc <HAL_UART_Init>
 80049e4:	b970      	cbnz	r0, 8004a04 <MX_USART2_UART_Init+0x50>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80049e6:	4815      	ldr	r0, [pc, #84]	; (8004a3c <MX_USART2_UART_Init+0x88>)
 80049e8:	2100      	movs	r1, #0
 80049ea:	f005 f905 	bl	8009bf8 <HAL_UARTEx_SetTxFifoThreshold>
 80049ee:	b988      	cbnz	r0, 8004a14 <MX_USART2_UART_Init+0x60>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80049f0:	4812      	ldr	r0, [pc, #72]	; (8004a3c <MX_USART2_UART_Init+0x88>)
 80049f2:	2100      	movs	r1, #0
 80049f4:	f005 f942 	bl	8009c7c <HAL_UARTEx_SetRxFifoThreshold>
 80049f8:	b9a0      	cbnz	r0, 8004a24 <MX_USART2_UART_Init+0x70>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80049fa:	4810      	ldr	r0, [pc, #64]	; (8004a3c <MX_USART2_UART_Init+0x88>)
 80049fc:	f005 f8de 	bl	8009bbc <HAL_UARTEx_DisableFifoMode>
 8004a00:	b9b8      	cbnz	r0, 8004a32 <MX_USART2_UART_Init+0x7e>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004a02:	bd10      	pop	{r4, pc}
    Error_Handler();
 8004a04:	f7ff fa70 	bl	8003ee8 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004a08:	480c      	ldr	r0, [pc, #48]	; (8004a3c <MX_USART2_UART_Init+0x88>)
 8004a0a:	2100      	movs	r1, #0
 8004a0c:	f005 f8f4 	bl	8009bf8 <HAL_UARTEx_SetTxFifoThreshold>
 8004a10:	2800      	cmp	r0, #0
 8004a12:	d0ed      	beq.n	80049f0 <MX_USART2_UART_Init+0x3c>
    Error_Handler();
 8004a14:	f7ff fa68 	bl	8003ee8 <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004a18:	4808      	ldr	r0, [pc, #32]	; (8004a3c <MX_USART2_UART_Init+0x88>)
 8004a1a:	2100      	movs	r1, #0
 8004a1c:	f005 f92e 	bl	8009c7c <HAL_UARTEx_SetRxFifoThreshold>
 8004a20:	2800      	cmp	r0, #0
 8004a22:	d0ea      	beq.n	80049fa <MX_USART2_UART_Init+0x46>
    Error_Handler();
 8004a24:	f7ff fa60 	bl	8003ee8 <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004a28:	4804      	ldr	r0, [pc, #16]	; (8004a3c <MX_USART2_UART_Init+0x88>)
 8004a2a:	f005 f8c7 	bl	8009bbc <HAL_UARTEx_DisableFifoMode>
 8004a2e:	2800      	cmp	r0, #0
 8004a30:	d0e7      	beq.n	8004a02 <MX_USART2_UART_Init+0x4e>
}
 8004a32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8004a36:	f7ff ba57 	b.w	8003ee8 <Error_Handler>
 8004a3a:	bf00      	nop
 8004a3c:	200018b8 	.word	0x200018b8
 8004a40:	40004400 	.word	0x40004400

08004a44 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004a44:	b510      	push	{r4, lr}
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004a46:	481f      	ldr	r0, [pc, #124]	; (8004ac4 <MX_USART3_UART_Init+0x80>)
 8004a48:	4c1f      	ldr	r4, [pc, #124]	; (8004ac8 <MX_USART3_UART_Init+0x84>)
  huart3.Init.BaudRate = 115200;
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004a4a:	2300      	movs	r3, #0
  huart3.Init.BaudRate = 115200;
 8004a4c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004a50:	220c      	movs	r2, #12
  huart3.Init.BaudRate = 115200;
 8004a52:	e9c0 4100 	strd	r4, r1, [r0]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004a56:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004a5a:	e9c0 3204 	strd	r3, r2, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a5e:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004a62:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004a66:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004a68:	f004 ffb8 	bl	80099dc <HAL_UART_Init>
 8004a6c:	b970      	cbnz	r0, 8004a8c <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004a6e:	4815      	ldr	r0, [pc, #84]	; (8004ac4 <MX_USART3_UART_Init+0x80>)
 8004a70:	2100      	movs	r1, #0
 8004a72:	f005 f8c1 	bl	8009bf8 <HAL_UARTEx_SetTxFifoThreshold>
 8004a76:	b988      	cbnz	r0, 8004a9c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004a78:	4812      	ldr	r0, [pc, #72]	; (8004ac4 <MX_USART3_UART_Init+0x80>)
 8004a7a:	2100      	movs	r1, #0
 8004a7c:	f005 f8fe 	bl	8009c7c <HAL_UARTEx_SetRxFifoThreshold>
 8004a80:	b9a0      	cbnz	r0, 8004aac <MX_USART3_UART_Init+0x68>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8004a82:	4810      	ldr	r0, [pc, #64]	; (8004ac4 <MX_USART3_UART_Init+0x80>)
 8004a84:	f005 f89a 	bl	8009bbc <HAL_UARTEx_DisableFifoMode>
 8004a88:	b9b8      	cbnz	r0, 8004aba <MX_USART3_UART_Init+0x76>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004a8a:	bd10      	pop	{r4, pc}
    Error_Handler();
 8004a8c:	f7ff fa2c 	bl	8003ee8 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004a90:	480c      	ldr	r0, [pc, #48]	; (8004ac4 <MX_USART3_UART_Init+0x80>)
 8004a92:	2100      	movs	r1, #0
 8004a94:	f005 f8b0 	bl	8009bf8 <HAL_UARTEx_SetTxFifoThreshold>
 8004a98:	2800      	cmp	r0, #0
 8004a9a:	d0ed      	beq.n	8004a78 <MX_USART3_UART_Init+0x34>
    Error_Handler();
 8004a9c:	f7ff fa24 	bl	8003ee8 <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004aa0:	4808      	ldr	r0, [pc, #32]	; (8004ac4 <MX_USART3_UART_Init+0x80>)
 8004aa2:	2100      	movs	r1, #0
 8004aa4:	f005 f8ea 	bl	8009c7c <HAL_UARTEx_SetRxFifoThreshold>
 8004aa8:	2800      	cmp	r0, #0
 8004aaa:	d0ea      	beq.n	8004a82 <MX_USART3_UART_Init+0x3e>
    Error_Handler();
 8004aac:	f7ff fa1c 	bl	8003ee8 <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8004ab0:	4804      	ldr	r0, [pc, #16]	; (8004ac4 <MX_USART3_UART_Init+0x80>)
 8004ab2:	f005 f883 	bl	8009bbc <HAL_UARTEx_DisableFifoMode>
 8004ab6:	2800      	cmp	r0, #0
 8004ab8:	d0e7      	beq.n	8004a8a <MX_USART3_UART_Init+0x46>
}
 8004aba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8004abe:	f7ff ba13 	b.w	8003ee8 <Error_Handler>
 8004ac2:	bf00      	nop
 8004ac4:	20001948 	.word	0x20001948
 8004ac8:	40004800 	.word	0x40004800

08004acc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004acc:	b570      	push	{r4, r5, r6, lr}
 8004ace:	4604      	mov	r4, r0
 8004ad0:	b0a0      	sub	sp, #128	; 0x80

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ad2:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004ad4:	2254      	movs	r2, #84	; 0x54
 8004ad6:	a80b      	add	r0, sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ad8:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8004adc:	e9cd 1108 	strd	r1, r1, [sp, #32]
 8004ae0:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004ae2:	f006 f841 	bl	800ab68 <memset>
  if(uartHandle->Instance==LPUART1)
 8004ae6:	6823      	ldr	r3, [r4, #0]
 8004ae8:	4a93      	ldr	r2, [pc, #588]	; (8004d38 <HAL_UART_MspInit+0x26c>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d008      	beq.n	8004b00 <HAL_UART_MspInit+0x34>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 8004aee:	4a93      	ldr	r2, [pc, #588]	; (8004d3c <HAL_UART_MspInit+0x270>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d067      	beq.n	8004bc4 <HAL_UART_MspInit+0xf8>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 8004af4:	4a92      	ldr	r2, [pc, #584]	; (8004d40 <HAL_UART_MspInit+0x274>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	f000 80ba 	beq.w	8004c70 <HAL_UART_MspInit+0x1a4>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004afc:	b020      	add	sp, #128	; 0x80
 8004afe:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8004b00:	2320      	movs	r3, #32
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b02:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8004b04:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b06:	f002 fbd5 	bl	80072b4 <HAL_RCCEx_PeriphCLKConfig>
 8004b0a:	2800      	cmp	r0, #0
 8004b0c:	f040 8104 	bne.w	8004d18 <HAL_UART_MspInit+0x24c>
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8004b10:	4b8c      	ldr	r3, [pc, #560]	; (8004d44 <HAL_UART_MspInit+0x278>)
    hdma_lpuart1_rx.Instance = DMA1_Channel6;
 8004b12:	4e8d      	ldr	r6, [pc, #564]	; (8004d48 <HAL_UART_MspInit+0x27c>)
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8004b14:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004b16:	f042 0201 	orr.w	r2, r2, #1
 8004b1a:	65da      	str	r2, [r3, #92]	; 0x5c
 8004b1c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004b1e:	f002 0201 	and.w	r2, r2, #1
 8004b22:	9200      	str	r2, [sp, #0]
 8004b24:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004b28:	f042 0201 	orr.w	r2, r2, #1
 8004b2c:	64da      	str	r2, [r3, #76]	; 0x4c
 8004b2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b30:	f003 0301 	and.w	r3, r3, #1
 8004b34:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004b36:	220c      	movs	r2, #12
 8004b38:	2302      	movs	r3, #2
 8004b3a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004b3e:	2201      	movs	r2, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b40:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004b42:	2300      	movs	r3, #0
 8004b44:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b48:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8004b4a:	230c      	movs	r3, #12
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8004b50:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b52:	f001 fe75 	bl	8006840 <HAL_GPIO_Init>
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8004b56:	497d      	ldr	r1, [pc, #500]	; (8004d4c <HAL_UART_MspInit+0x280>)
 8004b58:	2222      	movs	r2, #34	; 0x22
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004b5a:	2300      	movs	r3, #0
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8004b5c:	e9c6 1200 	strd	r1, r2, [r6]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8004b60:	4630      	mov	r0, r6
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004b62:	2180      	movs	r1, #128	; 0x80
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 8004b64:	2220      	movs	r2, #32
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b66:	e9c6 3302 	strd	r3, r3, [r6, #8]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b6a:	e9c6 1304 	strd	r1, r3, [r6, #16]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 8004b6e:	e9c6 3206 	strd	r3, r2, [r6, #24]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004b72:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8004b74:	f001 f8aa 	bl	8005ccc <HAL_DMA_Init>
 8004b78:	2800      	cmp	r0, #0
 8004b7a:	f040 80ca 	bne.w	8004d12 <HAL_UART_MspInit+0x246>
    hdma_lpuart1_tx.Instance = DMA1_Channel7;
 8004b7e:	4d74      	ldr	r5, [pc, #464]	; (8004d50 <HAL_UART_MspInit+0x284>)
 8004b80:	4974      	ldr	r1, [pc, #464]	; (8004d54 <HAL_UART_MspInit+0x288>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8004b82:	67e6      	str	r6, [r4, #124]	; 0x7c
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8004b84:	2223      	movs	r2, #35	; 0x23
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b86:	2300      	movs	r3, #0
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8004b88:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8004b8c:	4628      	mov	r0, r5
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004b8e:	2110      	movs	r1, #16
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004b90:	2280      	movs	r2, #128	; 0x80
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b92:	e9c5 1302 	strd	r1, r3, [r5, #8]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b96:	e9c5 3305 	strd	r3, r3, [r5, #20]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004b9a:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8004b9e:	62b4      	str	r4, [r6, #40]	; 0x28
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004ba0:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8004ba2:	f001 f893 	bl	8005ccc <HAL_DMA_Init>
 8004ba6:	2800      	cmp	r0, #0
 8004ba8:	f040 80b0 	bne.w	8004d0c <HAL_UART_MspInit+0x240>
    HAL_NVIC_SetPriority(LPUART1_IRQn, 13, 0);
 8004bac:	2200      	movs	r2, #0
 8004bae:	210d      	movs	r1, #13
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8004bb0:	67a5      	str	r5, [r4, #120]	; 0x78
    HAL_NVIC_SetPriority(LPUART1_IRQn, 13, 0);
 8004bb2:	205b      	movs	r0, #91	; 0x5b
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8004bb4:	62ac      	str	r4, [r5, #40]	; 0x28
    HAL_NVIC_SetPriority(LPUART1_IRQn, 13, 0);
 8004bb6:	f001 f823 	bl	8005c00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8004bba:	205b      	movs	r0, #91	; 0x5b
 8004bbc:	f001 f85e 	bl	8005c7c <HAL_NVIC_EnableIRQ>
}
 8004bc0:	b020      	add	sp, #128	; 0x80
 8004bc2:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004bc4:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004bc6:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004bc8:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004bca:	f002 fb73 	bl	80072b4 <HAL_RCCEx_PeriphCLKConfig>
 8004bce:	2800      	cmp	r0, #0
 8004bd0:	f040 80a5 	bne.w	8004d1e <HAL_UART_MspInit+0x252>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004bd4:	4b5b      	ldr	r3, [pc, #364]	; (8004d44 <HAL_UART_MspInit+0x278>)
    HAL_GPIO_Init(UART2_TX_ETH_GPIO_Port, &GPIO_InitStruct);
 8004bd6:	4860      	ldr	r0, [pc, #384]	; (8004d58 <HAL_UART_MspInit+0x28c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8004bd8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    hdma_usart2_tx.Instance = DMA1_Channel8;
 8004bda:	4d60      	ldr	r5, [pc, #384]	; (8004d5c <HAL_UART_MspInit+0x290>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8004bdc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004be0:	659a      	str	r2, [r3, #88]	; 0x58
 8004be2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004be4:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004be8:	9202      	str	r2, [sp, #8]
 8004bea:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004bee:	f042 0202 	orr.w	r2, r2, #2
 8004bf2:	64da      	str	r2, [r3, #76]	; 0x4c
 8004bf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bf6:	f003 0302 	and.w	r3, r3, #2
 8004bfa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = UART2_TX_ETH_Pin;
 8004bfc:	2208      	movs	r2, #8
 8004bfe:	2302      	movs	r3, #2
 8004c00:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004c04:	2607      	movs	r6, #7
    GPIO_InitStruct.Pin = UART2_TX_ETH_Pin;
 8004c06:	2200      	movs	r2, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c08:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004c0a:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = UART2_TX_ETH_Pin;
 8004c0c:	2300      	movs	r3, #0
    HAL_GPIO_Init(UART2_TX_ETH_GPIO_Port, &GPIO_InitStruct);
 8004c0e:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = UART2_TX_ETH_Pin;
 8004c10:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(UART2_TX_ETH_GPIO_Port, &GPIO_InitStruct);
 8004c14:	f001 fe14 	bl	8006840 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART2_RX_ETH_Pin;
 8004c18:	2210      	movs	r2, #16
 8004c1a:	2302      	movs	r3, #2
 8004c1c:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(UART2_RX_ETH_GPIO_Port, &GPIO_InitStruct);
 8004c20:	484d      	ldr	r0, [pc, #308]	; (8004d58 <HAL_UART_MspInit+0x28c>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004c22:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = UART2_RX_ETH_Pin;
 8004c24:	2201      	movs	r2, #1
 8004c26:	2300      	movs	r3, #0
    HAL_GPIO_Init(UART2_RX_ETH_GPIO_Port, &GPIO_InitStruct);
 8004c28:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = UART2_RX_ETH_Pin;
 8004c2a:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(UART2_RX_ETH_GPIO_Port, &GPIO_InitStruct);
 8004c2e:	f001 fe07 	bl	8006840 <HAL_GPIO_Init>
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004c32:	494b      	ldr	r1, [pc, #300]	; (8004d60 <HAL_UART_MspInit+0x294>)
 8004c34:	221b      	movs	r2, #27
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c36:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004c38:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004c3c:	4628      	mov	r0, r5
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004c3e:	2110      	movs	r1, #16
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004c40:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c42:	e9c5 1302 	strd	r1, r3, [r5, #8]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c46:	e9c5 3305 	strd	r3, r3, [r5, #20]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004c4a:	e9c5 3307 	strd	r3, r3, [r5, #28]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004c4e:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004c50:	f001 f83c 	bl	8005ccc <HAL_DMA_Init>
 8004c54:	2800      	cmp	r0, #0
 8004c56:	d165      	bne.n	8004d24 <HAL_UART_MspInit+0x258>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004c58:	2200      	movs	r2, #0
 8004c5a:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8004c5c:	67a5      	str	r5, [r4, #120]	; 0x78
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004c5e:	2026      	movs	r0, #38	; 0x26
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8004c60:	62ac      	str	r4, [r5, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004c62:	f000 ffcd 	bl	8005c00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004c66:	2026      	movs	r0, #38	; 0x26
 8004c68:	f001 f808 	bl	8005c7c <HAL_NVIC_EnableIRQ>
}
 8004c6c:	b020      	add	sp, #128	; 0x80
 8004c6e:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004c70:	2304      	movs	r3, #4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004c72:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004c74:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004c76:	f002 fb1d 	bl	80072b4 <HAL_RCCEx_PeriphCLKConfig>
 8004c7a:	2800      	cmp	r0, #0
 8004c7c:	d158      	bne.n	8004d30 <HAL_UART_MspInit+0x264>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004c7e:	4b31      	ldr	r3, [pc, #196]	; (8004d44 <HAL_UART_MspInit+0x278>)
    HAL_GPIO_Init(UART3_TX_SBC_GPIO_Port, &GPIO_InitStruct);
 8004c80:	4838      	ldr	r0, [pc, #224]	; (8004d64 <HAL_UART_MspInit+0x298>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8004c82:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    hdma_usart3_rx.Instance = DMA1_Channel2;
 8004c84:	4d38      	ldr	r5, [pc, #224]	; (8004d68 <HAL_UART_MspInit+0x29c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8004c86:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004c8a:	659a      	str	r2, [r3, #88]	; 0x58
 8004c8c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004c8e:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8004c92:	9204      	str	r2, [sp, #16]
 8004c94:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c96:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004c98:	f042 0204 	orr.w	r2, r2, #4
 8004c9c:	64da      	str	r2, [r3, #76]	; 0x4c
 8004c9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ca0:	f003 0304 	and.w	r3, r3, #4
 8004ca4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = UART3_TX_SBC_Pin;
 8004ca6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004caa:	2302      	movs	r3, #2
 8004cac:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004cb0:	2607      	movs	r6, #7
    GPIO_InitStruct.Pin = UART3_TX_SBC_Pin;
 8004cb2:	2200      	movs	r2, #0
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004cb4:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004cb6:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = UART3_TX_SBC_Pin;
 8004cb8:	2300      	movs	r3, #0
    HAL_GPIO_Init(UART3_TX_SBC_GPIO_Port, &GPIO_InitStruct);
 8004cba:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = UART3_TX_SBC_Pin;
 8004cbc:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(UART3_TX_SBC_GPIO_Port, &GPIO_InitStruct);
 8004cc0:	f001 fdbe 	bl	8006840 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART3_RX_SBC_Pin;
 8004cc4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004cc8:	2302      	movs	r3, #2
 8004cca:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(UART3_RX_SBC_GPIO_Port, &GPIO_InitStruct);
 8004cce:	4825      	ldr	r0, [pc, #148]	; (8004d64 <HAL_UART_MspInit+0x298>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004cd0:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = UART3_RX_SBC_Pin;
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	2300      	movs	r3, #0
    HAL_GPIO_Init(UART3_RX_SBC_GPIO_Port, &GPIO_InitStruct);
 8004cd6:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = UART3_RX_SBC_Pin;
 8004cd8:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(UART3_RX_SBC_GPIO_Port, &GPIO_InitStruct);
 8004cdc:	f001 fdb0 	bl	8006840 <HAL_GPIO_Init>
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8004ce0:	4922      	ldr	r1, [pc, #136]	; (8004d6c <HAL_UART_MspInit+0x2a0>)
 8004ce2:	221c      	movs	r2, #28
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004ce4:	2300      	movs	r3, #0
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8004ce6:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004cea:	4628      	mov	r0, r5
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004cec:	2180      	movs	r1, #128	; 0x80
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8004cee:	2220      	movs	r2, #32
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004cf0:	e9c5 3302 	strd	r3, r3, [r5, #8]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004cf4:	e9c5 1304 	strd	r1, r3, [r5, #16]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8004cf8:	e9c5 3206 	strd	r3, r2, [r5, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004cfc:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004cfe:	f000 ffe5 	bl	8005ccc <HAL_DMA_Init>
 8004d02:	b990      	cbnz	r0, 8004d2a <HAL_UART_MspInit+0x25e>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8004d04:	67e5      	str	r5, [r4, #124]	; 0x7c
 8004d06:	62ac      	str	r4, [r5, #40]	; 0x28
}
 8004d08:	b020      	add	sp, #128	; 0x80
 8004d0a:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8004d0c:	f7ff f8ec 	bl	8003ee8 <Error_Handler>
 8004d10:	e74c      	b.n	8004bac <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8004d12:	f7ff f8e9 	bl	8003ee8 <Error_Handler>
 8004d16:	e732      	b.n	8004b7e <HAL_UART_MspInit+0xb2>
      Error_Handler();
 8004d18:	f7ff f8e6 	bl	8003ee8 <Error_Handler>
 8004d1c:	e6f8      	b.n	8004b10 <HAL_UART_MspInit+0x44>
      Error_Handler();
 8004d1e:	f7ff f8e3 	bl	8003ee8 <Error_Handler>
 8004d22:	e757      	b.n	8004bd4 <HAL_UART_MspInit+0x108>
      Error_Handler();
 8004d24:	f7ff f8e0 	bl	8003ee8 <Error_Handler>
 8004d28:	e796      	b.n	8004c58 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 8004d2a:	f7ff f8dd 	bl	8003ee8 <Error_Handler>
 8004d2e:	e7e9      	b.n	8004d04 <HAL_UART_MspInit+0x238>
      Error_Handler();
 8004d30:	f7ff f8da 	bl	8003ee8 <Error_Handler>
 8004d34:	e7a3      	b.n	8004c7e <HAL_UART_MspInit+0x1b2>
 8004d36:	bf00      	nop
 8004d38:	40008000 	.word	0x40008000
 8004d3c:	40004400 	.word	0x40004400
 8004d40:	40004800 	.word	0x40004800
 8004d44:	40021000 	.word	0x40021000
 8004d48:	200016a8 	.word	0x200016a8
 8004d4c:	4002006c 	.word	0x4002006c
 8004d50:	20001708 	.word	0x20001708
 8004d54:	40020080 	.word	0x40020080
 8004d58:	48000400 	.word	0x48000400
 8004d5c:	20001768 	.word	0x20001768
 8004d60:	40020094 	.word	0x40020094
 8004d64:	48000800 	.word	0x48000800
 8004d68:	200017c8 	.word	0x200017c8
 8004d6c:	4002001c 	.word	0x4002001c

08004d70 <uchar4_to_float>:
  Float_char4 tmp;
  tmp.char4_value[0] = value[0];
  tmp.char4_value[1] = value[1];
  tmp.char4_value[2] = value[2];
  tmp.char4_value[3] = value[3];
  return tmp.float_value;
 8004d70:	6803      	ldr	r3, [r0, #0]
 8004d72:	ee00 3a10 	vmov	s0, r3
}
 8004d76:	4770      	bx	lr

08004d78 <float_to_uchar4>:

void float_to_uchar4(unsigned char * value, float float_value)
{
  Float_char4 tmp;
  tmp.float_value = float_value;
  value[0] = tmp.char4_value[0];
 8004d78:	ee10 3a10 	vmov	r3, s0
 8004d7c:	6003      	str	r3, [r0, #0]
  value[1] = tmp.char4_value[1];
  value[2] = tmp.char4_value[2];
  value[3] = tmp.char4_value[3];
}
 8004d7e:	4770      	bx	lr

08004d80 <getAngleDiff>:
  }
  return angle_rad;
}

float getAngleDiff(float angle_rad1, float angle_rad2)
{
 8004d80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  while (angle_rad > M_PI) {
 8004d84:	ee10 0a10 	vmov	r0, s0
{
 8004d88:	ed2d 8b04 	vpush	{d8-d9}
 8004d8c:	eeb0 8a40 	vmov.f32	s16, s0
 8004d90:	eef0 8a60 	vmov.f32	s17, s1
  while (angle_rad > M_PI) {
 8004d94:	f7fb fc00 	bl	8000598 <__aeabi_f2d>
 8004d98:	a35f      	add	r3, pc, #380	; (adr r3, 8004f18 <getAngleDiff+0x198>)
 8004d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d9e:	4606      	mov	r6, r0
 8004da0:	460f      	mov	r7, r1
 8004da2:	f7fb fee1 	bl	8000b68 <__aeabi_dcmpgt>
 8004da6:	b1d0      	cbz	r0, 8004dde <getAngleDiff+0x5e>
    angle_rad -= 2.0f * M_PI;
 8004da8:	f20f 1974 	addw	r9, pc, #372	; 0x174
 8004dac:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad > M_PI) {
 8004db0:	a559      	add	r5, pc, #356	; (adr r5, 8004f18 <getAngleDiff+0x198>)
 8004db2:	e9d5 4500 	ldrd	r4, r5, [r5]
    angle_rad -= 2.0f * M_PI;
 8004db6:	4642      	mov	r2, r8
 8004db8:	464b      	mov	r3, r9
 8004dba:	4630      	mov	r0, r6
 8004dbc:	4639      	mov	r1, r7
 8004dbe:	f7fb fa8b 	bl	80002d8 <__aeabi_dsub>
 8004dc2:	f7fb ff39 	bl	8000c38 <__aeabi_d2f>
 8004dc6:	ee08 0a10 	vmov	s16, r0
  while (angle_rad > M_PI) {
 8004dca:	f7fb fbe5 	bl	8000598 <__aeabi_f2d>
 8004dce:	4622      	mov	r2, r4
 8004dd0:	462b      	mov	r3, r5
 8004dd2:	4606      	mov	r6, r0
 8004dd4:	460f      	mov	r7, r1
 8004dd6:	f7fb fec7 	bl	8000b68 <__aeabi_dcmpgt>
 8004dda:	2800      	cmp	r0, #0
 8004ddc:	d1eb      	bne.n	8004db6 <getAngleDiff+0x36>
  while (angle_rad < -M_PI) {
 8004dde:	a352      	add	r3, pc, #328	; (adr r3, 8004f28 <getAngleDiff+0x1a8>)
 8004de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de4:	4630      	mov	r0, r6
 8004de6:	4639      	mov	r1, r7
 8004de8:	f7fb fea0 	bl	8000b2c <__aeabi_dcmplt>
 8004dec:	b1d0      	cbz	r0, 8004e24 <getAngleDiff+0xa4>
    angle_rad += 2.0f * M_PI;
 8004dee:	f20f 1930 	addw	r9, pc, #304	; 0x130
 8004df2:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad < -M_PI) {
 8004df6:	a54c      	add	r5, pc, #304	; (adr r5, 8004f28 <getAngleDiff+0x1a8>)
 8004df8:	e9d5 4500 	ldrd	r4, r5, [r5]
    angle_rad += 2.0f * M_PI;
 8004dfc:	4642      	mov	r2, r8
 8004dfe:	464b      	mov	r3, r9
 8004e00:	4630      	mov	r0, r6
 8004e02:	4639      	mov	r1, r7
 8004e04:	f7fb fa6a 	bl	80002dc <__adddf3>
 8004e08:	f7fb ff16 	bl	8000c38 <__aeabi_d2f>
 8004e0c:	ee08 0a10 	vmov	s16, r0
  while (angle_rad < -M_PI) {
 8004e10:	f7fb fbc2 	bl	8000598 <__aeabi_f2d>
 8004e14:	4622      	mov	r2, r4
 8004e16:	462b      	mov	r3, r5
 8004e18:	4606      	mov	r6, r0
 8004e1a:	460f      	mov	r7, r1
 8004e1c:	f7fb fe86 	bl	8000b2c <__aeabi_dcmplt>
 8004e20:	2800      	cmp	r0, #0
 8004e22:	d1eb      	bne.n	8004dfc <getAngleDiff+0x7c>
  while (angle_rad > M_PI) {
 8004e24:	ee18 0a90 	vmov	r0, s17
 8004e28:	f7fb fbb6 	bl	8000598 <__aeabi_f2d>
 8004e2c:	a33a      	add	r3, pc, #232	; (adr r3, 8004f18 <getAngleDiff+0x198>)
 8004e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e32:	4604      	mov	r4, r0
 8004e34:	460d      	mov	r5, r1
 8004e36:	f7fb fe97 	bl	8000b68 <__aeabi_dcmpgt>
 8004e3a:	b1d8      	cbz	r0, 8004e74 <getAngleDiff+0xf4>
    angle_rad -= 2.0f * M_PI;
 8004e3c:	f20f 09e0 	addw	r9, pc, #224	; 0xe0
 8004e40:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad > M_PI) {
 8004e44:	f20f 0bd0 	addw	fp, pc, #208	; 0xd0
 8004e48:	e9db ab00 	ldrd	sl, fp, [fp]
    angle_rad -= 2.0f * M_PI;
 8004e4c:	4642      	mov	r2, r8
 8004e4e:	464b      	mov	r3, r9
 8004e50:	4620      	mov	r0, r4
 8004e52:	4629      	mov	r1, r5
 8004e54:	f7fb fa40 	bl	80002d8 <__aeabi_dsub>
 8004e58:	f7fb feee 	bl	8000c38 <__aeabi_d2f>
 8004e5c:	ee08 0a90 	vmov	s17, r0
  while (angle_rad > M_PI) {
 8004e60:	f7fb fb9a 	bl	8000598 <__aeabi_f2d>
 8004e64:	4652      	mov	r2, sl
 8004e66:	465b      	mov	r3, fp
 8004e68:	4604      	mov	r4, r0
 8004e6a:	460d      	mov	r5, r1
 8004e6c:	f7fb fe7c 	bl	8000b68 <__aeabi_dcmpgt>
 8004e70:	2800      	cmp	r0, #0
 8004e72:	d1eb      	bne.n	8004e4c <getAngleDiff+0xcc>
  while (angle_rad < -M_PI) {
 8004e74:	a32c      	add	r3, pc, #176	; (adr r3, 8004f28 <getAngleDiff+0x1a8>)
 8004e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7a:	4620      	mov	r0, r4
 8004e7c:	4629      	mov	r1, r5
 8004e7e:	f7fb fe55 	bl	8000b2c <__aeabi_dcmplt>
 8004e82:	b1d8      	cbz	r0, 8004ebc <getAngleDiff+0x13c>
    angle_rad += 2.0f * M_PI;
 8004e84:	f20f 0998 	addw	r9, pc, #152	; 0x98
 8004e88:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad < -M_PI) {
 8004e8c:	f20f 0b98 	addw	fp, pc, #152	; 0x98
 8004e90:	e9db ab00 	ldrd	sl, fp, [fp]
    angle_rad += 2.0f * M_PI;
 8004e94:	4642      	mov	r2, r8
 8004e96:	464b      	mov	r3, r9
 8004e98:	4620      	mov	r0, r4
 8004e9a:	4629      	mov	r1, r5
 8004e9c:	f7fb fa1e 	bl	80002dc <__adddf3>
 8004ea0:	f7fb feca 	bl	8000c38 <__aeabi_d2f>
 8004ea4:	ee08 0a90 	vmov	s17, r0
  while (angle_rad < -M_PI) {
 8004ea8:	f7fb fb76 	bl	8000598 <__aeabi_f2d>
 8004eac:	4652      	mov	r2, sl
 8004eae:	465b      	mov	r3, fp
 8004eb0:	4604      	mov	r4, r0
 8004eb2:	460d      	mov	r5, r1
 8004eb4:	f7fb fe3a 	bl	8000b2c <__aeabi_dcmplt>
 8004eb8:	2800      	cmp	r0, #0
 8004eba:	d1eb      	bne.n	8004e94 <getAngleDiff+0x114>
  angle_rad1 = normalizeAngle(angle_rad1);
  angle_rad2 = normalizeAngle(angle_rad2);
  if (fabs(angle_rad1 - angle_rad2) > M_PI) {
 8004ebc:	ee38 9a68 	vsub.f32	s18, s16, s17
 8004ec0:	eef0 7ac9 	vabs.f32	s15, s18
 8004ec4:	ee17 0a90 	vmov	r0, s15
 8004ec8:	f7fb fb66 	bl	8000598 <__aeabi_f2d>
 8004ecc:	a312      	add	r3, pc, #72	; (adr r3, 8004f18 <getAngleDiff+0x198>)
 8004ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed2:	f7fb fe49 	bl	8000b68 <__aeabi_dcmpgt>
 8004ed6:	b198      	cbz	r0, 8004f00 <getAngleDiff+0x180>
    if (angle_rad1 > angle_rad2) {
 8004ed8:	eef4 8ac8 	vcmpe.f32	s17, s16
 8004edc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      return angle_rad1 - (angle_rad2 + 2 * M_PI);
 8004ee0:	a30f      	add	r3, pc, #60	; (adr r3, 8004f20 <getAngleDiff+0x1a0>)
 8004ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee6:	4630      	mov	r0, r6
 8004ee8:	4639      	mov	r1, r7
    if (angle_rad1 > angle_rad2) {
 8004eea:	d40f      	bmi.n	8004f0c <getAngleDiff+0x18c>
    } else {
      return (angle_rad1 + 2 * M_PI) - angle_rad2;
 8004eec:	f7fb f9f6 	bl	80002dc <__adddf3>
 8004ef0:	4622      	mov	r2, r4
 8004ef2:	462b      	mov	r3, r5
 8004ef4:	f7fb f9f0 	bl	80002d8 <__aeabi_dsub>
 8004ef8:	f7fb fe9e 	bl	8000c38 <__aeabi_d2f>
 8004efc:	ee09 0a10 	vmov	s18, r0
    }
  } else {
    return angle_rad1 - angle_rad2;
  }
}
 8004f00:	eeb0 0a49 	vmov.f32	s0, s18
 8004f04:	ecbd 8b04 	vpop	{d8-d9}
 8004f08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return angle_rad1 - (angle_rad2 + 2 * M_PI);
 8004f0c:	f7fb f9e4 	bl	80002d8 <__aeabi_dsub>
 8004f10:	e7ee      	b.n	8004ef0 <getAngleDiff+0x170>
 8004f12:	bf00      	nop
 8004f14:	f3af 8000 	nop.w
 8004f18:	54442d18 	.word	0x54442d18
 8004f1c:	400921fb 	.word	0x400921fb
 8004f20:	54442d18 	.word	0x54442d18
 8004f24:	401921fb 	.word	0x401921fb
 8004f28:	54442d18 	.word	0x54442d18
 8004f2c:	c00921fb 	.word	0xc00921fb

08004f30 <decode_SW>:

uint8_t decode_SW(uint16_t sw_raw_data)
{
  int data;
  sw_raw_data = sw_raw_data & 0xFFFF;
  if (sw_raw_data < 100) {
 8004f30:	2863      	cmp	r0, #99	; 0x63
 8004f32:	d906      	bls.n	8004f42 <decode_SW+0x12>
    data = 0b00010000;  // C
  } else if (sw_raw_data < 500 && sw_raw_data > 100) {
 8004f34:	f1a0 0365 	sub.w	r3, r0, #101	; 0x65
 8004f38:	f5b3 7fc7 	cmp.w	r3, #398	; 0x18e
 8004f3c:	d803      	bhi.n	8004f46 <decode_SW+0x16>
 8004f3e:	2002      	movs	r0, #2
 8004f40:	4770      	bx	lr
 8004f42:	2010      	movs	r0, #16
 8004f44:	4770      	bx	lr
    data = 0b00000010;  // B
  } else if (sw_raw_data < 2000 && sw_raw_data > 500) {
 8004f46:	f46f 72fa 	mvn.w	r2, #500	; 0x1f4
 8004f4a:	1883      	adds	r3, r0, r2
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	f240 52da 	movw	r2, #1498	; 0x5da
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d910      	bls.n	8004f78 <decode_SW+0x48>
    data = 0b00000100;  // R
  } else if (sw_raw_data < 3000 && sw_raw_data > 2000) {
 8004f56:	f46f 63fa 	mvn.w	r3, #2000	; 0x7d0
 8004f5a:	18c3      	adds	r3, r0, r3
 8004f5c:	b29b      	uxth	r3, r3
 8004f5e:	f240 32e6 	movw	r2, #998	; 0x3e6
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d90a      	bls.n	8004f7c <decode_SW+0x4c>
    data = 0b00000001;  // F
  } else if (sw_raw_data < 4000 && sw_raw_data > 3000) {
 8004f66:	f6a0 30b9 	subw	r0, r0, #3001	; 0xbb9
 8004f6a:	b280      	uxth	r0, r0
 8004f6c:	4290      	cmp	r0, r2
 8004f6e:	bf8c      	ite	hi
 8004f70:	2000      	movhi	r0, #0
 8004f72:	2001      	movls	r0, #1
    data = 0b00001000;  // L
  } else {
    data = 0b00000000;
  }
  return data;
 8004f74:	00c0      	lsls	r0, r0, #3
 8004f76:	4770      	bx	lr
 8004f78:	2004      	movs	r0, #4
 8004f7a:	4770      	bx	lr
 8004f7c:	2001      	movs	r0, #1
}
 8004f7e:	4770      	bx	lr

08004f80 <two_to_float>:

float two_to_float(uint8_t data[2]) { return (float)((data[0] << 8 | data[1]) - 32767.0) / 32767.0; }
 8004f80:	b508      	push	{r3, lr}
 8004f82:	8800      	ldrh	r0, [r0, #0]
 8004f84:	ba40      	rev16	r0, r0
 8004f86:	b280      	uxth	r0, r0
 8004f88:	f7fb faf4 	bl	8000574 <__aeabi_i2d>
 8004f8c:	a30a      	add	r3, pc, #40	; (adr r3, 8004fb8 <two_to_float+0x38>)
 8004f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f92:	f7fb f9a1 	bl	80002d8 <__aeabi_dsub>
 8004f96:	f7fb fe4f 	bl	8000c38 <__aeabi_d2f>
 8004f9a:	f7fb fafd 	bl	8000598 <__aeabi_f2d>
 8004f9e:	a308      	add	r3, pc, #32	; (adr r3, 8004fc0 <two_to_float+0x40>)
 8004fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa4:	f7fb fb50 	bl	8000648 <__aeabi_dmul>
 8004fa8:	f7fb fe46 	bl	8000c38 <__aeabi_d2f>
 8004fac:	ee00 0a10 	vmov	s0, r0
 8004fb0:	bd08      	pop	{r3, pc}
 8004fb2:	bf00      	nop
 8004fb4:	f3af 8000 	nop.w
 8004fb8:	00000000 	.word	0x00000000
 8004fbc:	40dfffc0 	.word	0x40dfffc0
 8004fc0:	00400080 	.word	0x00400080
 8004fc4:	3f000020 	.word	0x3f000020

08004fc8 <two_to_int>:
float two_to_int(uint8_t data[2]) { return ((data[0] << 8 | data[1]) - 32767.0); }
 8004fc8:	b508      	push	{r3, lr}
 8004fca:	8800      	ldrh	r0, [r0, #0]
 8004fcc:	ba40      	rev16	r0, r0
 8004fce:	b280      	uxth	r0, r0
 8004fd0:	f7fb fad0 	bl	8000574 <__aeabi_i2d>
 8004fd4:	a304      	add	r3, pc, #16	; (adr r3, 8004fe8 <two_to_int+0x20>)
 8004fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fda:	f7fb f97d 	bl	80002d8 <__aeabi_dsub>
 8004fde:	f7fb fe2b 	bl	8000c38 <__aeabi_d2f>
 8004fe2:	ee00 0a10 	vmov	s0, r0
 8004fe6:	bd08      	pop	{r3, pc}
 8004fe8:	00000000 	.word	0x00000000
 8004fec:	40dfffc0 	.word	0x40dfffc0

08004ff0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004ff0:	480d      	ldr	r0, [pc, #52]	; (8005028 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004ff2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004ff4:	480d      	ldr	r0, [pc, #52]	; (800502c <LoopForever+0x6>)
  ldr r1, =_edata
 8004ff6:	490e      	ldr	r1, [pc, #56]	; (8005030 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004ff8:	4a0e      	ldr	r2, [pc, #56]	; (8005034 <LoopForever+0xe>)
  movs r3, #0
 8004ffa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004ffc:	e002      	b.n	8005004 <LoopCopyDataInit>

08004ffe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004ffe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005000:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005002:	3304      	adds	r3, #4

08005004 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005004:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005006:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005008:	d3f9      	bcc.n	8004ffe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800500a:	4a0b      	ldr	r2, [pc, #44]	; (8005038 <LoopForever+0x12>)
  ldr r4, =_ebss
 800500c:	4c0b      	ldr	r4, [pc, #44]	; (800503c <LoopForever+0x16>)
  movs r3, #0
 800500e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005010:	e001      	b.n	8005016 <LoopFillZerobss>

08005012 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005012:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005014:	3204      	adds	r2, #4

08005016 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005016:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005018:	d3fb      	bcc.n	8005012 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800501a:	f7ff fb9d 	bl	8004758 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800501e:	f005 fdfb 	bl	800ac18 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005022:	f7fe ffc1 	bl	8003fa8 <main>

08005026 <LoopForever>:

LoopForever:
    b LoopForever
 8005026:	e7fe      	b.n	8005026 <LoopForever>
  ldr   r0, =_estack
 8005028:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800502c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005030:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8005034:	0800e3d8 	.word	0x0800e3d8
  ldr r2, =_sbss
 8005038:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800503c:	20001b2c 	.word	0x20001b2c

08005040 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005040:	e7fe      	b.n	8005040 <ADC1_2_IRQHandler>
	...

08005044 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005044:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8005046:	4b0f      	ldr	r3, [pc, #60]	; (8005084 <HAL_InitTick+0x40>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	b90b      	cbnz	r3, 8005050 <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800504c:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800504e:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005050:	490d      	ldr	r1, [pc, #52]	; (8005088 <HAL_InitTick+0x44>)
 8005052:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005056:	4605      	mov	r5, r0
 8005058:	fbb2 f3f3 	udiv	r3, r2, r3
 800505c:	6808      	ldr	r0, [r1, #0]
 800505e:	fbb0 f0f3 	udiv	r0, r0, r3
 8005062:	f000 fe19 	bl	8005c98 <HAL_SYSTICK_Config>
 8005066:	4604      	mov	r4, r0
 8005068:	2800      	cmp	r0, #0
 800506a:	d1ef      	bne.n	800504c <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800506c:	2d0f      	cmp	r5, #15
 800506e:	d8ed      	bhi.n	800504c <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005070:	4602      	mov	r2, r0
 8005072:	4629      	mov	r1, r5
 8005074:	f04f 30ff 	mov.w	r0, #4294967295
 8005078:	f000 fdc2 	bl	8005c00 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800507c:	4b03      	ldr	r3, [pc, #12]	; (800508c <HAL_InitTick+0x48>)
 800507e:	4620      	mov	r0, r4
 8005080:	601d      	str	r5, [r3, #0]
}
 8005082:	bd38      	pop	{r3, r4, r5, pc}
 8005084:	2000000c 	.word	0x2000000c
 8005088:	20000008 	.word	0x20000008
 800508c:	20000010 	.word	0x20000010

08005090 <HAL_Init>:
{
 8005090:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005092:	2003      	movs	r0, #3
 8005094:	f000 fda2 	bl	8005bdc <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005098:	2000      	movs	r0, #0
 800509a:	f7ff ffd3 	bl	8005044 <HAL_InitTick>
 800509e:	b110      	cbz	r0, 80050a6 <HAL_Init+0x16>
    status = HAL_ERROR;
 80050a0:	2401      	movs	r4, #1
}
 80050a2:	4620      	mov	r0, r4
 80050a4:	bd10      	pop	{r4, pc}
 80050a6:	4604      	mov	r4, r0
    HAL_MspInit();
 80050a8:	f7ff fa9c 	bl	80045e4 <HAL_MspInit>
}
 80050ac:	4620      	mov	r0, r4
 80050ae:	bd10      	pop	{r4, pc}

080050b0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80050b0:	4a03      	ldr	r2, [pc, #12]	; (80050c0 <HAL_IncTick+0x10>)
 80050b2:	4904      	ldr	r1, [pc, #16]	; (80050c4 <HAL_IncTick+0x14>)
 80050b4:	6813      	ldr	r3, [r2, #0]
 80050b6:	6809      	ldr	r1, [r1, #0]
 80050b8:	440b      	add	r3, r1
 80050ba:	6013      	str	r3, [r2, #0]
}
 80050bc:	4770      	bx	lr
 80050be:	bf00      	nop
 80050c0:	200019d8 	.word	0x200019d8
 80050c4:	2000000c 	.word	0x2000000c

080050c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80050c8:	b538      	push	{r3, r4, r5, lr}
 80050ca:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80050cc:	f7fd fd6e 	bl	8002bac <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80050d0:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80050d2:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80050d4:	d002      	beq.n	80050dc <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80050d6:	4b04      	ldr	r3, [pc, #16]	; (80050e8 <HAL_Delay+0x20>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80050dc:	f7fd fd66 	bl	8002bac <HAL_GetTick>
 80050e0:	1b43      	subs	r3, r0, r5
 80050e2:	42a3      	cmp	r3, r4
 80050e4:	d3fa      	bcc.n	80050dc <HAL_Delay+0x14>
  {
  }
}
 80050e6:	bd38      	pop	{r3, r4, r5, pc}
 80050e8:	2000000c 	.word	0x2000000c

080050ec <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80050ec:	b530      	push	{r4, r5, lr}
 80050ee:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80050f0:	2300      	movs	r3, #0
 80050f2:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80050f4:	2800      	cmp	r0, #0
 80050f6:	f000 80d4 	beq.w	80052a2 <HAL_ADC_Init+0x1b6>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80050fa:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 80050fc:	4604      	mov	r4, r0
 80050fe:	2d00      	cmp	r5, #0
 8005100:	f000 809d 	beq.w	800523e <HAL_ADC_Init+0x152>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005104:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005106:	6893      	ldr	r3, [r2, #8]
 8005108:	009d      	lsls	r5, r3, #2
 800510a:	d505      	bpl.n	8005118 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800510c:	6893      	ldr	r3, [r2, #8]
 800510e:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8005112:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005116:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005118:	6893      	ldr	r3, [r2, #8]
 800511a:	00d8      	lsls	r0, r3, #3
 800511c:	d419      	bmi.n	8005152 <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800511e:	4b7e      	ldr	r3, [pc, #504]	; (8005318 <HAL_ADC_Init+0x22c>)
 8005120:	487e      	ldr	r0, [pc, #504]	; (800531c <HAL_ADC_Init+0x230>)
 8005122:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8005124:	6891      	ldr	r1, [r2, #8]
 8005126:	099b      	lsrs	r3, r3, #6
 8005128:	fba0 0303 	umull	r0, r3, r0, r3
 800512c:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 8005130:	099b      	lsrs	r3, r3, #6
 8005132:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8005136:	3301      	adds	r3, #1
 8005138:	005b      	lsls	r3, r3, #1
 800513a:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800513e:	6091      	str	r1, [r2, #8]
 8005140:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8005142:	9b01      	ldr	r3, [sp, #4]
 8005144:	b12b      	cbz	r3, 8005152 <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 8005146:	9b01      	ldr	r3, [sp, #4]
 8005148:	3b01      	subs	r3, #1
 800514a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800514c:	9b01      	ldr	r3, [sp, #4]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d1f9      	bne.n	8005146 <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005152:	6893      	ldr	r3, [r2, #8]
 8005154:	00d9      	lsls	r1, r3, #3
 8005156:	d464      	bmi.n	8005222 <HAL_ADC_Init+0x136>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005158:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800515a:	f043 0310 	orr.w	r3, r3, #16
 800515e:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005160:	6e23      	ldr	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8005162:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005164:	4303      	orrs	r3, r0
 8005166:	6623      	str	r3, [r4, #96]	; 0x60
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005168:	6893      	ldr	r3, [r2, #8]
 800516a:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800516e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005170:	d15e      	bne.n	8005230 <HAL_ADC_Init+0x144>
 8005172:	06db      	lsls	r3, r3, #27
 8005174:	d45c      	bmi.n	8005230 <HAL_ADC_Init+0x144>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005176:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005178:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800517c:	f043 0302 	orr.w	r3, r3, #2
 8005180:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005182:	6893      	ldr	r3, [r2, #8]
 8005184:	07dd      	lsls	r5, r3, #31
 8005186:	d419      	bmi.n	80051bc <HAL_ADC_Init+0xd0>
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005188:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800518c:	4b64      	ldr	r3, [pc, #400]	; (8005320 <HAL_ADC_Init+0x234>)
 800518e:	f000 80a0 	beq.w	80052d2 <HAL_ADC_Init+0x1e6>
 8005192:	429a      	cmp	r2, r3
 8005194:	f000 80a5 	beq.w	80052e2 <HAL_ADC_Init+0x1f6>
 8005198:	4962      	ldr	r1, [pc, #392]	; (8005324 <HAL_ADC_Init+0x238>)
 800519a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800519e:	6889      	ldr	r1, [r1, #8]
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	430b      	orrs	r3, r1
 80051a4:	4960      	ldr	r1, [pc, #384]	; (8005328 <HAL_ADC_Init+0x23c>)
 80051a6:	6889      	ldr	r1, [r1, #8]
 80051a8:	430b      	orrs	r3, r1
 80051aa:	07d9      	lsls	r1, r3, #31
 80051ac:	d406      	bmi.n	80051bc <HAL_ADC_Init+0xd0>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80051ae:	495f      	ldr	r1, [pc, #380]	; (800532c <HAL_ADC_Init+0x240>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80051b0:	688b      	ldr	r3, [r1, #8]
 80051b2:	6865      	ldr	r5, [r4, #4]
 80051b4:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80051b8:	432b      	orrs	r3, r5
 80051ba:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 80051bc:	68e5      	ldr	r5, [r4, #12]
 80051be:	6be3      	ldr	r3, [r4, #60]	; 0x3c
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80051c0:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
                hadc->Init.DataAlign                                                   |
 80051c4:	432b      	orrs	r3, r5
 80051c6:	68a5      	ldr	r5, [r4, #8]
 80051c8:	432b      	orrs	r3, r5
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80051ca:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80051cc:	2901      	cmp	r1, #1
                hadc->Init.DataAlign                                                   |
 80051ce:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80051d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80051d6:	d05f      	beq.n	8005298 <HAL_ADC_Init+0x1ac>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80051d8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80051da:	b121      	cbz	r1, 80051e6 <HAL_ADC_Init+0xfa>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 80051dc:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80051de:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80051e2:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80051e4:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80051e6:	68d5      	ldr	r5, [r2, #12]
 80051e8:	4951      	ldr	r1, [pc, #324]	; (8005330 <HAL_ADC_Init+0x244>)
 80051ea:	4029      	ands	r1, r5
 80051ec:	4319      	orrs	r1, r3
 80051ee:	60d1      	str	r1, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80051f0:	6913      	ldr	r3, [r2, #16]
 80051f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80051f4:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80051f8:	430b      	orrs	r3, r1
 80051fa:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80051fc:	6893      	ldr	r3, [r2, #8]
 80051fe:	075b      	lsls	r3, r3, #29
 8005200:	d523      	bpl.n	800524a <HAL_ADC_Init+0x15e>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005202:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005204:	6963      	ldr	r3, [r4, #20]
 8005206:	2b01      	cmp	r3, #1
 8005208:	d04e      	beq.n	80052a8 <HAL_ADC_Init+0x1bc>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800520a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800520c:	f023 030f 	bic.w	r3, r3, #15
 8005210:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005212:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005214:	f023 0303 	bic.w	r3, r3, #3
 8005218:	f043 0301 	orr.w	r3, r3, #1
 800521c:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 800521e:	b003      	add	sp, #12
 8005220:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005222:	6893      	ldr	r3, [r2, #8]
 8005224:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005228:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800522c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800522e:	d0a0      	beq.n	8005172 <HAL_ADC_Init+0x86>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005230:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8005232:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005234:	f043 0310 	orr.w	r3, r3, #16
 8005238:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 800523a:	b003      	add	sp, #12
 800523c:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 800523e:	f7fc f8fd 	bl	800143c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8005242:	6625      	str	r5, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8005244:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 8005248:	e75c      	b.n	8005104 <HAL_ADC_Init+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800524a:	6893      	ldr	r3, [r2, #8]
 800524c:	071d      	lsls	r5, r3, #28
 800524e:	d4d9      	bmi.n	8005204 <HAL_ADC_Init+0x118>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005250:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005252:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005256:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005258:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800525c:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800525e:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005262:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005266:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 8005268:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800526a:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800526c:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 800526e:	bb19      	cbnz	r1, 80052b8 <HAL_ADC_Init+0x1cc>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005270:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005274:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8005276:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 800527a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800527e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005282:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8005286:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800528a:	2b01      	cmp	r3, #1
 800528c:	d032      	beq.n	80052f4 <HAL_ADC_Init+0x208>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800528e:	6913      	ldr	r3, [r2, #16]
 8005290:	f023 0301 	bic.w	r3, r3, #1
 8005294:	6113      	str	r3, [r2, #16]
 8005296:	e7b5      	b.n	8005204 <HAL_ADC_Init+0x118>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005298:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800529a:	3901      	subs	r1, #1
 800529c:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 80052a0:	e79a      	b.n	80051d8 <HAL_ADC_Init+0xec>
    return HAL_ERROR;
 80052a2:	2001      	movs	r0, #1
}
 80052a4:	b003      	add	sp, #12
 80052a6:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80052a8:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80052aa:	6a23      	ldr	r3, [r4, #32]
 80052ac:	f021 010f 	bic.w	r1, r1, #15
 80052b0:	3b01      	subs	r3, #1
 80052b2:	430b      	orrs	r3, r1
 80052b4:	6313      	str	r3, [r2, #48]	; 0x30
 80052b6:	e7ac      	b.n	8005212 <HAL_ADC_Init+0x126>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80052b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052bc:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80052be:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 80052c2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80052c6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80052ca:	430b      	orrs	r3, r1
 80052cc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80052d0:	e7d9      	b.n	8005286 <HAL_ADC_Init+0x19a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80052d2:	6891      	ldr	r1, [r2, #8]
 80052d4:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80052d6:	430b      	orrs	r3, r1
 80052d8:	07db      	lsls	r3, r3, #31
 80052da:	f53f af6f 	bmi.w	80051bc <HAL_ADC_Init+0xd0>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80052de:	4915      	ldr	r1, [pc, #84]	; (8005334 <HAL_ADC_Init+0x248>)
 80052e0:	e766      	b.n	80051b0 <HAL_ADC_Init+0xc4>
 80052e2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	6891      	ldr	r1, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80052ea:	430b      	orrs	r3, r1
 80052ec:	07d9      	lsls	r1, r3, #31
 80052ee:	f53f af65 	bmi.w	80051bc <HAL_ADC_Init+0xd0>
 80052f2:	e7f4      	b.n	80052de <HAL_ADC_Init+0x1f2>
        MODIFY_REG(hadc->Instance->CFGR2,
 80052f4:	6911      	ldr	r1, [r2, #16]
 80052f6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80052f8:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80052fa:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 80052fe:	f021 0104 	bic.w	r1, r1, #4
 8005302:	432b      	orrs	r3, r5
 8005304:	430b      	orrs	r3, r1
 8005306:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005308:	430b      	orrs	r3, r1
 800530a:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800530c:	430b      	orrs	r3, r1
 800530e:	f043 0301 	orr.w	r3, r3, #1
 8005312:	6113      	str	r3, [r2, #16]
 8005314:	e776      	b.n	8005204 <HAL_ADC_Init+0x118>
 8005316:	bf00      	nop
 8005318:	20000008 	.word	0x20000008
 800531c:	053e2d63 	.word	0x053e2d63
 8005320:	50000100 	.word	0x50000100
 8005324:	50000400 	.word	0x50000400
 8005328:	50000600 	.word	0x50000600
 800532c:	50000700 	.word	0x50000700
 8005330:	fff04007 	.word	0xfff04007
 8005334:	50000300 	.word	0x50000300

08005338 <HAL_ADC_ConvCpltCallback>:
 8005338:	4770      	bx	lr
 800533a:	bf00      	nop

0800533c <HAL_ADC_ConvHalfCpltCallback>:
 800533c:	4770      	bx	lr
 800533e:	bf00      	nop

08005340 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005340:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005342:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8005344:	f7ff fffa 	bl	800533c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005348:	bd08      	pop	{r3, pc}
 800534a:	bf00      	nop

0800534c <HAL_ADC_ErrorCallback>:
 800534c:	4770      	bx	lr
 800534e:	bf00      	nop

08005350 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005350:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005352:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005354:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8005358:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800535a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800535c:	d11d      	bne.n	800539a <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800535e:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005360:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005364:	65da      	str	r2, [r3, #92]	; 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005366:	680a      	ldr	r2, [r1, #0]
 8005368:	f012 0f08 	tst.w	r2, #8
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800536c:	68ca      	ldr	r2, [r1, #12]
 800536e:	d01b      	beq.n	80053a8 <ADC_DMAConvCplt+0x58>
 8005370:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8005374:	d10d      	bne.n	8005392 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005376:	68ca      	ldr	r2, [r1, #12]
 8005378:	0494      	lsls	r4, r2, #18
 800537a:	d40a      	bmi.n	8005392 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800537c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800537e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005382:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005384:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005386:	04d1      	lsls	r1, r2, #19
 8005388:	d403      	bmi.n	8005392 <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800538a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800538c:	f042 0201 	orr.w	r2, r2, #1
 8005390:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 8005392:	4618      	mov	r0, r3
 8005394:	f7ff ffd0 	bl	8005338 <HAL_ADC_ConvCpltCallback>
}
 8005398:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800539a:	06d2      	lsls	r2, r2, #27
 800539c:	d40a      	bmi.n	80053b4 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800539e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80053a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80053a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053a6:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80053a8:	0790      	lsls	r0, r2, #30
 80053aa:	d5e7      	bpl.n	800537c <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 80053ac:	4618      	mov	r0, r3
 80053ae:	f7ff ffc3 	bl	8005338 <HAL_ADC_ConvCpltCallback>
 80053b2:	e7f1      	b.n	8005398 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 80053b4:	4618      	mov	r0, r3
 80053b6:	f7ff ffc9 	bl	800534c <HAL_ADC_ErrorCallback>
}
 80053ba:	bd10      	pop	{r4, pc}

080053bc <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053bc:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 80053be:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80053c0:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80053c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053c6:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80053c8:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80053ca:	f043 0304 	orr.w	r3, r3, #4
 80053ce:	6603      	str	r3, [r0, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80053d0:	f7ff ffbc 	bl	800534c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80053d4:	bd08      	pop	{r3, pc}
 80053d6:	bf00      	nop

080053d8 <HAL_ADC_ConfigChannel>:
{
 80053d8:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 80053da:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
{
 80053de:	b083      	sub	sp, #12
 80053e0:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 80053e2:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 80053e4:	f04f 0000 	mov.w	r0, #0
 80053e8:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80053ea:	f000 8174 	beq.w	80056d6 <HAL_ADC_ConfigChannel+0x2fe>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80053ee:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 80053f0:	2001      	movs	r0, #1
 80053f2:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80053f6:	6894      	ldr	r4, [r2, #8]
 80053f8:	0766      	lsls	r6, r4, #29
 80053fa:	d45e      	bmi.n	80054ba <HAL_ADC_ConfigChannel+0xe2>
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80053fc:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80053fe:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 8005402:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005406:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 800540a:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800540c:	f102 0430 	add.w	r4, r2, #48	; 0x30
  MODIFY_REG(*preg,
 8005410:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8005414:	f854 500e 	ldr.w	r5, [r4, lr]
 8005418:	261f      	movs	r6, #31
 800541a:	fa00 f00c 	lsl.w	r0, r0, ip
 800541e:	fa06 fc0c 	lsl.w	ip, r6, ip
 8005422:	ea25 0c0c 	bic.w	ip, r5, ip
 8005426:	ea40 000c 	orr.w	r0, r0, ip
 800542a:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800542e:	6890      	ldr	r0, [r2, #8]
 8005430:	0745      	lsls	r5, r0, #29
 8005432:	d572      	bpl.n	800551a <HAL_ADC_ConfigChannel+0x142>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005434:	6890      	ldr	r0, [r2, #8]
 8005436:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005438:	6894      	ldr	r4, [r2, #8]
 800543a:	f014 0f01 	tst.w	r4, #1
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800543e:	4604      	mov	r4, r0
 8005440:	d10c      	bne.n	800545c <HAL_ADC_ConfigChannel+0x84>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8005442:	4dbd      	ldr	r5, [pc, #756]	; (8005738 <HAL_ADC_ConfigChannel+0x360>)
 8005444:	68ce      	ldr	r6, [r1, #12]
 8005446:	42ae      	cmp	r6, r5
 8005448:	f000 80eb 	beq.w	8005622 <HAL_ADC_ConfigChannel+0x24a>
    CLEAR_BIT(ADCx->DIFSEL,
 800544c:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8005450:	f3c0 0012 	ubfx	r0, r0, #0, #19
 8005454:	ea21 0100 	bic.w	r1, r1, r0
 8005458:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800545c:	49b7      	ldr	r1, [pc, #732]	; (800573c <HAL_ADC_ConfigChannel+0x364>)
 800545e:	420c      	tst	r4, r1
 8005460:	d059      	beq.n	8005516 <HAL_ADC_ConfigChannel+0x13e>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005462:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8005466:	f000 8134 	beq.w	80056d2 <HAL_ADC_ConfigChannel+0x2fa>
 800546a:	4db5      	ldr	r5, [pc, #724]	; (8005740 <HAL_ADC_ConfigChannel+0x368>)
 800546c:	49b5      	ldr	r1, [pc, #724]	; (8005744 <HAL_ADC_ConfigChannel+0x36c>)
 800546e:	48b6      	ldr	r0, [pc, #728]	; (8005748 <HAL_ADC_ConfigChannel+0x370>)
 8005470:	42aa      	cmp	r2, r5
 8005472:	bf18      	it	ne
 8005474:	4601      	movne	r1, r0
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005476:	6888      	ldr	r0, [r1, #8]
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005478:	49b4      	ldr	r1, [pc, #720]	; (800574c <HAL_ADC_ConfigChannel+0x374>)
 800547a:	428c      	cmp	r4, r1
 800547c:	f000 75e0 	and.w	r5, r0, #29360128	; 0x1c00000
 8005480:	d024      	beq.n	80054cc <HAL_ADC_ConfigChannel+0xf4>
 8005482:	49b3      	ldr	r1, [pc, #716]	; (8005750 <HAL_ADC_ConfigChannel+0x378>)
 8005484:	428c      	cmp	r4, r1
 8005486:	d021      	beq.n	80054cc <HAL_ADC_ConfigChannel+0xf4>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005488:	49b2      	ldr	r1, [pc, #712]	; (8005754 <HAL_ADC_ConfigChannel+0x37c>)
 800548a:	428c      	cmp	r4, r1
 800548c:	f040 8139 	bne.w	8005702 <HAL_ADC_ConfigChannel+0x32a>
 8005490:	01c4      	lsls	r4, r0, #7
 8005492:	d440      	bmi.n	8005516 <HAL_ADC_ConfigChannel+0x13e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005494:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8005498:	f000 8215 	beq.w	80058c6 <HAL_ADC_ConfigChannel+0x4ee>
 800549c:	4ca8      	ldr	r4, [pc, #672]	; (8005740 <HAL_ADC_ConfigChannel+0x368>)
 800549e:	49a9      	ldr	r1, [pc, #676]	; (8005744 <HAL_ADC_ConfigChannel+0x36c>)
 80054a0:	48a9      	ldr	r0, [pc, #676]	; (8005748 <HAL_ADC_ConfigChannel+0x370>)
 80054a2:	42a2      	cmp	r2, r4
 80054a4:	bf18      	it	ne
 80054a6:	4601      	movne	r1, r0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80054a8:	688a      	ldr	r2, [r1, #8]
 80054aa:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80054ae:	432a      	orrs	r2, r5
 80054b0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80054b4:	2000      	movs	r0, #0
 80054b6:	608a      	str	r2, [r1, #8]
}
 80054b8:	e003      	b.n	80054c2 <HAL_ADC_ConfigChannel+0xea>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80054ba:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80054bc:	f042 0220 	orr.w	r2, r2, #32
 80054c0:	65da      	str	r2, [r3, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 80054c2:	2200      	movs	r2, #0
 80054c4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 80054c8:	b003      	add	sp, #12
 80054ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80054cc:	0201      	lsls	r1, r0, #8
 80054ce:	d422      	bmi.n	8005516 <HAL_ADC_ConfigChannel+0x13e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80054d0:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80054d4:	f000 8113 	beq.w	80056fe <HAL_ADC_ConfigChannel+0x326>
 80054d8:	499f      	ldr	r1, [pc, #636]	; (8005758 <HAL_ADC_ConfigChannel+0x380>)
 80054da:	428a      	cmp	r2, r1
 80054dc:	d11b      	bne.n	8005516 <HAL_ADC_ConfigChannel+0x13e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80054de:	489a      	ldr	r0, [pc, #616]	; (8005748 <HAL_ADC_ConfigChannel+0x370>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80054e0:	4a9e      	ldr	r2, [pc, #632]	; (800575c <HAL_ADC_ConfigChannel+0x384>)
 80054e2:	4c9f      	ldr	r4, [pc, #636]	; (8005760 <HAL_ADC_ConfigChannel+0x388>)
 80054e4:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80054e6:	6881      	ldr	r1, [r0, #8]
 80054e8:	0992      	lsrs	r2, r2, #6
 80054ea:	fba4 4202 	umull	r4, r2, r4, r2
 80054ee:	0992      	lsrs	r2, r2, #6
 80054f0:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 80054f4:	3201      	adds	r2, #1
 80054f6:	4329      	orrs	r1, r5
 80054f8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80054fc:	0092      	lsls	r2, r2, #2
 80054fe:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8005502:	6081      	str	r1, [r0, #8]
 8005504:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8005506:	9a01      	ldr	r2, [sp, #4]
 8005508:	b12a      	cbz	r2, 8005516 <HAL_ADC_ConfigChannel+0x13e>
            wait_loop_index--;
 800550a:	9a01      	ldr	r2, [sp, #4]
 800550c:	3a01      	subs	r2, #1
 800550e:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8005510:	9a01      	ldr	r2, [sp, #4]
 8005512:	2a00      	cmp	r2, #0
 8005514:	d1f9      	bne.n	800550a <HAL_ADC_ConfigChannel+0x132>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005516:	2000      	movs	r0, #0
 8005518:	e7d3      	b.n	80054c2 <HAL_ADC_ConfigChannel+0xea>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800551a:	6890      	ldr	r0, [r2, #8]
 800551c:	0700      	lsls	r0, r0, #28
 800551e:	d47e      	bmi.n	800561e <HAL_ADC_ConfigChannel+0x246>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005520:	6888      	ldr	r0, [r1, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005522:	680d      	ldr	r5, [r1, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005524:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 8005528:	f000 8120 	beq.w	800576c <HAL_ADC_ConfigChannel+0x394>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800552c:	0dee      	lsrs	r6, r5, #23
 800552e:	f102 0c14 	add.w	ip, r2, #20
 8005532:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 8005536:	f3c5 5504 	ubfx	r5, r5, #20, #5
 800553a:	f85c 4006 	ldr.w	r4, [ip, r6]
 800553e:	2707      	movs	r7, #7
 8005540:	40a8      	lsls	r0, r5
 8005542:	fa07 f505 	lsl.w	r5, r7, r5
 8005546:	ea24 0405 	bic.w	r4, r4, r5
 800554a:	4320      	orrs	r0, r4
 800554c:	f84c 0006 	str.w	r0, [ip, r6]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005550:	6950      	ldr	r0, [r2, #20]
 8005552:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005556:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005558:	e9d1 5604 	ldrd	r5, r6, [r1, #16]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800555c:	2d04      	cmp	r5, #4
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800555e:	68d0      	ldr	r0, [r2, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005560:	d02d      	beq.n	80055be <HAL_ADC_ConfigChannel+0x1e6>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005562:	f102 0460 	add.w	r4, r2, #96	; 0x60
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005566:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 800556a:	0040      	lsls	r0, r0, #1
  MODIFY_REG(*preg,
 800556c:	f854 c025 	ldr.w	ip, [r4, r5, lsl #2]
 8005570:	4f7c      	ldr	r7, [pc, #496]	; (8005764 <HAL_ADC_ConfigChannel+0x38c>)
 8005572:	4086      	lsls	r6, r0
 8005574:	6808      	ldr	r0, [r1, #0]
 8005576:	ea0c 0707 	and.w	r7, ip, r7
 800557a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800557e:	4338      	orrs	r0, r7
 8005580:	4330      	orrs	r0, r6
 8005582:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8005586:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800558a:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 800558c:	698e      	ldr	r6, [r1, #24]
 800558e:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8005592:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
 8005596:	4330      	orrs	r0, r6
 8005598:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800559c:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800559e:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 80055a0:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 80055a4:	f1a5 0501 	sub.w	r5, r5, #1
 80055a8:	fab5 f585 	clz	r5, r5
 80055ac:	096d      	lsrs	r5, r5, #5
 80055ae:	f020 7000 	bic.w	r0, r0, #33554432	; 0x2000000
 80055b2:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 80055b6:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
 80055ba:	6808      	ldr	r0, [r1, #0]
}
 80055bc:	e73c      	b.n	8005438 <HAL_ADC_ConfigChannel+0x60>
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80055be:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80055c0:	6e14      	ldr	r4, [r2, #96]	; 0x60
 80055c2:	6e14      	ldr	r4, [r2, #96]	; 0x60
 80055c4:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80055c8:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80055cc:	2d00      	cmp	r5, #0
 80055ce:	f040 80df 	bne.w	8005790 <HAL_ADC_ConfigChannel+0x3b8>
 80055d2:	f3c0 6584 	ubfx	r5, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80055d6:	42ac      	cmp	r4, r5
 80055d8:	f000 813d 	beq.w	8005856 <HAL_ADC_ConfigChannel+0x47e>
 80055dc:	6e54      	ldr	r4, [r2, #100]	; 0x64
 80055de:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80055e0:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80055e4:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80055e8:	f102 0764 	add.w	r7, r2, #100	; 0x64
 80055ec:	42ae      	cmp	r6, r5
 80055ee:	f000 8158 	beq.w	80058a2 <HAL_ADC_ConfigChannel+0x4ca>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80055f2:	68a6      	ldr	r6, [r4, #8]
 80055f4:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80055f6:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80055fa:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80055fe:	42ae      	cmp	r6, r5
 8005600:	f000 813d 	beq.w	800587e <HAL_ADC_ConfigChannel+0x4a6>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005604:	68e6      	ldr	r6, [r4, #12]
 8005606:	68e6      	ldr	r6, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005608:	f104 070c 	add.w	r7, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800560c:	f3c6 6484 	ubfx	r4, r6, #26, #5
 8005610:	42a5      	cmp	r5, r4
 8005612:	f47f af11 	bne.w	8005438 <HAL_ADC_ConfigChannel+0x60>
  MODIFY_REG(*preg,
 8005616:	6838      	ldr	r0, [r7, #0]
 8005618:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800561c:	6038      	str	r0, [r7, #0]
 800561e:	6808      	ldr	r0, [r1, #0]
}
 8005620:	e70a      	b.n	8005438 <HAL_ADC_ConfigChannel+0x60>
    SET_BIT(ADCx->DIFSEL,
 8005622:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 8005626:	f3c0 0512 	ubfx	r5, r0, #0, #19
 800562a:	432c      	orrs	r4, r5
 800562c:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005630:	2d00      	cmp	r5, #0
 8005632:	d053      	beq.n	80056dc <HAL_ADC_ConfigChannel+0x304>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005634:	fa90 f4a0 	rbit	r4, r0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005638:	2c00      	cmp	r4, #0
 800563a:	f000 80e8 	beq.w	800580e <HAL_ADC_ConfigChannel+0x436>
  {
    return 32U;
  }
  return __builtin_clz(value);
 800563e:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005642:	3401      	adds	r4, #1
 8005644:	f004 041f 	and.w	r4, r4, #31
 8005648:	2c09      	cmp	r4, #9
 800564a:	f240 80e0 	bls.w	800580e <HAL_ADC_ConfigChannel+0x436>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800564e:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8005652:	2c00      	cmp	r4, #0
 8005654:	f000 813d 	beq.w	80058d2 <HAL_ADC_ConfigChannel+0x4fa>
  return __builtin_clz(value);
 8005658:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800565c:	3401      	adds	r4, #1
 800565e:	06a4      	lsls	r4, r4, #26
 8005660:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005664:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005668:	2d00      	cmp	r5, #0
 800566a:	f000 8130 	beq.w	80058ce <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800566e:	fab5 f585 	clz	r5, r5
 8005672:	3501      	adds	r5, #1
 8005674:	f005 051f 	and.w	r5, r5, #31
 8005678:	2601      	movs	r6, #1
 800567a:	fa06 f505 	lsl.w	r5, r6, r5
 800567e:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005680:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8005684:	2800      	cmp	r0, #0
 8005686:	f000 8120 	beq.w	80058ca <HAL_ADC_ConfigChannel+0x4f2>
  return __builtin_clz(value);
 800568a:	fab0 f080 	clz	r0, r0
 800568e:	1c45      	adds	r5, r0, #1
 8005690:	f005 051f 	and.w	r5, r5, #31
 8005694:	2003      	movs	r0, #3
 8005696:	f06f 061d 	mvn.w	r6, #29
 800569a:	fb10 6005 	smlabb	r0, r0, r5, r6
 800569e:	0500      	lsls	r0, r0, #20
 80056a0:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80056a4:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80056a6:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 80056a8:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80056aa:	f005 0504 	and.w	r5, r5, #4
 80056ae:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 80056b2:	f3c0 5004 	ubfx	r0, r0, #20, #5
 80056b6:	fa04 fc00 	lsl.w	ip, r4, r0
 80056ba:	f04f 0e07 	mov.w	lr, #7
 80056be:	5974      	ldr	r4, [r6, r5]
 80056c0:	fa0e f000 	lsl.w	r0, lr, r0
 80056c4:	ea24 0000 	bic.w	r0, r4, r0
 80056c8:	ea40 000c 	orr.w	r0, r0, ip
 80056cc:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80056ce:	680c      	ldr	r4, [r1, #0]
}
 80056d0:	e6c4      	b.n	800545c <HAL_ADC_ConfigChannel+0x84>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80056d2:	491c      	ldr	r1, [pc, #112]	; (8005744 <HAL_ADC_ConfigChannel+0x36c>)
 80056d4:	e6cf      	b.n	8005476 <HAL_ADC_ConfigChannel+0x9e>
  __HAL_LOCK(hadc);
 80056d6:	2002      	movs	r0, #2
}
 80056d8:	b003      	add	sp, #12
 80056da:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80056dc:	0e80      	lsrs	r0, r0, #26
 80056de:	3001      	adds	r0, #1
 80056e0:	f000 051f 	and.w	r5, r0, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80056e4:	2d09      	cmp	r5, #9
 80056e6:	f200 8084 	bhi.w	80057f2 <HAL_ADC_ConfigChannel+0x41a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80056ea:	0684      	lsls	r4, r0, #26
 80056ec:	2001      	movs	r0, #1
 80056ee:	40a8      	lsls	r0, r5
 80056f0:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80056f4:	4304      	orrs	r4, r0
 80056f6:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 80056fa:	0500      	lsls	r0, r0, #20
 80056fc:	e7d2      	b.n	80056a4 <HAL_ADC_ConfigChannel+0x2cc>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80056fe:	4811      	ldr	r0, [pc, #68]	; (8005744 <HAL_ADC_ConfigChannel+0x36c>)
 8005700:	e6ee      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x108>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005702:	4919      	ldr	r1, [pc, #100]	; (8005768 <HAL_ADC_ConfigChannel+0x390>)
 8005704:	428c      	cmp	r4, r1
 8005706:	f47f af06 	bne.w	8005516 <HAL_ADC_ConfigChannel+0x13e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800570a:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 800570e:	f47f af02 	bne.w	8005516 <HAL_ADC_ConfigChannel+0x13e>
        if (ADC_VREFINT_INSTANCE(hadc))
 8005712:	490b      	ldr	r1, [pc, #44]	; (8005740 <HAL_ADC_ConfigChannel+0x368>)
 8005714:	428a      	cmp	r2, r1
 8005716:	f43f aefe 	beq.w	8005516 <HAL_ADC_ConfigChannel+0x13e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800571a:	4c0b      	ldr	r4, [pc, #44]	; (8005748 <HAL_ADC_ConfigChannel+0x370>)
 800571c:	f501 7100 	add.w	r1, r1, #512	; 0x200
 8005720:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8005724:	bf18      	it	ne
 8005726:	4621      	movne	r1, r4
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005728:	688a      	ldr	r2, [r1, #8]
 800572a:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 800572e:	432a      	orrs	r2, r5
 8005730:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005734:	608a      	str	r2, [r1, #8]
}
 8005736:	e6c4      	b.n	80054c2 <HAL_ADC_ConfigChannel+0xea>
 8005738:	407f0000 	.word	0x407f0000
 800573c:	80080000 	.word	0x80080000
 8005740:	50000100 	.word	0x50000100
 8005744:	50000300 	.word	0x50000300
 8005748:	50000700 	.word	0x50000700
 800574c:	c3210000 	.word	0xc3210000
 8005750:	90c00010 	.word	0x90c00010
 8005754:	c7520000 	.word	0xc7520000
 8005758:	50000600 	.word	0x50000600
 800575c:	20000008 	.word	0x20000008
 8005760:	053e2d63 	.word	0x053e2d63
 8005764:	03fff000 	.word	0x03fff000
 8005768:	cb840000 	.word	0xcb840000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800576c:	0de8      	lsrs	r0, r5, #23
 800576e:	f000 0004 	and.w	r0, r0, #4
 8005772:	f102 0414 	add.w	r4, r2, #20
  MODIFY_REG(*preg,
 8005776:	f3c5 5504 	ubfx	r5, r5, #20, #5
 800577a:	2607      	movs	r6, #7
 800577c:	40ae      	lsls	r6, r5
 800577e:	5825      	ldr	r5, [r4, r0]
 8005780:	ea25 0506 	bic.w	r5, r5, r6
 8005784:	5025      	str	r5, [r4, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005786:	6950      	ldr	r0, [r2, #20]
 8005788:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800578c:	6150      	str	r0, [r2, #20]
}
 800578e:	e6e3      	b.n	8005558 <HAL_ADC_ConfigChannel+0x180>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005790:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005794:	b11d      	cbz	r5, 800579e <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8005796:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800579a:	42ac      	cmp	r4, r5
 800579c:	d05b      	beq.n	8005856 <HAL_ADC_ConfigChannel+0x47e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800579e:	6e54      	ldr	r4, [r2, #100]	; 0x64
 80057a0:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80057a2:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80057a6:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80057aa:	f102 0764 	add.w	r7, r2, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ae:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80057b2:	b11d      	cbz	r5, 80057bc <HAL_ADC_ConfigChannel+0x3e4>
  return __builtin_clz(value);
 80057b4:	fab5 f585 	clz	r5, r5
 80057b8:	42ae      	cmp	r6, r5
 80057ba:	d072      	beq.n	80058a2 <HAL_ADC_ConfigChannel+0x4ca>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80057bc:	68a5      	ldr	r5, [r4, #8]
 80057be:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80057c0:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80057c4:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057c8:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80057cc:	b11d      	cbz	r5, 80057d6 <HAL_ADC_ConfigChannel+0x3fe>
  return __builtin_clz(value);
 80057ce:	fab5 f585 	clz	r5, r5
 80057d2:	42ae      	cmp	r6, r5
 80057d4:	d053      	beq.n	800587e <HAL_ADC_ConfigChannel+0x4a6>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80057d6:	68e5      	ldr	r5, [r4, #12]
 80057d8:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80057da:	f104 070c 	add.w	r7, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80057de:	f3c5 6484 	ubfx	r4, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057e2:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80057e6:	2d00      	cmp	r5, #0
 80057e8:	f43f ae26 	beq.w	8005438 <HAL_ADC_ConfigChannel+0x60>
  return __builtin_clz(value);
 80057ec:	fab5 f585 	clz	r5, r5
 80057f0:	e70e      	b.n	8005610 <HAL_ADC_ConfigChannel+0x238>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80057f2:	0684      	lsls	r4, r0, #26
 80057f4:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 80057f8:	381e      	subs	r0, #30
 80057fa:	2601      	movs	r6, #1
 80057fc:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8005800:	0500      	lsls	r0, r0, #20
 8005802:	fa06 f505 	lsl.w	r5, r6, r5
 8005806:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 800580a:	432c      	orrs	r4, r5
 800580c:	e74a      	b.n	80056a4 <HAL_ADC_ConfigChannel+0x2cc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800580e:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8005812:	2c00      	cmp	r4, #0
 8005814:	d065      	beq.n	80058e2 <HAL_ADC_ConfigChannel+0x50a>
  return __builtin_clz(value);
 8005816:	fab4 f484 	clz	r4, r4
 800581a:	3401      	adds	r4, #1
 800581c:	06a4      	lsls	r4, r4, #26
 800581e:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005822:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005826:	2d00      	cmp	r5, #0
 8005828:	d059      	beq.n	80058de <HAL_ADC_ConfigChannel+0x506>
  return __builtin_clz(value);
 800582a:	fab5 f585 	clz	r5, r5
 800582e:	3501      	adds	r5, #1
 8005830:	f005 051f 	and.w	r5, r5, #31
 8005834:	2601      	movs	r6, #1
 8005836:	fa06 f505 	lsl.w	r5, r6, r5
 800583a:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800583c:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8005840:	2800      	cmp	r0, #0
 8005842:	d049      	beq.n	80058d8 <HAL_ADC_ConfigChannel+0x500>
  return __builtin_clz(value);
 8005844:	fab0 f080 	clz	r0, r0
 8005848:	3001      	adds	r0, #1
 800584a:	f000 001f 	and.w	r0, r0, #31
 800584e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8005852:	0500      	lsls	r0, r0, #20
 8005854:	e726      	b.n	80056a4 <HAL_ADC_ConfigChannel+0x2cc>
  MODIFY_REG(*preg,
 8005856:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8005858:	4614      	mov	r4, r2
 800585a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800585e:	f844 0f60 	str.w	r0, [r4, #96]!
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005862:	6e50      	ldr	r0, [r2, #100]	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005864:	6808      	ldr	r0, [r1, #0]
 8005866:	6e56      	ldr	r6, [r2, #100]	; 0x64
 8005868:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800586c:	f102 0764 	add.w	r7, r2, #100	; 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005870:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005874:	2d00      	cmp	r5, #0
 8005876:	d19a      	bne.n	80057ae <HAL_ADC_ConfigChannel+0x3d6>
 8005878:	f3c0 6584 	ubfx	r5, r0, #26, #5
 800587c:	e6b6      	b.n	80055ec <HAL_ADC_ConfigChannel+0x214>
  MODIFY_REG(*preg,
 800587e:	6838      	ldr	r0, [r7, #0]
 8005880:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005884:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005886:	68e0      	ldr	r0, [r4, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005888:	6808      	ldr	r0, [r1, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800588a:	f104 070c 	add.w	r7, r4, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800588e:	68e4      	ldr	r4, [r4, #12]
 8005890:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005894:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005898:	2d00      	cmp	r5, #0
 800589a:	d1a2      	bne.n	80057e2 <HAL_ADC_ConfigChannel+0x40a>
 800589c:	f3c0 6584 	ubfx	r5, r0, #26, #5
 80058a0:	e6b6      	b.n	8005610 <HAL_ADC_ConfigChannel+0x238>
  MODIFY_REG(*preg,
 80058a2:	6838      	ldr	r0, [r7, #0]
 80058a4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80058a8:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80058aa:	68a0      	ldr	r0, [r4, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80058ac:	6808      	ldr	r0, [r1, #0]
 80058ae:	68a6      	ldr	r6, [r4, #8]
 80058b0:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80058b4:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80058b8:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80058bc:	2d00      	cmp	r5, #0
 80058be:	d183      	bne.n	80057c8 <HAL_ADC_ConfigChannel+0x3f0>
 80058c0:	f3c0 6584 	ubfx	r5, r0, #26, #5
 80058c4:	e69b      	b.n	80055fe <HAL_ADC_ConfigChannel+0x226>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80058c6:	4908      	ldr	r1, [pc, #32]	; (80058e8 <HAL_ADC_ConfigChannel+0x510>)
 80058c8:	e5ee      	b.n	80054a8 <HAL_ADC_ConfigChannel+0xd0>
 80058ca:	4808      	ldr	r0, [pc, #32]	; (80058ec <HAL_ADC_ConfigChannel+0x514>)
 80058cc:	e6ea      	b.n	80056a4 <HAL_ADC_ConfigChannel+0x2cc>
 80058ce:	2502      	movs	r5, #2
 80058d0:	e6d5      	b.n	800567e <HAL_ADC_ConfigChannel+0x2a6>
 80058d2:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
 80058d6:	e6c5      	b.n	8005664 <HAL_ADC_ConfigChannel+0x28c>
 80058d8:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 80058dc:	e6e2      	b.n	80056a4 <HAL_ADC_ConfigChannel+0x2cc>
 80058de:	2502      	movs	r5, #2
 80058e0:	e7ab      	b.n	800583a <HAL_ADC_ConfigChannel+0x462>
 80058e2:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
 80058e6:	e79c      	b.n	8005822 <HAL_ADC_ConfigChannel+0x44a>
 80058e8:	50000300 	.word	0x50000300
 80058ec:	fe500000 	.word	0xfe500000

080058f0 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80058f0:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80058f2:	689a      	ldr	r2, [r3, #8]
 80058f4:	07d2      	lsls	r2, r2, #31
 80058f6:	d501      	bpl.n	80058fc <ADC_Enable+0xc>
  return HAL_OK;
 80058f8:	2000      	movs	r0, #0
}
 80058fa:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80058fc:	6899      	ldr	r1, [r3, #8]
 80058fe:	4a18      	ldr	r2, [pc, #96]	; (8005960 <ADC_Enable+0x70>)
 8005900:	4211      	tst	r1, r2
{
 8005902:	b570      	push	{r4, r5, r6, lr}
 8005904:	4606      	mov	r6, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005906:	d008      	beq.n	800591a <ADC_Enable+0x2a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005908:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 800590a:	f043 0310 	orr.w	r3, r3, #16
 800590e:	65f3      	str	r3, [r6, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005910:	6e33      	ldr	r3, [r6, #96]	; 0x60
          return HAL_ERROR;
 8005912:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005914:	4303      	orrs	r3, r0
 8005916:	6633      	str	r3, [r6, #96]	; 0x60
}
 8005918:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 800591a:	689a      	ldr	r2, [r3, #8]
 800591c:	4d11      	ldr	r5, [pc, #68]	; (8005964 <ADC_Enable+0x74>)
 800591e:	402a      	ands	r2, r5
 8005920:	f042 0201 	orr.w	r2, r2, #1
 8005924:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8005926:	f7fd f941 	bl	8002bac <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800592a:	6833      	ldr	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800592c:	4604      	mov	r4, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	07d0      	lsls	r0, r2, #31
 8005932:	d413      	bmi.n	800595c <ADC_Enable+0x6c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005934:	689a      	ldr	r2, [r3, #8]
 8005936:	07d1      	lsls	r1, r2, #31
 8005938:	d404      	bmi.n	8005944 <ADC_Enable+0x54>
  MODIFY_REG(ADCx->CR,
 800593a:	689a      	ldr	r2, [r3, #8]
 800593c:	402a      	ands	r2, r5
 800593e:	f042 0201 	orr.w	r2, r2, #1
 8005942:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005944:	f7fd f932 	bl	8002bac <HAL_GetTick>
 8005948:	1b03      	subs	r3, r0, r4
 800594a:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800594c:	6833      	ldr	r3, [r6, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800594e:	d9ee      	bls.n	800592e <ADC_Enable+0x3e>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005950:	681a      	ldr	r2, [r3, #0]
 8005952:	07d2      	lsls	r2, r2, #31
 8005954:	d5d8      	bpl.n	8005908 <ADC_Enable+0x18>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	07d0      	lsls	r0, r2, #31
 800595a:	d5eb      	bpl.n	8005934 <ADC_Enable+0x44>
  return HAL_OK;
 800595c:	2000      	movs	r0, #0
}
 800595e:	bd70      	pop	{r4, r5, r6, pc}
 8005960:	8000003f 	.word	0x8000003f
 8005964:	7fffffc0 	.word	0x7fffffc0

08005968 <HAL_ADC_Start_DMA>:
{
 8005968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800596c:	6805      	ldr	r5, [r0, #0]
 800596e:	f1b5 4fa0 	cmp.w	r5, #1342177280	; 0x50000000
{
 8005972:	4604      	mov	r4, r0
 8005974:	460e      	mov	r6, r1
 8005976:	4617      	mov	r7, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005978:	d022      	beq.n	80059c0 <HAL_ADC_Start_DMA+0x58>
 800597a:	4a39      	ldr	r2, [pc, #228]	; (8005a60 <HAL_ADC_Start_DMA+0xf8>)
 800597c:	4839      	ldr	r0, [pc, #228]	; (8005a64 <HAL_ADC_Start_DMA+0xfc>)
 800597e:	4b3a      	ldr	r3, [pc, #232]	; (8005a68 <HAL_ADC_Start_DMA+0x100>)
 8005980:	4295      	cmp	r5, r2
 8005982:	bf08      	it	eq
 8005984:	4618      	moveq	r0, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005986:	6882      	ldr	r2, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005988:	68ab      	ldr	r3, [r5, #8]
 800598a:	075b      	lsls	r3, r3, #29
 800598c:	d415      	bmi.n	80059ba <HAL_ADC_Start_DMA+0x52>
    __HAL_LOCK(hadc);
 800598e:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8005992:	2b01      	cmp	r3, #1
 8005994:	d011      	beq.n	80059ba <HAL_ADC_Start_DMA+0x52>
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8005996:	4b35      	ldr	r3, [pc, #212]	; (8005a6c <HAL_ADC_Start_DMA+0x104>)
    __HAL_LOCK(hadc);
 8005998:	2001      	movs	r0, #1
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800599a:	429d      	cmp	r5, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800599c:	f002 081f 	and.w	r8, r2, #31
    __HAL_LOCK(hadc);
 80059a0:	f884 0058 	strb.w	r0, [r4, #88]	; 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80059a4:	d00e      	beq.n	80059c4 <HAL_ADC_Start_DMA+0x5c>
 80059a6:	f240 2321 	movw	r3, #545	; 0x221
 80059aa:	fa23 f308 	lsr.w	r3, r3, r8
 80059ae:	4003      	ands	r3, r0
 80059b0:	d108      	bne.n	80059c4 <HAL_ADC_Start_DMA+0x5c>
      __HAL_UNLOCK(hadc);
 80059b2:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
}
 80059b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmp_hal_status = HAL_BUSY;
 80059ba:	2002      	movs	r0, #2
}
 80059bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80059c0:	4829      	ldr	r0, [pc, #164]	; (8005a68 <HAL_ADC_Start_DMA+0x100>)
 80059c2:	e7e0      	b.n	8005986 <HAL_ADC_Start_DMA+0x1e>
      tmp_hal_status = ADC_Enable(hadc);
 80059c4:	4620      	mov	r0, r4
 80059c6:	f7ff ff93 	bl	80058f0 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 80059ca:	2800      	cmp	r0, #0
 80059cc:	d13f      	bne.n	8005a4e <HAL_ADC_Start_DMA+0xe6>
        ADC_STATE_CLR_SET(hadc->State,
 80059ce:	6de3      	ldr	r3, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80059d0:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 80059d2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80059d6:	f023 0301 	bic.w	r3, r3, #1
 80059da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059de:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80059e0:	4b1f      	ldr	r3, [pc, #124]	; (8005a60 <HAL_ADC_Start_DMA+0xf8>)
 80059e2:	4299      	cmp	r1, r3
 80059e4:	d038      	beq.n	8005a58 <HAL_ADC_Start_DMA+0xf0>
 80059e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80059ea:	4299      	cmp	r1, r3
 80059ec:	d034      	beq.n	8005a58 <HAL_ADC_Start_DMA+0xf0>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80059ee:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80059f0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80059f4:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80059f6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80059f8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80059fa:	4d1d      	ldr	r5, [pc, #116]	; (8005a70 <HAL_ADC_Start_DMA+0x108>)
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80059fc:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005a00:	bf1c      	itt	ne
 8005a02:	6e23      	ldrne	r3, [r4, #96]	; 0x60
 8005a04:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 8005a08:	6623      	str	r3, [r4, #96]	; 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005a0a:	62c5      	str	r5, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005a0c:	4d19      	ldr	r5, [pc, #100]	; (8005a74 <HAL_ADC_Start_DMA+0x10c>)
 8005a0e:	6305      	str	r5, [r0, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005a10:	4d19      	ldr	r5, [pc, #100]	; (8005a78 <HAL_ADC_Start_DMA+0x110>)
 8005a12:	6345      	str	r5, [r0, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005a14:	251c      	movs	r5, #28
 8005a16:	600d      	str	r5, [r1, #0]
        __HAL_UNLOCK(hadc);
 8005a18:	2500      	movs	r5, #0
 8005a1a:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005a1e:	684d      	ldr	r5, [r1, #4]
 8005a20:	f045 0510 	orr.w	r5, r5, #16
 8005a24:	604d      	str	r5, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005a26:	68cd      	ldr	r5, [r1, #12]
 8005a28:	f045 0501 	orr.w	r5, r5, #1
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005a2c:	463b      	mov	r3, r7
 8005a2e:	4632      	mov	r2, r6
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005a30:	60cd      	str	r5, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005a32:	3140      	adds	r1, #64	; 0x40
 8005a34:	f000 f9e0 	bl	8005df8 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005a38:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8005a3a:	6893      	ldr	r3, [r2, #8]
 8005a3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005a40:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005a44:	f043 0304 	orr.w	r3, r3, #4
 8005a48:	6093      	str	r3, [r2, #8]
}
 8005a4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 8005a4e:	2300      	movs	r3, #0
 8005a50:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
}
 8005a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005a58:	f1b8 0f00 	cmp.w	r8, #0
 8005a5c:	d1cb      	bne.n	80059f6 <HAL_ADC_Start_DMA+0x8e>
 8005a5e:	e7c6      	b.n	80059ee <HAL_ADC_Start_DMA+0x86>
 8005a60:	50000100 	.word	0x50000100
 8005a64:	50000700 	.word	0x50000700
 8005a68:	50000300 	.word	0x50000300
 8005a6c:	50000600 	.word	0x50000600
 8005a70:	08005351 	.word	0x08005351
 8005a74:	08005341 	.word	0x08005341
 8005a78:	080053bd 	.word	0x080053bd

08005a7c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005a7c:	b470      	push	{r4, r5, r6}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005a7e:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005a82:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8005a84:	2a01      	cmp	r2, #1
{
 8005a86:	b09d      	sub	sp, #116	; 0x74
  __HAL_LOCK(hadc);
 8005a88:	d056      	beq.n	8005b38 <HAL_ADCEx_MultiModeConfigChannel+0xbc>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005a8a:	6802      	ldr	r2, [r0, #0]
 8005a8c:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8005a8e:	2400      	movs	r4, #0
  __HAL_LOCK(hadc);
 8005a90:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005a92:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8005a96:	9418      	str	r4, [sp, #96]	; 0x60
  __HAL_LOCK(hadc);
 8005a98:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8005a9c:	9419      	str	r4, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005a9e:	d00b      	beq.n	8005ab8 <HAL_ADCEx_MultiModeConfigChannel+0x3c>
 8005aa0:	4d48      	ldr	r5, [pc, #288]	; (8005bc4 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8005aa2:	42aa      	cmp	r2, r5
 8005aa4:	d046      	beq.n	8005b34 <HAL_ADCEx_MultiModeConfigChannel+0xb8>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005aa6:	6dda      	ldr	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005aa8:	f883 4058 	strb.w	r4, [r3, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005aac:	f042 0220 	orr.w	r2, r2, #32
 8005ab0:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8005ab2:	b01d      	add	sp, #116	; 0x74
 8005ab4:	bc70      	pop	{r4, r5, r6}
 8005ab6:	4770      	bx	lr
 8005ab8:	4843      	ldr	r0, [pc, #268]	; (8005bc8 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005aba:	6880      	ldr	r0, [r0, #8]
 8005abc:	0740      	lsls	r0, r0, #29
 8005abe:	d50b      	bpl.n	8005ad8 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 8005ac0:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005ac2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005ac4:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 8005ac8:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005aca:	65da      	str	r2, [r3, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8005ad2:	b01d      	add	sp, #116	; 0x74
 8005ad4:	bc70      	pop	{r4, r5, r6}
 8005ad6:	4770      	bx	lr
 8005ad8:	6890      	ldr	r0, [r2, #8]
 8005ada:	0744      	lsls	r4, r0, #29
 8005adc:	d4f1      	bmi.n	8005ac2 <HAL_ADCEx_MultiModeConfigChannel+0x46>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005ade:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8005ae2:	d02d      	beq.n	8005b40 <HAL_ADCEx_MultiModeConfigChannel+0xc4>
 8005ae4:	4838      	ldr	r0, [pc, #224]	; (8005bc8 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8005ae6:	4282      	cmp	r2, r0
 8005ae8:	d02a      	beq.n	8005b40 <HAL_ADCEx_MultiModeConfigChannel+0xc4>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005aea:	2e00      	cmp	r6, #0
 8005aec:	d058      	beq.n	8005ba0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005aee:	4837      	ldr	r0, [pc, #220]	; (8005bcc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005af0:	684c      	ldr	r4, [r1, #4]
 8005af2:	6882      	ldr	r2, [r0, #8]
 8005af4:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005af8:	4322      	orrs	r2, r4
 8005afa:	f893 4038 	ldrb.w	r4, [r3, #56]	; 0x38
 8005afe:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8005b02:	6082      	str	r2, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005b04:	4a2f      	ldr	r2, [pc, #188]	; (8005bc4 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8005b06:	6894      	ldr	r4, [r2, #8]
 8005b08:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8005b0c:	6892      	ldr	r2, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005b0e:	4322      	orrs	r2, r4
 8005b10:	4c2f      	ldr	r4, [pc, #188]	; (8005bd0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005b12:	68a4      	ldr	r4, [r4, #8]
 8005b14:	4322      	orrs	r2, r4
 8005b16:	43d2      	mvns	r2, r2
 8005b18:	f002 0201 	and.w	r2, r2, #1
 8005b1c:	b142      	cbz	r2, 8005b30 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
        MODIFY_REG(tmpADC_Common->CCR,
 8005b1e:	6884      	ldr	r4, [r0, #8]
 8005b20:	688a      	ldr	r2, [r1, #8]
 8005b22:	f424 6171 	bic.w	r1, r4, #3856	; 0xf10
 8005b26:	4332      	orrs	r2, r6
 8005b28:	f021 010f 	bic.w	r1, r1, #15
 8005b2c:	430a      	orrs	r2, r1
 8005b2e:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b30:	2000      	movs	r0, #0
 8005b32:	e7cb      	b.n	8005acc <HAL_ADCEx_MultiModeConfigChannel+0x50>
 8005b34:	4827      	ldr	r0, [pc, #156]	; (8005bd4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8005b36:	e7c0      	b.n	8005aba <HAL_ADCEx_MultiModeConfigChannel+0x3e>
  __HAL_LOCK(hadc);
 8005b38:	2002      	movs	r0, #2
}
 8005b3a:	b01d      	add	sp, #116	; 0x74
 8005b3c:	bc70      	pop	{r4, r5, r6}
 8005b3e:	4770      	bx	lr
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005b40:	b1ae      	cbz	r6, 8005b6e <HAL_ADCEx_MultiModeConfigChannel+0xf2>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005b42:	4825      	ldr	r0, [pc, #148]	; (8005bd8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005b44:	684c      	ldr	r4, [r1, #4]
 8005b46:	6882      	ldr	r2, [r0, #8]
 8005b48:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005b4c:	4322      	orrs	r2, r4
 8005b4e:	f893 4038 	ldrb.w	r4, [r3, #56]	; 0x38
 8005b52:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8005b56:	6082      	str	r2, [r0, #8]
 8005b58:	4a1b      	ldr	r2, [pc, #108]	; (8005bc8 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8005b5a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005b5e:	6880      	ldr	r0, [r0, #8]
 8005b60:	6892      	ldr	r2, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005b62:	4302      	orrs	r2, r0
 8005b64:	43d2      	mvns	r2, r2
 8005b66:	481c      	ldr	r0, [pc, #112]	; (8005bd8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005b68:	f002 0201 	and.w	r2, r2, #1
 8005b6c:	e7d6      	b.n	8005b1c <HAL_ADCEx_MultiModeConfigChannel+0xa0>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005b6e:	491a      	ldr	r1, [pc, #104]	; (8005bd8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005b70:	688a      	ldr	r2, [r1, #8]
 8005b72:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005b76:	608a      	str	r2, [r1, #8]
 8005b78:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005b7c:	4a12      	ldr	r2, [pc, #72]	; (8005bc8 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8005b7e:	6880      	ldr	r0, [r0, #8]
 8005b80:	6892      	ldr	r2, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005b82:	4915      	ldr	r1, [pc, #84]	; (8005bd8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005b84:	4302      	orrs	r2, r0
 8005b86:	43d2      	mvns	r2, r2
 8005b88:	f002 0201 	and.w	r2, r2, #1
 8005b8c:	2a00      	cmp	r2, #0
 8005b8e:	d0cf      	beq.n	8005b30 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005b90:	688a      	ldr	r2, [r1, #8]
 8005b92:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8005b96:	f022 020f 	bic.w	r2, r2, #15
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b9a:	2000      	movs	r0, #0
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005b9c:	608a      	str	r2, [r1, #8]
 8005b9e:	e795      	b.n	8005acc <HAL_ADCEx_MultiModeConfigChannel+0x50>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005ba0:	490a      	ldr	r1, [pc, #40]	; (8005bcc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005ba2:	4808      	ldr	r0, [pc, #32]	; (8005bc4 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8005ba4:	688a      	ldr	r2, [r1, #8]
 8005ba6:	4c0b      	ldr	r4, [pc, #44]	; (8005bd4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8005ba8:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005bac:	608a      	str	r2, [r1, #8]
 8005bae:	6880      	ldr	r0, [r0, #8]
 8005bb0:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005bb2:	4302      	orrs	r2, r0
 8005bb4:	4806      	ldr	r0, [pc, #24]	; (8005bd0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005bb6:	6880      	ldr	r0, [r0, #8]
 8005bb8:	4302      	orrs	r2, r0
 8005bba:	43d2      	mvns	r2, r2
 8005bbc:	f002 0201 	and.w	r2, r2, #1
 8005bc0:	e7e4      	b.n	8005b8c <HAL_ADCEx_MultiModeConfigChannel+0x110>
 8005bc2:	bf00      	nop
 8005bc4:	50000400 	.word	0x50000400
 8005bc8:	50000100 	.word	0x50000100
 8005bcc:	50000700 	.word	0x50000700
 8005bd0:	50000600 	.word	0x50000600
 8005bd4:	50000500 	.word	0x50000500
 8005bd8:	50000300 	.word	0x50000300

08005bdc <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005bdc:	4907      	ldr	r1, [pc, #28]	; (8005bfc <HAL_NVIC_SetPriorityGrouping+0x20>)
 8005bde:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005be0:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005be2:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005be6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005bea:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005bec:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005bee:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005bf2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8005bf6:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005bf8:	4770      	bx	lr
 8005bfa:	bf00      	nop
 8005bfc:	e000ed00 	.word	0xe000ed00

08005c00 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005c00:	4b1c      	ldr	r3, [pc, #112]	; (8005c74 <HAL_NVIC_SetPriority+0x74>)
 8005c02:	68db      	ldr	r3, [r3, #12]
 8005c04:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005c08:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005c0a:	f1c3 0e07 	rsb	lr, r3, #7
 8005c0e:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005c12:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005c16:	bf28      	it	cs
 8005c18:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005c1c:	f1bc 0f06 	cmp.w	ip, #6
 8005c20:	d91b      	bls.n	8005c5a <HAL_NVIC_SetPriority+0x5a>
 8005c22:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005c24:	f04f 3cff 	mov.w	ip, #4294967295
 8005c28:	fa0c fc03 	lsl.w	ip, ip, r3
 8005c2c:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c30:	f04f 3cff 	mov.w	ip, #4294967295
 8005c34:	fa0c fc0e 	lsl.w	ip, ip, lr
 8005c38:	ea21 010c 	bic.w	r1, r1, ip
 8005c3c:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8005c3e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c40:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8005c44:	db0c      	blt.n	8005c60 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c46:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8005c4a:	0109      	lsls	r1, r1, #4
 8005c4c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8005c50:	b2c9      	uxtb	r1, r1
 8005c52:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8005c56:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c5a:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005c5c:	4613      	mov	r3, r2
 8005c5e:	e7e7      	b.n	8005c30 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c60:	4b05      	ldr	r3, [pc, #20]	; (8005c78 <HAL_NVIC_SetPriority+0x78>)
 8005c62:	f000 000f 	and.w	r0, r0, #15
 8005c66:	0109      	lsls	r1, r1, #4
 8005c68:	4403      	add	r3, r0
 8005c6a:	b2c9      	uxtb	r1, r1
 8005c6c:	7619      	strb	r1, [r3, #24]
 8005c6e:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c72:	bf00      	nop
 8005c74:	e000ed00 	.word	0xe000ed00
 8005c78:	e000ecfc 	.word	0xe000ecfc

08005c7c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005c7c:	2800      	cmp	r0, #0
 8005c7e:	db07      	blt.n	8005c90 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005c80:	4a04      	ldr	r2, [pc, #16]	; (8005c94 <HAL_NVIC_EnableIRQ+0x18>)
 8005c82:	0941      	lsrs	r1, r0, #5
 8005c84:	2301      	movs	r3, #1
 8005c86:	f000 001f 	and.w	r0, r0, #31
 8005c8a:	4083      	lsls	r3, r0
 8005c8c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005c90:	4770      	bx	lr
 8005c92:	bf00      	nop
 8005c94:	e000e100 	.word	0xe000e100

08005c98 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005c98:	3801      	subs	r0, #1
 8005c9a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8005c9e:	d210      	bcs.n	8005cc2 <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005ca0:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005ca2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ca6:	4c08      	ldr	r4, [pc, #32]	; (8005cc8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005ca8:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005caa:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 8005cae:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005cb2:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005cb4:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005cb6:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005cb8:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 8005cba:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005cbe:	6119      	str	r1, [r3, #16]
 8005cc0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8005cc2:	2001      	movs	r0, #1
 8005cc4:	4770      	bx	lr
 8005cc6:	bf00      	nop
 8005cc8:	e000ed00 	.word	0xe000ed00

08005ccc <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005ccc:	2800      	cmp	r0, #0
 8005cce:	d078      	beq.n	8005dc2 <HAL_DMA_Init+0xf6>
{
 8005cd0:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005cd2:	4b3d      	ldr	r3, [pc, #244]	; (8005dc8 <HAL_DMA_Init+0xfc>)
 8005cd4:	6804      	ldr	r4, [r0, #0]
 8005cd6:	429c      	cmp	r4, r3
 8005cd8:	d95f      	bls.n	8005d9a <HAL_DMA_Init+0xce>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005cda:	4a3c      	ldr	r2, [pc, #240]	; (8005dcc <HAL_DMA_Init+0x100>)
 8005cdc:	4b3c      	ldr	r3, [pc, #240]	; (8005dd0 <HAL_DMA_Init+0x104>)
    hdma->DmaBaseAddress = DMA2;
 8005cde:	493d      	ldr	r1, [pc, #244]	; (8005dd4 <HAL_DMA_Init+0x108>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005ce0:	4422      	add	r2, r4
 8005ce2:	fba3 3202 	umull	r3, r2, r3, r2
 8005ce6:	0912      	lsrs	r2, r2, #4
 8005ce8:	0092      	lsls	r2, r2, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005cea:	2302      	movs	r3, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005cec:	6885      	ldr	r5, [r0, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 8005cee:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp |=  hdma->Init.Direction        |
 8005cf2:	68c3      	ldr	r3, [r0, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005cf4:	4e36      	ldr	r6, [pc, #216]	; (8005dd0 <HAL_DMA_Init+0x104>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005cf6:	4f34      	ldr	r7, [pc, #208]	; (8005dc8 <HAL_DMA_Init+0xfc>)
 8005cf8:	e9c0 1210 	strd	r1, r2, [r0, #64]	; 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005cfc:	6901      	ldr	r1, [r0, #16]
  tmp |=  hdma->Init.Direction        |
 8005cfe:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d00:	430b      	orrs	r3, r1
 8005d02:	6941      	ldr	r1, [r0, #20]
 8005d04:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d06:	6981      	ldr	r1, [r0, #24]
 8005d08:	430b      	orrs	r3, r1
  tmp = hdma->Instance->CCR;
 8005d0a:	6821      	ldr	r1, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005d0c:	f421 4cff 	bic.w	ip, r1, #32640	; 0x7f80
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d10:	69c1      	ldr	r1, [r0, #28]
 8005d12:	430b      	orrs	r3, r1
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005d14:	b2e1      	uxtb	r1, r4
 8005d16:	3908      	subs	r1, #8
 8005d18:	fba6 6101 	umull	r6, r1, r6, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8005d1c:	6a06      	ldr	r6, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005d1e:	f02c 0c70 	bic.w	ip, ip, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8005d22:	4333      	orrs	r3, r6
  tmp |=  hdma->Init.Direction        |
 8005d24:	ea43 030c 	orr.w	r3, r3, ip
  hdma->Instance->CCR = tmp;
 8005d28:	6023      	str	r3, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005d2a:	4e2b      	ldr	r6, [pc, #172]	; (8005dd8 <HAL_DMA_Init+0x10c>)
 8005d2c:	4b2b      	ldr	r3, [pc, #172]	; (8005ddc <HAL_DMA_Init+0x110>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005d2e:	f3c1 1104 	ubfx	r1, r1, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005d32:	42bc      	cmp	r4, r7
 8005d34:	bf98      	it	ls
 8005d36:	4633      	movls	r3, r6
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005d38:	f04f 0c01 	mov.w	ip, #1
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005d3c:	4c28      	ldr	r4, [pc, #160]	; (8005de0 <HAL_DMA_Init+0x114>)
 8005d3e:	64c4      	str	r4, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005d40:	fa0c f101 	lsl.w	r1, ip, r1
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005d44:	18d4      	adds	r4, r2, r3
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005d46:	f5b5 4f80 	cmp.w	r5, #16384	; 0x4000
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005d4a:	6501      	str	r1, [r0, #80]	; 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005d4c:	6484      	str	r4, [r0, #72]	; 0x48
 8005d4e:	ea4f 0292 	mov.w	r2, r2, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005d52:	d02b      	beq.n	8005dac <HAL_DMA_Init+0xe0>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005d54:	6845      	ldr	r5, [r0, #4]
 8005d56:	b2ec      	uxtb	r4, r5
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005d58:	3d01      	subs	r5, #1
 8005d5a:	2d03      	cmp	r5, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005d5c:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d60:	f8c6 1084 	str.w	r1, [r6, #132]	; 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005d64:	d828      	bhi.n	8005db8 <HAL_DMA_Init+0xec>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005d66:	4b1f      	ldr	r3, [pc, #124]	; (8005de4 <HAL_DMA_Init+0x118>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005d68:	4d1f      	ldr	r5, [pc, #124]	; (8005de8 <HAL_DMA_Init+0x11c>)
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d6a:	4a20      	ldr	r2, [pc, #128]	; (8005dec <HAL_DMA_Init+0x120>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005d6c:	4423      	add	r3, r4

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005d6e:	3c01      	subs	r4, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005d70:	009b      	lsls	r3, r3, #2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005d72:	f004 041f 	and.w	r4, r4, #31
 8005d76:	fa0c f404 	lsl.w	r4, ip, r4
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005d7a:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005d7c:	e9c0 3515 	strd	r3, r5, [r0, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005d80:	65c4      	str	r4, [r0, #92]	; 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005d82:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d84:	6454      	str	r4, [r2, #68]	; 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d86:	2300      	movs	r3, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8005d88:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d8a:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8005d8c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8005d90:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
}
 8005d94:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8005d96:	4618      	mov	r0, r3
}
 8005d98:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005d9a:	4a15      	ldr	r2, [pc, #84]	; (8005df0 <HAL_DMA_Init+0x124>)
 8005d9c:	4b0c      	ldr	r3, [pc, #48]	; (8005dd0 <HAL_DMA_Init+0x104>)
    hdma->DmaBaseAddress = DMA1;
 8005d9e:	4915      	ldr	r1, [pc, #84]	; (8005df4 <HAL_DMA_Init+0x128>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005da0:	4422      	add	r2, r4
 8005da2:	fba3 3202 	umull	r3, r2, r3, r2
 8005da6:	0912      	lsrs	r2, r2, #4
 8005da8:	0092      	lsls	r2, r2, #2
    hdma->DmaBaseAddress = DMA1;
 8005daa:	e79e      	b.n	8005cea <HAL_DMA_Init+0x1e>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005dac:	2400      	movs	r4, #0
 8005dae:	6044      	str	r4, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005db0:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005db4:	f8c6 1084 	str.w	r1, [r6, #132]	; 0x84
    hdma->DMAmuxRequestGen = 0U;
 8005db8:	2300      	movs	r3, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 8005dba:	e9c0 3315 	strd	r3, r3, [r0, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005dbe:	65c3      	str	r3, [r0, #92]	; 0x5c
 8005dc0:	e7e1      	b.n	8005d86 <HAL_DMA_Init+0xba>
    return HAL_ERROR;
 8005dc2:	2001      	movs	r0, #1
}
 8005dc4:	4770      	bx	lr
 8005dc6:	bf00      	nop
 8005dc8:	40020407 	.word	0x40020407
 8005dcc:	bffdfbf8 	.word	0xbffdfbf8
 8005dd0:	cccccccd 	.word	0xcccccccd
 8005dd4:	40020400 	.word	0x40020400
 8005dd8:	40020800 	.word	0x40020800
 8005ddc:	40020820 	.word	0x40020820
 8005de0:	40020880 	.word	0x40020880
 8005de4:	1000823f 	.word	0x1000823f
 8005de8:	40020940 	.word	0x40020940
 8005dec:	40020900 	.word	0x40020900
 8005df0:	bffdfff8 	.word	0xbffdfff8
 8005df4:	40020000 	.word	0x40020000

08005df8 <HAL_DMA_Start_IT>:
{
 8005df8:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 8005dfa:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 8005dfe:	2c01      	cmp	r4, #1
 8005e00:	d051      	beq.n	8005ea6 <HAL_DMA_Start_IT+0xae>
 8005e02:	2401      	movs	r4, #1
 8005e04:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8005e08:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 8005e0c:	2c01      	cmp	r4, #1
 8005e0e:	d005      	beq.n	8005e1c <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma);
 8005e10:	2300      	movs	r3, #0
 8005e12:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 8005e16:	bcf0      	pop	{r4, r5, r6, r7}
    status = HAL_BUSY;
 8005e18:	2002      	movs	r0, #2
}
 8005e1a:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8005e1c:	2402      	movs	r4, #2
 8005e1e:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e22:	2400      	movs	r4, #0
 8005e24:	63c4      	str	r4, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8005e26:	6804      	ldr	r4, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005e28:	6cc6      	ldr	r6, [r0, #76]	; 0x4c
    __HAL_DMA_DISABLE(hdma);
 8005e2a:	6825      	ldr	r5, [r4, #0]
 8005e2c:	f025 0501 	bic.w	r5, r5, #1
 8005e30:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005e32:	e9d0 7514 	ldrd	r7, r5, [r0, #80]	; 0x50
 8005e36:	6077      	str	r7, [r6, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 8005e38:	b115      	cbz	r5, 8005e40 <HAL_DMA_Start_IT+0x48>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005e3a:	e9d0 6716 	ldrd	r6, r7, [r0, #88]	; 0x58
 8005e3e:	6077      	str	r7, [r6, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005e40:	6c46      	ldr	r6, [r0, #68]	; 0x44
 8005e42:	6c07      	ldr	r7, [r0, #64]	; 0x40
 8005e44:	f006 0c1f 	and.w	ip, r6, #31
 8005e48:	2601      	movs	r6, #1
 8005e4a:	fa06 f60c 	lsl.w	r6, r6, ip
 8005e4e:	607e      	str	r6, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8005e50:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005e52:	6883      	ldr	r3, [r0, #8]
 8005e54:	2b10      	cmp	r3, #16
    if (NULL != hdma->XferHalfCpltCallback)
 8005e56:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->Instance->CPAR = DstAddress;
 8005e58:	bf0b      	itete	eq
 8005e5a:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8005e5c:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8005e5e:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8005e60:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8005e62:	b1bb      	cbz	r3, 8005e94 <HAL_DMA_Start_IT+0x9c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005e64:	6823      	ldr	r3, [r4, #0]
 8005e66:	f043 030e 	orr.w	r3, r3, #14
 8005e6a:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005e6c:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	03d2      	lsls	r2, r2, #15
 8005e72:	d503      	bpl.n	8005e7c <HAL_DMA_Start_IT+0x84>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e7a:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8005e7c:	b11d      	cbz	r5, 8005e86 <HAL_DMA_Start_IT+0x8e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005e7e:	682b      	ldr	r3, [r5, #0]
 8005e80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e84:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 8005e86:	6823      	ldr	r3, [r4, #0]
 8005e88:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8005e8c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8005e8e:	6023      	str	r3, [r4, #0]
}
 8005e90:	bcf0      	pop	{r4, r5, r6, r7}
 8005e92:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005e94:	6823      	ldr	r3, [r4, #0]
 8005e96:	f023 0304 	bic.w	r3, r3, #4
 8005e9a:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005e9c:	6823      	ldr	r3, [r4, #0]
 8005e9e:	f043 030a 	orr.w	r3, r3, #10
 8005ea2:	6023      	str	r3, [r4, #0]
 8005ea4:	e7e2      	b.n	8005e6c <HAL_DMA_Start_IT+0x74>
  __HAL_LOCK(hdma);
 8005ea6:	2002      	movs	r0, #2
}
 8005ea8:	bcf0      	pop	{r4, r5, r6, r7}
 8005eaa:	4770      	bx	lr

08005eac <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005eac:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8005eb0:	2a02      	cmp	r2, #2
{
 8005eb2:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005eb4:	d009      	beq.n	8005eca <HAL_DMA_Abort+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005eb6:	2204      	movs	r2, #4
 8005eb8:	63c2      	str	r2, [r0, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 8005eba:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdma);
 8005ebc:	2200      	movs	r2, #0
    status = HAL_ERROR;
 8005ebe:	2001      	movs	r0, #1
  hdma->State = HAL_DMA_STATE_READY;
 8005ec0:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8005ec4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8005ec8:	4770      	bx	lr
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005eca:	6802      	ldr	r2, [r0, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005ecc:	6c59      	ldr	r1, [r3, #68]	; 0x44
{
 8005ece:	b430      	push	{r4, r5}
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005ed0:	6c84      	ldr	r4, [r0, #72]	; 0x48
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005ed2:	6810      	ldr	r0, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005ed4:	6c1d      	ldr	r5, [r3, #64]	; 0x40
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005ed6:	f020 000e 	bic.w	r0, r0, #14
 8005eda:	6010      	str	r0, [r2, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005edc:	6820      	ldr	r0, [r4, #0]
 8005ede:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8005ee2:	6020      	str	r0, [r4, #0]
     __HAL_DMA_DISABLE(hdma);
 8005ee4:	6810      	ldr	r0, [r2, #0]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ee6:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
     __HAL_DMA_DISABLE(hdma);
 8005ee8:	f020 0001 	bic.w	r0, r0, #1
 8005eec:	6010      	str	r0, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005eee:	f001 011f 	and.w	r1, r1, #31
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	408a      	lsls	r2, r1
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ef6:	e9d3 1014 	ldrd	r1, r0, [r3, #80]	; 0x50
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005efa:	606a      	str	r2, [r5, #4]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005efc:	6061      	str	r1, [r4, #4]
     if (hdma->DMAmuxRequestGen != 0U)
 8005efe:	b138      	cbz	r0, 8005f10 <HAL_DMA_Abort+0x64>
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005f00:	6802      	ldr	r2, [r0, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f02:	e9d3 1416 	ldrd	r1, r4, [r3, #88]	; 0x58
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005f06:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005f0a:	6002      	str	r2, [r0, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f0c:	604c      	str	r4, [r1, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f0e:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8005f10:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdma);
 8005f12:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_READY;
 8005f14:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8005f18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8005f1c:	bc30      	pop	{r4, r5}
 8005f1e:	4770      	bx	lr

08005f20 <HAL_DMA_Abort_IT>:
{
 8005f20:	b538      	push	{r3, r4, r5, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005f22:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8005f26:	2b02      	cmp	r3, #2
 8005f28:	d009      	beq.n	8005f3e <HAL_DMA_Abort_IT+0x1e>
    hdma->State = HAL_DMA_STATE_READY;
 8005f2a:	2301      	movs	r3, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f2c:	2104      	movs	r1, #4
    __HAL_UNLOCK(hdma);
 8005f2e:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f30:	63c1      	str	r1, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8005f32:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8005f36:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    status = HAL_ERROR;
 8005f3a:	4618      	mov	r0, r3
}
 8005f3c:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005f3e:	6803      	ldr	r3, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005f40:	6c84      	ldr	r4, [r0, #72]	; 0x48
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005f42:	6819      	ldr	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005f44:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005f46:	6c05      	ldr	r5, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005f48:	f021 010e 	bic.w	r1, r1, #14
 8005f4c:	6019      	str	r1, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8005f4e:	6819      	ldr	r1, [r3, #0]
 8005f50:	f021 0101 	bic.w	r1, r1, #1
 8005f54:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005f56:	6823      	ldr	r3, [r4, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f58:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005f5a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f5e:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005f60:	f002 021f 	and.w	r2, r2, #31
 8005f64:	2301      	movs	r3, #1
 8005f66:	4093      	lsls	r3, r2
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f68:	e9d0 4214 	ldrd	r4, r2, [r0, #80]	; 0x50
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005f6c:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f6e:	604c      	str	r4, [r1, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8005f70:	b132      	cbz	r2, 8005f80 <HAL_DMA_Abort_IT+0x60>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005f72:	6813      	ldr	r3, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f74:	e9d0 1416 	ldrd	r1, r4, [r0, #88]	; 0x58
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005f78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f7c:	6013      	str	r3, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f7e:	604c      	str	r4, [r1, #4]
    if (hdma->XferAbortCallback != NULL)
 8005f80:	6b83      	ldr	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8005f82:	2201      	movs	r2, #1
    __HAL_UNLOCK(hdma);
 8005f84:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8005f86:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8005f8a:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 8005f8e:	b113      	cbz	r3, 8005f96 <HAL_DMA_Abort_IT+0x76>
      hdma->XferAbortCallback(hdma);
 8005f90:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8005f92:	4620      	mov	r0, r4
}
 8005f94:	bd38      	pop	{r3, r4, r5, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8005f96:	4618      	mov	r0, r3
}
 8005f98:	bd38      	pop	{r3, r4, r5, pc}
 8005f9a:	bf00      	nop

08005f9c <HAL_DMA_IRQHandler>:
{
 8005f9c:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005f9e:	6c43      	ldr	r3, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005fa0:	6c06      	ldr	r6, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8005fa2:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005fa4:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8005fa6:	682c      	ldr	r4, [r5, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005fa8:	f003 031f 	and.w	r3, r3, #31
 8005fac:	2204      	movs	r2, #4
 8005fae:	409a      	lsls	r2, r3
 8005fb0:	420a      	tst	r2, r1
 8005fb2:	d00e      	beq.n	8005fd2 <HAL_DMA_IRQHandler+0x36>
 8005fb4:	f014 0f04 	tst.w	r4, #4
 8005fb8:	d00b      	beq.n	8005fd2 <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005fba:	682b      	ldr	r3, [r5, #0]
 8005fbc:	069b      	lsls	r3, r3, #26
 8005fbe:	d403      	bmi.n	8005fc8 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005fc0:	682b      	ldr	r3, [r5, #0]
 8005fc2:	f023 0304 	bic.w	r3, r3, #4
 8005fc6:	602b      	str	r3, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8005fc8:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005fca:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8005fcc:	b1cb      	cbz	r3, 8006002 <HAL_DMA_IRQHandler+0x66>
}
 8005fce:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8005fd0:	4718      	bx	r3
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005fd2:	2202      	movs	r2, #2
 8005fd4:	409a      	lsls	r2, r3
 8005fd6:	420a      	tst	r2, r1
 8005fd8:	d015      	beq.n	8006006 <HAL_DMA_IRQHandler+0x6a>
           && (0U != (source_it & DMA_IT_TC)))
 8005fda:	f014 0f02 	tst.w	r4, #2
 8005fde:	d012      	beq.n	8006006 <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005fe0:	682b      	ldr	r3, [r5, #0]
 8005fe2:	0699      	lsls	r1, r3, #26
 8005fe4:	d406      	bmi.n	8005ff4 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005fe6:	682b      	ldr	r3, [r5, #0]
 8005fe8:	f023 030a 	bic.w	r3, r3, #10
 8005fec:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    if (hdma->XferCpltCallback != NULL)
 8005ff4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005ff6:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8005ff8:	2100      	movs	r1, #0
 8005ffa:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d1e5      	bne.n	8005fce <HAL_DMA_IRQHandler+0x32>
}
 8006002:	bc70      	pop	{r4, r5, r6}
 8006004:	4770      	bx	lr
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8006006:	2208      	movs	r2, #8
 8006008:	409a      	lsls	r2, r3
 800600a:	420a      	tst	r2, r1
 800600c:	d0f9      	beq.n	8006002 <HAL_DMA_IRQHandler+0x66>
           && (0U != (source_it & DMA_IT_TE)))
 800600e:	0722      	lsls	r2, r4, #28
 8006010:	d5f7      	bpl.n	8006002 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006012:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 8006014:	6b41      	ldr	r1, [r0, #52]	; 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006016:	f022 020e 	bic.w	r2, r2, #14
 800601a:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800601c:	2201      	movs	r2, #1
 800601e:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 8006022:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006024:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006026:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8006028:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    hdma->State = HAL_DMA_STATE_READY;
 800602c:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    if (hdma->XferErrorCallback != NULL)
 8006030:	2900      	cmp	r1, #0
 8006032:	d0e6      	beq.n	8006002 <HAL_DMA_IRQHandler+0x66>
}
 8006034:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8006036:	4708      	bx	r1

08006038 <HAL_FDCAN_Init>:
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8006038:	2800      	cmp	r0, #0
 800603a:	f000 814c 	beq.w	80062d6 <HAL_FDCAN_Init+0x29e>
{
 800603e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8006042:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8006046:	4604      	mov	r4, r0
 8006048:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800604c:	2b00      	cmp	r3, #0
 800604e:	d073      	beq.n	8006138 <HAL_FDCAN_Init+0x100>
    HAL_FDCAN_MspInit(hfdcan);
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006050:	6822      	ldr	r2, [r4, #0]
 8006052:	6993      	ldr	r3, [r2, #24]
 8006054:	f023 0310 	bic.w	r3, r3, #16
 8006058:	6193      	str	r3, [r2, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800605a:	f7fc fda7 	bl	8002bac <HAL_GetTick>
 800605e:	4605      	mov	r5, r0

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006060:	e004      	b.n	800606c <HAL_FDCAN_Init+0x34>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006062:	f7fc fda3 	bl	8002bac <HAL_GetTick>
 8006066:	1b43      	subs	r3, r0, r5
 8006068:	2b0a      	cmp	r3, #10
 800606a:	d85b      	bhi.n	8006124 <HAL_FDCAN_Init+0xec>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800606c:	6823      	ldr	r3, [r4, #0]
 800606e:	699a      	ldr	r2, [r3, #24]
 8006070:	0711      	lsls	r1, r2, #28
 8006072:	d4f6      	bmi.n	8006062 <HAL_FDCAN_Init+0x2a>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006074:	699a      	ldr	r2, [r3, #24]
 8006076:	f042 0201 	orr.w	r2, r2, #1
 800607a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800607c:	f7fc fd96 	bl	8002bac <HAL_GetTick>
 8006080:	4605      	mov	r5, r0

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006082:	e004      	b.n	800608e <HAL_FDCAN_Init+0x56>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006084:	f7fc fd92 	bl	8002bac <HAL_GetTick>
 8006088:	1b40      	subs	r0, r0, r5
 800608a:	280a      	cmp	r0, #10
 800608c:	d84a      	bhi.n	8006124 <HAL_FDCAN_Init+0xec>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800608e:	6823      	ldr	r3, [r4, #0]
 8006090:	699a      	ldr	r2, [r3, #24]
 8006092:	07d2      	lsls	r2, r2, #31
 8006094:	d5f6      	bpl.n	8006084 <HAL_FDCAN_Init+0x4c>
      return HAL_ERROR;
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006096:	699a      	ldr	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8006098:	4998      	ldr	r1, [pc, #608]	; (80062fc <HAL_FDCAN_Init+0x2c4>)
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800609a:	f042 0202 	orr.w	r2, r2, #2
  if (hfdcan->Instance == FDCAN1)
 800609e:	428b      	cmp	r3, r1
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80060a0:	619a      	str	r2, [r3, #24]
  if (hfdcan->Instance == FDCAN1)
 80060a2:	f000 8113 	beq.w	80062cc <HAL_FDCAN_Init+0x294>
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80060a6:	7c22      	ldrb	r2, [r4, #16]
 80060a8:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80060aa:	699a      	ldr	r2, [r3, #24]
 80060ac:	bf0c      	ite	eq
 80060ae:	f022 0240 	biceq.w	r2, r2, #64	; 0x40
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80060b2:	f042 0240 	orrne.w	r2, r2, #64	; 0x40
 80060b6:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80060b8:	7c62      	ldrb	r2, [r4, #17]
 80060ba:	2a01      	cmp	r2, #1
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80060bc:	699a      	ldr	r2, [r3, #24]
 80060be:	bf0c      	ite	eq
 80060c0:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80060c4:	f422 4280 	bicne.w	r2, r2, #16384	; 0x4000
 80060c8:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80060ca:	7ca2      	ldrb	r2, [r4, #18]
 80060cc:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80060ce:	699a      	ldr	r2, [r3, #24]
 80060d0:	bf0c      	ite	eq
 80060d2:	f422 5280 	biceq.w	r2, r2, #4096	; 0x1000
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80060d6:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
 80060da:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80060dc:	699a      	ldr	r2, [r3, #24]
 80060de:	68a0      	ldr	r0, [r4, #8]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80060e0:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80060e2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80060e6:	4302      	orrs	r2, r0
 80060e8:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80060ea:	699a      	ldr	r2, [r3, #24]
 80060ec:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80060f0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80060f2:	691a      	ldr	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80060f4:	2901      	cmp	r1, #1
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80060f6:	f022 0210 	bic.w	r2, r2, #16
 80060fa:	611a      	str	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80060fc:	d021      	beq.n	8006142 <HAL_FDCAN_Init+0x10a>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80060fe:	b321      	cbz	r1, 800614a <HAL_FDCAN_Init+0x112>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006100:	2902      	cmp	r1, #2
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006102:	699a      	ldr	r2, [r3, #24]
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006104:	f000 80f5 	beq.w	80062f2 <HAL_FDCAN_Init+0x2ba>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006108:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800610c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800610e:	691a      	ldr	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006110:	2903      	cmp	r1, #3
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006112:	f042 0210 	orr.w	r2, r2, #16
 8006116:	611a      	str	r2, [r3, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006118:	d117      	bne.n	800614a <HAL_FDCAN_Init+0x112>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800611a:	699a      	ldr	r2, [r3, #24]
 800611c:	f042 0220 	orr.w	r2, r2, #32
 8006120:	619a      	str	r2, [r3, #24]
 8006122:	e012      	b.n	800614a <HAL_FDCAN_Init+0x112>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006124:	6e23      	ldr	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006126:	2203      	movs	r2, #3
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006128:	f043 0301 	orr.w	r3, r3, #1
 800612c:	6623      	str	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800612e:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8006132:	2001      	movs	r0, #1
  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8006134:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    hfdcan->Lock = HAL_UNLOCKED;
 8006138:	f880 205d 	strb.w	r2, [r0, #93]	; 0x5d
    HAL_FDCAN_MspInit(hfdcan);
 800613c:	f7fb fc14 	bl	8001968 <HAL_FDCAN_MspInit>
 8006140:	e786      	b.n	8006050 <HAL_FDCAN_Init+0x18>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8006142:	699a      	ldr	r2, [r3, #24]
 8006144:	f042 0204 	orr.w	r2, r2, #4
 8006148:	619a      	str	r2, [r3, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800614a:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800614e:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006150:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006152:	0212      	lsls	r2, r2, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006154:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006158:	6a21      	ldr	r1, [r4, #32]
 800615a:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800615c:	430a      	orrs	r2, r1
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800615e:	6961      	ldr	r1, [r4, #20]
 8006160:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006162:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006166:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800616a:	61da      	str	r2, [r3, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800616c:	d10e      	bne.n	800618c <HAL_FDCAN_Init+0x154>
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800616e:	e9d4 020b 	ldrd	r0, r2, [r4, #44]	; 0x2c
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006172:	6aa1      	ldr	r1, [r4, #40]	; 0x28
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006174:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006176:	3801      	subs	r0, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006178:	0112      	lsls	r2, r2, #4
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800617a:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800617c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8006180:	430a      	orrs	r2, r1
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8006182:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006184:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006186:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800618a:	60da      	str	r2, [r3, #12]
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800618c:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8006190:	6be0      	ldr	r0, [r4, #60]	; 0x3c
{
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8006192:	495b      	ldr	r1, [pc, #364]	; (8006300 <HAL_FDCAN_Init+0x2c8>)
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8006194:	4302      	orrs	r2, r0
  if (hfdcan->Instance == FDCAN2)
 8006196:	428b      	cmp	r3, r1
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8006198:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  if (hfdcan->Instance == FDCAN2)
 800619c:	f000 809d 	beq.w	80062da <HAL_FDCAN_Init+0x2a2>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 80061a0:	4a58      	ldr	r2, [pc, #352]	; (8006304 <HAL_FDCAN_Init+0x2cc>)
 80061a2:	4e59      	ldr	r6, [pc, #356]	; (8006308 <HAL_FDCAN_Init+0x2d0>)
 80061a4:	4f59      	ldr	r7, [pc, #356]	; (800630c <HAL_FDCAN_Init+0x2d4>)
 80061a6:	4d5a      	ldr	r5, [pc, #360]	; (8006310 <HAL_FDCAN_Init+0x2d8>)
 80061a8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80061ac:	428b      	cmp	r3, r1
 80061ae:	bf18      	it	ne
 80061b0:	4691      	movne	r9, r2
 80061b2:	f501 517d 	add.w	r1, r1, #16192	; 0x3f40
 80061b6:	f1a2 0218 	sub.w	r2, r2, #24
 80061ba:	f101 0110 	add.w	r1, r1, #16
 80061be:	bf18      	it	ne
 80061c0:	4616      	movne	r6, r2
 80061c2:	f1a2 02d8 	sub.w	r2, r2, #216	; 0xd8
 80061c6:	bf14      	ite	ne
 80061c8:	4617      	movne	r7, r2
 80061ca:	468e      	moveq	lr, r1
 80061cc:	f1a2 02d8 	sub.w	r2, r2, #216	; 0xd8
 80061d0:	f1a1 0140 	sub.w	r1, r1, #64	; 0x40
 80061d4:	bf14      	ite	ne
 80061d6:	4696      	movne	lr, r2
 80061d8:	4688      	moveq	r8, r1
 80061da:	f1a2 0240 	sub.w	r2, r2, #64	; 0x40
 80061de:	f501 7138 	add.w	r1, r1, #736	; 0x2e0
 80061e2:	bf14      	ite	ne
 80061e4:	4690      	movne	r8, r2
 80061e6:	468c      	moveq	ip, r1
 80061e8:	f502 7238 	add.w	r2, r2, #736	; 0x2e0
 80061ec:	f5a1 611f 	sub.w	r1, r1, #2544	; 0x9f0
 80061f0:	bf14      	ite	ne
 80061f2:	4694      	movne	ip, r2
 80061f4:	46a9      	moveq	r9, r5
 80061f6:	f502 7254 	add.w	r2, r2, #848	; 0x350
 80061fa:	bf18      	it	ne
 80061fc:	460a      	movne	r2, r1

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80061fe:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 8006202:	6b61      	ldr	r1, [r4, #52]	; 0x34
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8006204:	6422      	str	r2, [r4, #64]	; 0x40
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8006206:	f420 10f8 	bic.w	r0, r0, #2031616	; 0x1f0000
 800620a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800620e:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8006212:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 8006216:	6ba5      	ldr	r5, [r4, #56]	; 0x38
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8006218:	f8c4 8044 	str.w	r8, [r4, #68]	; 0x44
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800621c:	f020 6070 	bic.w	r0, r0, #251658240	; 0xf000000
 8006220:	ea40 6005 	orr.w	r0, r0, r5, lsl #24
 8006224:	f10c 31ff 	add.w	r1, ip, #4294967295
 8006228:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800622c:	1a89      	subs	r1, r1, r2
 800622e:	1c53      	adds	r3, r2, #1
 8006230:	4563      	cmp	r3, ip
 8006232:	ea4f 0391 	mov.w	r3, r1, lsr #2
 8006236:	f103 0301 	add.w	r3, r3, #1
 800623a:	bf98      	it	ls
 800623c:	461d      	movls	r5, r3

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800623e:	e9c4 e712 	strd	lr, r7, [r4, #72]	; 0x48

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8006242:	e9c4 6914 	strd	r6, r9, [r4, #80]	; 0x50

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006246:	bf88      	it	hi
 8006248:	2501      	movhi	r5, #1
 800624a:	f3c2 0380 	ubfx	r3, r2, #2, #1
 800624e:	d81a      	bhi.n	8006286 <HAL_FDCAN_Init+0x24e>
 8006250:	2917      	cmp	r1, #23
 8006252:	bf8c      	ite	hi
 8006254:	2100      	movhi	r1, #0
 8006256:	2101      	movls	r1, #1
 8006258:	b9a9      	cbnz	r1, 8006286 <HAL_FDCAN_Init+0x24e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800625a:	4616      	mov	r6, r2
 800625c:	b10b      	cbz	r3, 8006262 <HAL_FDCAN_Init+0x22a>
 800625e:	f846 1b04 	str.w	r1, [r6], #4
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006262:	1aed      	subs	r5, r5, r3
 8006264:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006268:	086a      	lsrs	r2, r5, #1
 800626a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800626e:	2000      	movs	r0, #0
 8006270:	2100      	movs	r1, #0
 8006272:	e8e3 0102 	strd	r0, r1, [r3], #8
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006276:	429a      	cmp	r2, r3
 8006278:	d1fb      	bne.n	8006272 <HAL_FDCAN_Init+0x23a>
 800627a:	f025 0301 	bic.w	r3, r5, #1
 800627e:	429d      	cmp	r5, r3
 8006280:	eb06 0283 	add.w	r2, r6, r3, lsl #2
 8006284:	d01a      	beq.n	80062bc <HAL_FDCAN_Init+0x284>
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8006286:	4611      	mov	r1, r2
 8006288:	2300      	movs	r3, #0
 800628a:	f841 3b04 	str.w	r3, [r1], #4
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800628e:	458c      	cmp	ip, r1
 8006290:	d914      	bls.n	80062bc <HAL_FDCAN_Init+0x284>
 8006292:	f102 0108 	add.w	r1, r2, #8
 8006296:	458c      	cmp	ip, r1
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8006298:	6053      	str	r3, [r2, #4]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800629a:	d90f      	bls.n	80062bc <HAL_FDCAN_Init+0x284>
 800629c:	f102 010c 	add.w	r1, r2, #12
 80062a0:	458c      	cmp	ip, r1
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80062a2:	6093      	str	r3, [r2, #8]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80062a4:	d90a      	bls.n	80062bc <HAL_FDCAN_Init+0x284>
 80062a6:	f102 0110 	add.w	r1, r2, #16
 80062aa:	458c      	cmp	ip, r1
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80062ac:	60d3      	str	r3, [r2, #12]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80062ae:	d905      	bls.n	80062bc <HAL_FDCAN_Init+0x284>
 80062b0:	f102 0114 	add.w	r1, r2, #20
 80062b4:	458c      	cmp	ip, r1
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80062b6:	6113      	str	r3, [r2, #16]
 80062b8:	bf88      	it	hi
 80062ba:	6153      	strhi	r3, [r2, #20]
  hfdcan->LatestTxFifoQRequest = 0U;
 80062bc:	2000      	movs	r0, #0
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80062be:	2301      	movs	r3, #1
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80062c0:	6620      	str	r0, [r4, #96]	; 0x60
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80062c2:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  hfdcan->LatestTxFifoQRequest = 0U;
 80062c6:	65a0      	str	r0, [r4, #88]	; 0x58
}
 80062c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80062cc:	4a11      	ldr	r2, [pc, #68]	; (8006314 <HAL_FDCAN_Init+0x2dc>)
 80062ce:	6861      	ldr	r1, [r4, #4]
 80062d0:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
 80062d4:	e6e7      	b.n	80060a6 <HAL_FDCAN_Init+0x6e>
    return HAL_ERROR;
 80062d6:	2001      	movs	r0, #1
}
 80062d8:	4770      	bx	lr
 80062da:	f8df 9048 	ldr.w	r9, [pc, #72]	; 8006324 <HAL_FDCAN_Init+0x2ec>
 80062de:	4e0e      	ldr	r6, [pc, #56]	; (8006318 <HAL_FDCAN_Init+0x2e0>)
 80062e0:	4f0e      	ldr	r7, [pc, #56]	; (800631c <HAL_FDCAN_Init+0x2e4>)
 80062e2:	f8df e044 	ldr.w	lr, [pc, #68]	; 8006328 <HAL_FDCAN_Init+0x2f0>
 80062e6:	f8df 8044 	ldr.w	r8, [pc, #68]	; 800632c <HAL_FDCAN_Init+0x2f4>
 80062ea:	f8df c044 	ldr.w	ip, [pc, #68]	; 8006330 <HAL_FDCAN_Init+0x2f8>
    SramCanInstanceBase += SRAMCAN_SIZE;
 80062ee:	4a0c      	ldr	r2, [pc, #48]	; (8006320 <HAL_FDCAN_Init+0x2e8>)
 80062f0:	e785      	b.n	80061fe <HAL_FDCAN_Init+0x1c6>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80062f2:	f042 0220 	orr.w	r2, r2, #32
 80062f6:	619a      	str	r2, [r3, #24]
 80062f8:	e727      	b.n	800614a <HAL_FDCAN_Init+0x112>
 80062fa:	bf00      	nop
 80062fc:	40006400 	.word	0x40006400
 8006300:	40006800 	.word	0x40006800
 8006304:	4000a678 	.word	0x4000a678
 8006308:	4000ad00 	.word	0x4000ad00
 800630c:	4000ac28 	.word	0x4000ac28
 8006310:	4000ad18 	.word	0x4000ad18
 8006314:	40006000 	.word	0x40006000
 8006318:	4000a9b0 	.word	0x4000a9b0
 800631c:	4000a8d8 	.word	0x4000a8d8
 8006320:	4000a750 	.word	0x4000a750
 8006324:	4000a9c8 	.word	0x4000a9c8
 8006328:	4000a800 	.word	0x4000a800
 800632c:	4000a7c0 	.word	0x4000a7c0
 8006330:	4000aaa0 	.word	0x4000aaa0

08006334 <HAL_FDCAN_ConfigFilter>:
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006334:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8006338:	3a01      	subs	r2, #1
 800633a:	2a01      	cmp	r2, #1
{
 800633c:	4603      	mov	r3, r0
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800633e:	d905      	bls.n	800634c <HAL_FDCAN_ConfigFilter+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006340:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8006342:	f042 0202 	orr.w	r2, r2, #2
    return HAL_ERROR;
 8006346:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006348:	661a      	str	r2, [r3, #96]	; 0x60
}
 800634a:	4770      	bx	lr
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800634c:	6808      	ldr	r0, [r1, #0]
{
 800634e:	b430      	push	{r4, r5}
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8006350:	b978      	cbnz	r0, 8006372 <HAL_FDCAN_ConfigFilter+0x3e>
                         (sFilterConfig->FilterConfig << 27U) |
 8006352:	e9d1 4202 	ldrd	r4, r2, [r1, #8]
 8006356:	06d2      	lsls	r2, r2, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006358:	ea42 7284 	orr.w	r2, r2, r4, lsl #30
      *FilterAddress = FilterElementW1;
 800635c:	6c1c      	ldr	r4, [r3, #64]	; 0x40
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800635e:	694b      	ldr	r3, [r1, #20]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8006360:	684d      	ldr	r5, [r1, #4]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006362:	4313      	orrs	r3, r2
                         (sFilterConfig->FilterID1 << 16U)    |
 8006364:	690a      	ldr	r2, [r1, #16]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006366:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
      *FilterAddress = FilterElementW1;
 800636a:	f844 3025 	str.w	r3, [r4, r5, lsl #2]
}
 800636e:	bc30      	pop	{r4, r5}
 8006370:	4770      	bx	lr
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8006372:	6c58      	ldr	r0, [r3, #68]	; 0x44
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8006374:	688a      	ldr	r2, [r1, #8]
 8006376:	694b      	ldr	r3, [r1, #20]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8006378:	684c      	ldr	r4, [r1, #4]
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800637a:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800637e:	e9d1 5203 	ldrd	r5, r2, [r1, #12]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8006382:	eb00 0cc4 	add.w	ip, r0, r4, lsl #3
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8006386:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
      *FilterAddress = FilterElementW1;
 800638a:	f840 2034 	str.w	r2, [r0, r4, lsl #3]
    return HAL_OK;
 800638e:	2000      	movs	r0, #0
}
 8006390:	bc30      	pop	{r4, r5}
      *FilterAddress = FilterElementW2;
 8006392:	f8cc 3004 	str.w	r3, [ip, #4]
}
 8006396:	4770      	bx	lr

08006398 <HAL_FDCAN_Start>:
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8006398:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
 800639c:	2a01      	cmp	r2, #1
{
 800639e:	4603      	mov	r3, r0
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80063a0:	d005      	beq.n	80063ae <HAL_FDCAN_Start+0x16>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80063a2:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80063a4:	f042 0204 	orr.w	r2, r2, #4
    return HAL_ERROR;
 80063a8:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80063aa:	661a      	str	r2, [r3, #96]	; 0x60
}
 80063ac:	4770      	bx	lr
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80063ae:	6800      	ldr	r0, [r0, #0]
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80063b0:	2202      	movs	r2, #2
 80063b2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80063b6:	6982      	ldr	r2, [r0, #24]
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80063b8:	2100      	movs	r1, #0
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80063ba:	f022 0201 	bic.w	r2, r2, #1
 80063be:	6182      	str	r2, [r0, #24]
    return HAL_OK;
 80063c0:	4608      	mov	r0, r1
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80063c2:	6619      	str	r1, [r3, #96]	; 0x60
    return HAL_OK;
 80063c4:	4770      	bx	lr
 80063c6:	bf00      	nop

080063c8 <HAL_FDCAN_AddMessageToTxFifoQ>:
{
 80063c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80063ca:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 80063ce:	2b02      	cmp	r3, #2
{
 80063d0:	4686      	mov	lr, r0
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80063d2:	d10c      	bne.n	80063ee <HAL_FDCAN_AddMessageToTxFifoQ+0x26>
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80063d4:	6805      	ldr	r5, [r0, #0]
 80063d6:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
 80063da:	f413 1c00 	ands.w	ip, r3, #2097152	; 0x200000
 80063de:	d00d      	beq.n	80063fc <HAL_FDCAN_AddMessageToTxFifoQ+0x34>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80063e0:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80063e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      return HAL_ERROR;
 80063e6:	2001      	movs	r0, #1
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80063e8:	f8ce 3060 	str.w	r3, [lr, #96]	; 0x60
}
 80063ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80063ee:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80063f0:	f043 0308 	orr.w	r3, r3, #8
    return HAL_ERROR;
 80063f4:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80063f6:	f8ce 3060 	str.w	r3, [lr, #96]	; 0x60
}
 80063fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80063fc:	f8d5 60c4 	ldr.w	r6, [r5, #196]	; 0xc4
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8006400:	684b      	ldr	r3, [r1, #4]
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8006402:	f3c6 4601 	ubfx	r6, r6, #16, #2
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8006406:	2b00      	cmp	r3, #0
 8006408:	d139      	bne.n	800647e <HAL_FDCAN_AddMessageToTxFifoQ+0xb6>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
                   FDCAN_STANDARD_ID |
 800640a:	688b      	ldr	r3, [r1, #8]
 800640c:	690f      	ldr	r7, [r1, #16]
 800640e:	431f      	orrs	r7, r3
                   pTxHeader->TxFrameType |
                   (pTxHeader->Identifier << 18U));
 8006410:	680b      	ldr	r3, [r1, #0]
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006412:	ea47 4783 	orr.w	r7, r7, r3, lsl #18
                   pTxHeader->TxFrameType |
                   pTxHeader->Identifier);
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006416:	e9d1 0306 	ldrd	r0, r3, [r1, #24]
 800641a:	4303      	orrs	r3, r0
 800641c:	6948      	ldr	r0, [r1, #20]
 800641e:	6a0c      	ldr	r4, [r1, #32]
 8006420:	4303      	orrs	r3, r0
 8006422:	68c8      	ldr	r0, [r1, #12]
 8006424:	4303      	orrs	r3, r0
 8006426:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
                 pTxHeader->FDFormat |
                 pTxHeader->BitRateSwitch |
                 pTxHeader->DataLength);

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800642a:	f8de 0054 	ldr.w	r0, [lr, #84]	; 0x54
 800642e:	eb06 04c6 	add.w	r4, r6, r6, lsl #3

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8006432:	f840 7034 	str.w	r7, [r0, r4, lsl #3]
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8006436:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
  TxAddress++;
  *TxAddress = TxElementW2;
  TxAddress++;

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800643a:	4c15      	ldr	r4, [pc, #84]	; (8006490 <HAL_FDCAN_AddMessageToTxFifoQ+0xc8>)
  *TxAddress = TxElementW2;
 800643c:	6043      	str	r3, [r0, #4]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800643e:	89cb      	ldrh	r3, [r1, #14]
 8006440:	5ce3      	ldrb	r3, [r4, r3]
 8006442:	b1a3      	cbz	r3, 800646e <HAL_FDCAN_AddMessageToTxFifoQ+0xa6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006444:	7893      	ldrb	r3, [r2, #2]
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006446:	78d7      	ldrb	r7, [r2, #3]
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006448:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800644a:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
                  (uint32_t)pTxData[ByteCounter]);
 800644e:	7817      	ldrb	r7, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8006450:	433b      	orrs	r3, r7
 8006452:	7857      	ldrb	r7, [r2, #1]
 8006454:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006458:	eb00 070c 	add.w	r7, r0, ip
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800645c:	f10c 0c04 	add.w	ip, ip, #4
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006460:	60bb      	str	r3, [r7, #8]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8006462:	89cb      	ldrh	r3, [r1, #14]
 8006464:	5ce3      	ldrb	r3, [r4, r3]
 8006466:	459c      	cmp	ip, r3
 8006468:	f102 0204 	add.w	r2, r2, #4
 800646c:	d3ea      	bcc.n	8006444 <HAL_FDCAN_AddMessageToTxFifoQ+0x7c>
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800646e:	2301      	movs	r3, #1
 8006470:	40b3      	lsls	r3, r6
 8006472:	f8c5 30cc 	str.w	r3, [r5, #204]	; 0xcc
    return HAL_OK;
 8006476:	2000      	movs	r0, #0
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8006478:	f8ce 3058 	str.w	r3, [lr, #88]	; 0x58
}
 800647c:	bdf0      	pop	{r4, r5, r6, r7, pc}
                   pTxHeader->TxFrameType |
 800647e:	690b      	ldr	r3, [r1, #16]
 8006480:	6808      	ldr	r0, [r1, #0]
 8006482:	ea43 0700 	orr.w	r7, r3, r0
 8006486:	688b      	ldr	r3, [r1, #8]
 8006488:	431f      	orrs	r7, r3
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800648a:	f047 4780 	orr.w	r7, r7, #1073741824	; 0x40000000
 800648e:	e7c2      	b.n	8006416 <HAL_FDCAN_AddMessageToTxFifoQ+0x4e>
 8006490:	0800de30 	.word	0x0800de30

08006494 <HAL_FDCAN_GetRxMessage>:
{
 8006494:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006496:	4604      	mov	r4, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006498:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
  if (state == HAL_FDCAN_STATE_BUSY)
 800649c:	2802      	cmp	r0, #2
 800649e:	d10d      	bne.n	80064bc <HAL_FDCAN_GetRxMessage+0x28>
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80064a0:	2940      	cmp	r1, #64	; 0x40
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80064a2:	f8d4 c000 	ldr.w	ip, [r4]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80064a6:	d00f      	beq.n	80064c8 <HAL_FDCAN_GetRxMessage+0x34>
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80064a8:	f8dc 0098 	ldr.w	r0, [ip, #152]	; 0x98
 80064ac:	0700      	lsls	r0, r0, #28
 80064ae:	d160      	bne.n	8006572 <HAL_FDCAN_GetRxMessage+0xde>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80064b0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80064b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
        return HAL_ERROR;
 80064b6:	2001      	movs	r0, #1
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80064b8:	6623      	str	r3, [r4, #96]	; 0x60
}
 80064ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80064bc:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80064be:	f043 0308 	orr.w	r3, r3, #8
    return HAL_ERROR;
 80064c2:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80064c4:	6623      	str	r3, [r4, #96]	; 0x60
}
 80064c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80064c8:	f8dc 0090 	ldr.w	r0, [ip, #144]	; 0x90
 80064cc:	0705      	lsls	r5, r0, #28
 80064ce:	d0ef      	beq.n	80064b0 <HAL_FDCAN_GetRxMessage+0x1c>
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80064d0:	f8dc 7090 	ldr.w	r7, [ip, #144]	; 0x90
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80064d4:	6ca5      	ldr	r5, [r4, #72]	; 0x48
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80064d6:	f3c7 2701 	ubfx	r7, r7, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80064da:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
 80064de:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80064e2:	6828      	ldr	r0, [r5, #0]
 80064e4:	f000 4080 	and.w	r0, r0, #1073741824	; 0x40000000
 80064e8:	6050      	str	r0, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80064ea:	2800      	cmp	r0, #0
 80064ec:	d150      	bne.n	8006590 <HAL_FDCAN_GetRxMessage+0xfc>
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80064ee:	6828      	ldr	r0, [r5, #0]
 80064f0:	f3c0 408a 	ubfx	r0, r0, #18, #11
 80064f4:	6010      	str	r0, [r2, #0]
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80064f6:	6828      	ldr	r0, [r5, #0]
 80064f8:	f000 5000 	and.w	r0, r0, #536870912	; 0x20000000
 80064fc:	6090      	str	r0, [r2, #8]
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80064fe:	6828      	ldr	r0, [r5, #0]
 8006500:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8006504:	6110      	str	r0, [r2, #16]
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8006506:	88a8      	ldrh	r0, [r5, #4]
 8006508:	61d0      	str	r0, [r2, #28]
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 800650a:	6868      	ldr	r0, [r5, #4]
 800650c:	f400 2070 	and.w	r0, r0, #983040	; 0xf0000
 8006510:	60d0      	str	r0, [r2, #12]
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8006512:	686e      	ldr	r6, [r5, #4]
 8006514:	f406 1680 	and.w	r6, r6, #1048576	; 0x100000
 8006518:	6156      	str	r6, [r2, #20]
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800651a:	686e      	ldr	r6, [r5, #4]
 800651c:	f406 1600 	and.w	r6, r6, #2097152	; 0x200000
 8006520:	6196      	str	r6, [r2, #24]
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8006522:	79ee      	ldrb	r6, [r5, #7]
 8006524:	f006 067f 	and.w	r6, r6, #127	; 0x7f
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8006528:	0c00      	lsrs	r0, r0, #16
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800652a:	6216      	str	r6, [r2, #32]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800652c:	4e1a      	ldr	r6, [pc, #104]	; (8006598 <HAL_FDCAN_GetRxMessage+0x104>)
 800652e:	f816 e000 	ldrb.w	lr, [r6, r0]
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8006532:	6868      	ldr	r0, [r5, #4]
 8006534:	0fc0      	lsrs	r0, r0, #31
 8006536:	6250      	str	r0, [r2, #36]	; 0x24
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8006538:	f1be 0f00 	cmp.w	lr, #0
 800653c:	d011      	beq.n	8006562 <HAL_FDCAN_GetRxMessage+0xce>
 800653e:	3b01      	subs	r3, #1
 8006540:	f105 0e07 	add.w	lr, r5, #7
      pRxData[ByteCounter] = pData[ByteCounter];
 8006544:	46f4      	mov	ip, lr
 8006546:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
 800654a:	f803 0f01 	strb.w	r0, [r3, #1]!
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800654e:	89d0      	ldrh	r0, [r2, #14]
 8006550:	f1ac 0c06 	sub.w	ip, ip, #6
 8006554:	5c30      	ldrb	r0, [r6, r0]
 8006556:	ebac 0c05 	sub.w	ip, ip, r5
 800655a:	4560      	cmp	r0, ip
 800655c:	d8f2      	bhi.n	8006544 <HAL_FDCAN_GetRxMessage+0xb0>
 800655e:	f8d4 c000 	ldr.w	ip, [r4]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006562:	2940      	cmp	r1, #64	; 0x40
      hfdcan->Instance->RXF0A = GetIndex;
 8006564:	bf0c      	ite	eq
 8006566:	f8cc 7094 	streq.w	r7, [ip, #148]	; 0x94
      hfdcan->Instance->RXF1A = GetIndex;
 800656a:	f8cc 709c 	strne.w	r7, [ip, #156]	; 0x9c
    return HAL_OK;
 800656e:	2000      	movs	r0, #0
}
 8006570:	bdf0      	pop	{r4, r5, r6, r7, pc}
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8006572:	f8dc 7098 	ldr.w	r7, [ip, #152]	; 0x98
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8006576:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8006578:	f3c7 2701 	ubfx	r7, r7, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800657c:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
 8006580:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8006584:	6828      	ldr	r0, [r5, #0]
 8006586:	f000 4080 	and.w	r0, r0, #1073741824	; 0x40000000
 800658a:	6050      	str	r0, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800658c:	2800      	cmp	r0, #0
 800658e:	d0ae      	beq.n	80064ee <HAL_FDCAN_GetRxMessage+0x5a>
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8006590:	6828      	ldr	r0, [r5, #0]
 8006592:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 8006596:	e7ad      	b.n	80064f4 <HAL_FDCAN_GetRxMessage+0x60>
 8006598:	0800de30 	.word	0x0800de30

0800659c <HAL_FDCAN_GetTxFifoFreeLevel>:
  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 800659c:	6803      	ldr	r3, [r0, #0]
 800659e:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
}
 80065a2:	f000 0007 	and.w	r0, r0, #7
 80065a6:	4770      	bx	lr

080065a8 <HAL_FDCAN_ActivateNotification>:
{
 80065a8:	4603      	mov	r3, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80065aa:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80065ae:	3801      	subs	r0, #1
 80065b0:	2801      	cmp	r0, #1
 80065b2:	d905      	bls.n	80065c0 <HAL_FDCAN_ActivateNotification+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80065b4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80065b6:	f042 0202 	orr.w	r2, r2, #2
    return HAL_ERROR;
 80065ba:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80065bc:	661a      	str	r2, [r3, #96]	; 0x60
}
 80065be:	4770      	bx	lr
    ITs_lines_selection = hfdcan->Instance->ILS;
 80065c0:	681b      	ldr	r3, [r3, #0]
{
 80065c2:	b430      	push	{r4, r5}
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80065c4:	f011 0507 	ands.w	r5, r1, #7
    ITs_lines_selection = hfdcan->Instance->ILS;
 80065c8:	6d98      	ldr	r0, [r3, #88]	; 0x58
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80065ca:	d03d      	beq.n	8006648 <HAL_FDCAN_ActivateNotification+0xa0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80065cc:	07c4      	lsls	r4, r0, #31
 80065ce:	d43b      	bmi.n	8006648 <HAL_FDCAN_ActivateNotification+0xa0>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80065d0:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
 80065d2:	f044 0401 	orr.w	r4, r4, #1
 80065d6:	65dc      	str	r4, [r3, #92]	; 0x5c
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80065d8:	b1cd      	cbz	r5, 800660e <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80065da:	07c5      	lsls	r5, r0, #31
 80065dc:	d517      	bpl.n	800660e <HAL_FDCAN_ActivateNotification+0x66>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80065de:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 80065e0:	f040 0002 	orr.w	r0, r0, #2
 80065e4:	65d8      	str	r0, [r3, #92]	; 0x5c
    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80065e6:	060c      	lsls	r4, r1, #24
 80065e8:	d504      	bpl.n	80065f4 <HAL_FDCAN_ActivateNotification+0x4c>
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80065ea:	f8d3 00dc 	ldr.w	r0, [r3, #220]	; 0xdc
 80065ee:	4310      	orrs	r0, r2
 80065f0:	f8c3 00dc 	str.w	r0, [r3, #220]	; 0xdc
    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80065f4:	05c8      	lsls	r0, r1, #23
 80065f6:	d504      	bpl.n	8006602 <HAL_FDCAN_ActivateNotification+0x5a>
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80065f8:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 80065fc:	4302      	orrs	r2, r0
 80065fe:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8006602:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006604:	430a      	orrs	r2, r1
    return HAL_OK;
 8006606:	2000      	movs	r0, #0
}
 8006608:	bc30      	pop	{r4, r5}
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800660a:	655a      	str	r2, [r3, #84]	; 0x54
}
 800660c:	4770      	bx	lr
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800660e:	f011 0f38 	tst.w	r1, #56	; 0x38
 8006612:	d001      	beq.n	8006618 <HAL_FDCAN_ActivateNotification+0x70>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8006614:	0784      	lsls	r4, r0, #30
 8006616:	d4e2      	bmi.n	80065de <HAL_FDCAN_ActivateNotification+0x36>
 8006618:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 800661c:	d131      	bne.n	8006682 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800661e:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 8006622:	d001      	beq.n	8006628 <HAL_FDCAN_ActivateNotification+0x80>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8006624:	0704      	lsls	r4, r0, #28
 8006626:	d4da      	bmi.n	80065de <HAL_FDCAN_ActivateNotification+0x36>
 8006628:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 800662c:	d001      	beq.n	8006632 <HAL_FDCAN_ActivateNotification+0x8a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800662e:	06c5      	lsls	r5, r0, #27
 8006630:	d4d5      	bmi.n	80065de <HAL_FDCAN_ActivateNotification+0x36>
 8006632:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 8006636:	d001      	beq.n	800663c <HAL_FDCAN_ActivateNotification+0x94>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8006638:	0684      	lsls	r4, r0, #26
 800663a:	d4d0      	bmi.n	80065de <HAL_FDCAN_ActivateNotification+0x36>
 800663c:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 8006640:	d0d1      	beq.n	80065e6 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8006642:	0645      	lsls	r5, r0, #25
 8006644:	d5cf      	bpl.n	80065e6 <HAL_FDCAN_ActivateNotification+0x3e>
 8006646:	e7ca      	b.n	80065de <HAL_FDCAN_ActivateNotification+0x36>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8006648:	f011 0f38 	tst.w	r1, #56	; 0x38
 800664c:	d001      	beq.n	8006652 <HAL_FDCAN_ActivateNotification+0xaa>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800664e:	0784      	lsls	r4, r0, #30
 8006650:	d5be      	bpl.n	80065d0 <HAL_FDCAN_ActivateNotification+0x28>
 8006652:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 8006656:	d117      	bne.n	8006688 <HAL_FDCAN_ActivateNotification+0xe0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8006658:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 800665c:	d001      	beq.n	8006662 <HAL_FDCAN_ActivateNotification+0xba>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800665e:	0704      	lsls	r4, r0, #28
 8006660:	d5b6      	bpl.n	80065d0 <HAL_FDCAN_ActivateNotification+0x28>
 8006662:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 8006666:	d001      	beq.n	800666c <HAL_FDCAN_ActivateNotification+0xc4>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8006668:	06c4      	lsls	r4, r0, #27
 800666a:	d5b1      	bpl.n	80065d0 <HAL_FDCAN_ActivateNotification+0x28>
 800666c:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 8006670:	d001      	beq.n	8006676 <HAL_FDCAN_ActivateNotification+0xce>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8006672:	0684      	lsls	r4, r0, #26
 8006674:	d5ac      	bpl.n	80065d0 <HAL_FDCAN_ActivateNotification+0x28>
 8006676:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 800667a:	d0ad      	beq.n	80065d8 <HAL_FDCAN_ActivateNotification+0x30>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 800667c:	0644      	lsls	r4, r0, #25
 800667e:	d4ab      	bmi.n	80065d8 <HAL_FDCAN_ActivateNotification+0x30>
 8006680:	e7a6      	b.n	80065d0 <HAL_FDCAN_ActivateNotification+0x28>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8006682:	0745      	lsls	r5, r0, #29
 8006684:	d4ab      	bmi.n	80065de <HAL_FDCAN_ActivateNotification+0x36>
 8006686:	e7ca      	b.n	800661e <HAL_FDCAN_ActivateNotification+0x76>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8006688:	0744      	lsls	r4, r0, #29
 800668a:	d5a1      	bpl.n	80065d0 <HAL_FDCAN_ActivateNotification+0x28>
 800668c:	e7e4      	b.n	8006658 <HAL_FDCAN_ActivateNotification+0xb0>
 800668e:	bf00      	nop

08006690 <HAL_FDCAN_TxEventFifoCallback>:
}
 8006690:	4770      	bx	lr
 8006692:	bf00      	nop

08006694 <HAL_FDCAN_RxFifo1Callback>:
 8006694:	4770      	bx	lr
 8006696:	bf00      	nop

08006698 <HAL_FDCAN_TxFifoEmptyCallback>:
 8006698:	4770      	bx	lr
 800669a:	bf00      	nop

0800669c <HAL_FDCAN_TxBufferCompleteCallback>:
 800669c:	4770      	bx	lr
 800669e:	bf00      	nop

080066a0 <HAL_FDCAN_TxBufferAbortCallback>:
 80066a0:	4770      	bx	lr
 80066a2:	bf00      	nop

080066a4 <HAL_FDCAN_TimestampWraparoundCallback>:
 80066a4:	4770      	bx	lr
 80066a6:	bf00      	nop

080066a8 <HAL_FDCAN_TimeoutOccurredCallback>:
 80066a8:	4770      	bx	lr
 80066aa:	bf00      	nop

080066ac <HAL_FDCAN_HighPriorityMessageCallback>:
 80066ac:	4770      	bx	lr
 80066ae:	bf00      	nop

080066b0 <HAL_FDCAN_ErrorCallback>:
 80066b0:	4770      	bx	lr
 80066b2:	bf00      	nop

080066b4 <HAL_FDCAN_ErrorStatusCallback>:
 80066b4:	4770      	bx	lr
 80066b6:	bf00      	nop

080066b8 <HAL_FDCAN_IRQHandler>:
{
 80066b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80066bc:	6803      	ldr	r3, [r0, #0]
 80066be:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 80066c0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80066c2:	ea02 0901 	and.w	r9, r2, r1
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80066c6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 80066c8:	6d59      	ldr	r1, [r3, #84]	; 0x54
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80066ca:	6d1f      	ldr	r7, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 80066cc:	ea02 0801 	and.w	r8, r2, r1
  RxFifo1ITs &= hfdcan->Instance->IE;
 80066d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80066d2:	6d1d      	ldr	r5, [r3, #80]	; 0x50
  RxFifo1ITs &= hfdcan->Instance->IE;
 80066d4:	4017      	ands	r7, r2
  Errors &= hfdcan->Instance->IE;
 80066d6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80066d8:	6d1e      	ldr	r6, [r3, #80]	; 0x50
  Errors &= hfdcan->Instance->IE;
 80066da:	4015      	ands	r5, r2
  ErrorStatusITs &= hfdcan->Instance->IE;
 80066dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80066de:	4016      	ands	r6, r2
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 80066e0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80066e2:	0652      	lsls	r2, r2, #25
{
 80066e4:	4604      	mov	r4, r0
  TxEventFifoITs &= hfdcan->Instance->IE;
 80066e6:	f409 59e0 	and.w	r9, r9, #7168	; 0x1c00
  RxFifo0ITs &= hfdcan->Instance->IE;
 80066ea:	f008 0807 	and.w	r8, r8, #7
  RxFifo1ITs &= hfdcan->Instance->IE;
 80066ee:	f007 0738 	and.w	r7, r7, #56	; 0x38
  Errors &= hfdcan->Instance->IE;
 80066f2:	f405 0571 	and.w	r5, r5, #15794176	; 0xf10000
  ErrorStatusITs &= hfdcan->Instance->IE;
 80066f6:	f406 2660 	and.w	r6, r6, #917504	; 0xe0000
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 80066fa:	d502      	bpl.n	8006702 <HAL_FDCAN_IRQHandler+0x4a>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 80066fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80066fe:	0651      	lsls	r1, r2, #25
 8006700:	d473      	bmi.n	80067ea <HAL_FDCAN_IRQHandler+0x132>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8006702:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006704:	05d2      	lsls	r2, r2, #23
 8006706:	d502      	bpl.n	800670e <HAL_FDCAN_IRQHandler+0x56>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8006708:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800670a:	05d0      	lsls	r0, r2, #23
 800670c:	d45d      	bmi.n	80067ca <HAL_FDCAN_IRQHandler+0x112>
  if (TxEventFifoITs != 0U)
 800670e:	f1b9 0f00 	cmp.w	r9, #0
 8006712:	d14a      	bne.n	80067aa <HAL_FDCAN_IRQHandler+0xf2>
  if (RxFifo0ITs != 0U)
 8006714:	f1b8 0f00 	cmp.w	r8, #0
 8006718:	d137      	bne.n	800678a <HAL_FDCAN_IRQHandler+0xd2>
  if (RxFifo1ITs != 0U)
 800671a:	2f00      	cmp	r7, #0
 800671c:	d13e      	bne.n	800679c <HAL_FDCAN_IRQHandler+0xe4>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 800671e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006720:	0591      	lsls	r1, r2, #22
 8006722:	d502      	bpl.n	800672a <HAL_FDCAN_IRQHandler+0x72>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8006724:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006726:	0592      	lsls	r2, r2, #22
 8006728:	d475      	bmi.n	8006816 <HAL_FDCAN_IRQHandler+0x15e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 800672a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800672c:	0617      	lsls	r7, r2, #24
 800672e:	d502      	bpl.n	8006736 <HAL_FDCAN_IRQHandler+0x7e>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8006730:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006732:	0610      	lsls	r0, r2, #24
 8006734:	d477      	bmi.n	8006826 <HAL_FDCAN_IRQHandler+0x16e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8006736:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006738:	0491      	lsls	r1, r2, #18
 800673a:	d502      	bpl.n	8006742 <HAL_FDCAN_IRQHandler+0x8a>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 800673c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800673e:	0492      	lsls	r2, r2, #18
 8006740:	d459      	bmi.n	80067f6 <HAL_FDCAN_IRQHandler+0x13e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8006742:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006744:	0417      	lsls	r7, r2, #16
 8006746:	d502      	bpl.n	800674e <HAL_FDCAN_IRQHandler+0x96>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8006748:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800674a:	0410      	lsls	r0, r2, #16
 800674c:	d45b      	bmi.n	8006806 <HAL_FDCAN_IRQHandler+0x14e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 800674e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006750:	0451      	lsls	r1, r2, #17
 8006752:	d509      	bpl.n	8006768 <HAL_FDCAN_IRQHandler+0xb0>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8006754:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006756:	0452      	lsls	r2, r2, #17
 8006758:	d506      	bpl.n	8006768 <HAL_FDCAN_IRQHandler+0xb0>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800675a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800675e:	651a      	str	r2, [r3, #80]	; 0x50
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8006760:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8006762:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006766:	6622      	str	r2, [r4, #96]	; 0x60
  if (ErrorStatusITs != 0U)
 8006768:	b94e      	cbnz	r6, 800677e <HAL_FDCAN_IRQHandler+0xc6>
  if (Errors != 0U)
 800676a:	b125      	cbz	r5, 8006776 <HAL_FDCAN_IRQHandler+0xbe>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800676c:	6823      	ldr	r3, [r4, #0]
 800676e:	651d      	str	r5, [r3, #80]	; 0x50
    hfdcan->ErrorCode |= Errors;
 8006770:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006772:	432b      	orrs	r3, r5
 8006774:	6623      	str	r3, [r4, #96]	; 0x60
  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8006776:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006778:	bb13      	cbnz	r3, 80067c0 <HAL_FDCAN_IRQHandler+0x108>
}
 800677a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800677e:	651e      	str	r6, [r3, #80]	; 0x50
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8006780:	4631      	mov	r1, r6
 8006782:	4620      	mov	r0, r4
 8006784:	f7ff ff96 	bl	80066b4 <HAL_FDCAN_ErrorStatusCallback>
 8006788:	e7ef      	b.n	800676a <HAL_FDCAN_IRQHandler+0xb2>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800678a:	f8c3 8050 	str.w	r8, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800678e:	4641      	mov	r1, r8
 8006790:	4620      	mov	r0, r4
 8006792:	f7fd fd91 	bl	80042b8 <HAL_FDCAN_RxFifo0Callback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8006796:	6823      	ldr	r3, [r4, #0]
  if (RxFifo1ITs != 0U)
 8006798:	2f00      	cmp	r7, #0
 800679a:	d0c0      	beq.n	800671e <HAL_FDCAN_IRQHandler+0x66>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800679c:	651f      	str	r7, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800679e:	4639      	mov	r1, r7
 80067a0:	4620      	mov	r0, r4
 80067a2:	f7ff ff77 	bl	8006694 <HAL_FDCAN_RxFifo1Callback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 80067a6:	6823      	ldr	r3, [r4, #0]
 80067a8:	e7b9      	b.n	800671e <HAL_FDCAN_IRQHandler+0x66>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80067aa:	f8c3 9050 	str.w	r9, [r3, #80]	; 0x50
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80067ae:	4649      	mov	r1, r9
 80067b0:	4620      	mov	r0, r4
 80067b2:	f7ff ff6d 	bl	8006690 <HAL_FDCAN_TxEventFifoCallback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80067b6:	6823      	ldr	r3, [r4, #0]
  if (RxFifo0ITs != 0U)
 80067b8:	f1b8 0f00 	cmp.w	r8, #0
 80067bc:	d0ad      	beq.n	800671a <HAL_FDCAN_IRQHandler+0x62>
 80067be:	e7e4      	b.n	800678a <HAL_FDCAN_IRQHandler+0xd2>
    HAL_FDCAN_ErrorCallback(hfdcan);
 80067c0:	4620      	mov	r0, r4
 80067c2:	f7ff ff75 	bl	80066b0 <HAL_FDCAN_ErrorCallback>
}
 80067c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80067ca:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80067ce:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80067d2:	4011      	ands	r1, r2
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80067d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80067d8:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80067da:	4620      	mov	r0, r4
 80067dc:	f7ff ff60 	bl	80066a0 <HAL_FDCAN_TxBufferAbortCallback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80067e0:	6823      	ldr	r3, [r4, #0]
  if (TxEventFifoITs != 0U)
 80067e2:	f1b9 0f00 	cmp.w	r9, #0
 80067e6:	d095      	beq.n	8006714 <HAL_FDCAN_IRQHandler+0x5c>
 80067e8:	e7df      	b.n	80067aa <HAL_FDCAN_IRQHandler+0xf2>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80067ea:	2240      	movs	r2, #64	; 0x40
 80067ec:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80067ee:	f7ff ff5d 	bl	80066ac <HAL_FDCAN_HighPriorityMessageCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 80067f2:	6823      	ldr	r3, [r4, #0]
 80067f4:	e785      	b.n	8006702 <HAL_FDCAN_IRQHandler+0x4a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80067f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80067fa:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80067fc:	4620      	mov	r0, r4
 80067fe:	f7ff ff51 	bl	80066a4 <HAL_FDCAN_TimestampWraparoundCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8006802:	6823      	ldr	r3, [r4, #0]
 8006804:	e79d      	b.n	8006742 <HAL_FDCAN_IRQHandler+0x8a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8006806:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800680a:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800680c:	4620      	mov	r0, r4
 800680e:	f7ff ff4b 	bl	80066a8 <HAL_FDCAN_TimeoutOccurredCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8006812:	6823      	ldr	r3, [r4, #0]
 8006814:	e79b      	b.n	800674e <HAL_FDCAN_IRQHandler+0x96>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8006816:	f44f 7200 	mov.w	r2, #512	; 0x200
 800681a:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800681c:	4620      	mov	r0, r4
 800681e:	f7ff ff3b 	bl	8006698 <HAL_FDCAN_TxFifoEmptyCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8006822:	6823      	ldr	r3, [r4, #0]
 8006824:	e781      	b.n	800672a <HAL_FDCAN_IRQHandler+0x72>
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8006826:	f8d3 10d4 	ldr.w	r1, [r3, #212]	; 0xd4
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800682a:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800682e:	4011      	ands	r1, r2
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8006830:	2280      	movs	r2, #128	; 0x80
 8006832:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8006834:	4620      	mov	r0, r4
 8006836:	f7ff ff31 	bl	800669c <HAL_FDCAN_TxBufferCompleteCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 800683a:	6823      	ldr	r3, [r4, #0]
 800683c:	e77b      	b.n	8006736 <HAL_FDCAN_IRQHandler+0x7e>
 800683e:	bf00      	nop

08006840 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006844:	680c      	ldr	r4, [r1, #0]
{
 8006846:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006848:	2c00      	cmp	r4, #0
 800684a:	d07d      	beq.n	8006948 <HAL_GPIO_Init+0x108>
 800684c:	f04f 0c00 	mov.w	ip, #0
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006850:	4e71      	ldr	r6, [pc, #452]	; (8006a18 <HAL_GPIO_Init+0x1d8>)
  uint32_t position = 0x00U;
 8006852:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006854:	f04f 0b01 	mov.w	fp, #1
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006858:	468e      	mov	lr, r1
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800685a:	fa0b f703 	lsl.w	r7, fp, r3
    if (iocurrent != 0x00u)
 800685e:	ea17 0a04 	ands.w	sl, r7, r4
 8006862:	d06b      	beq.n	800693c <HAL_GPIO_Init+0xfc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006864:	f8de 1004 	ldr.w	r1, [lr, #4]
 8006868:	f001 0203 	and.w	r2, r1, #3
 800686c:	1e55      	subs	r5, r2, #1
 800686e:	2d01      	cmp	r5, #1
 8006870:	d96d      	bls.n	800694e <HAL_GPIO_Init+0x10e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006872:	2a03      	cmp	r2, #3
 8006874:	f040 80b1 	bne.w	80069da <HAL_GPIO_Init+0x19a>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006878:	fa02 f20c 	lsl.w	r2, r2, ip
 800687c:	43d5      	mvns	r5, r2
      temp = GPIOx->MODER;
 800687e:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006880:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006882:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006884:	f411 3f40 	tst.w	r1, #196608	; 0x30000
      GPIOx->MODER = temp;
 8006888:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800688a:	d057      	beq.n	800693c <HAL_GPIO_Init+0xfc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800688c:	4d63      	ldr	r5, [pc, #396]	; (8006a1c <HAL_GPIO_Init+0x1dc>)
 800688e:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8006890:	f042 0201 	orr.w	r2, r2, #1
 8006894:	662a      	str	r2, [r5, #96]	; 0x60
 8006896:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8006898:	f002 0201 	and.w	r2, r2, #1
 800689c:	9203      	str	r2, [sp, #12]
 800689e:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 80068a0:	f023 0203 	bic.w	r2, r3, #3
 80068a4:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80068a8:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80068ac:	f003 0703 	and.w	r7, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80068b0:	6895      	ldr	r5, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80068b2:	00bf      	lsls	r7, r7, #2
 80068b4:	f04f 080f 	mov.w	r8, #15
 80068b8:	fa08 f807 	lsl.w	r8, r8, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80068bc:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80068c0:	ea25 0908 	bic.w	r9, r5, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80068c4:	d01a      	beq.n	80068fc <HAL_GPIO_Init+0xbc>
 80068c6:	4d56      	ldr	r5, [pc, #344]	; (8006a20 <HAL_GPIO_Init+0x1e0>)
 80068c8:	42a8      	cmp	r0, r5
 80068ca:	f000 8092 	beq.w	80069f2 <HAL_GPIO_Init+0x1b2>
 80068ce:	4d55      	ldr	r5, [pc, #340]	; (8006a24 <HAL_GPIO_Init+0x1e4>)
 80068d0:	42a8      	cmp	r0, r5
 80068d2:	f000 8093 	beq.w	80069fc <HAL_GPIO_Init+0x1bc>
 80068d6:	4d54      	ldr	r5, [pc, #336]	; (8006a28 <HAL_GPIO_Init+0x1e8>)
 80068d8:	42a8      	cmp	r0, r5
 80068da:	f000 8083 	beq.w	80069e4 <HAL_GPIO_Init+0x1a4>
 80068de:	4d53      	ldr	r5, [pc, #332]	; (8006a2c <HAL_GPIO_Init+0x1ec>)
 80068e0:	42a8      	cmp	r0, r5
 80068e2:	f000 8092 	beq.w	8006a0a <HAL_GPIO_Init+0x1ca>
 80068e6:	4d52      	ldr	r5, [pc, #328]	; (8006a30 <HAL_GPIO_Init+0x1f0>)
 80068e8:	42a8      	cmp	r0, r5
 80068ea:	bf0c      	ite	eq
 80068ec:	f04f 0805 	moveq.w	r8, #5
 80068f0:	f04f 0806 	movne.w	r8, #6
 80068f4:	fa08 f707 	lsl.w	r7, r8, r7
 80068f8:	ea49 0907 	orr.w	r9, r9, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80068fc:	f8c2 9008 	str.w	r9, [r2, #8]
        temp = EXTI->RTSR1;
 8006900:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(iocurrent);
 8006902:	ea6f 050a 	mvn.w	r5, sl
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006906:	02cf      	lsls	r7, r1, #11
        temp &= ~(iocurrent);
 8006908:	bf54      	ite	pl
 800690a:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 800690c:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->RTSR1 = temp;
 8006910:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 8006912:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006914:	028f      	lsls	r7, r1, #10
        temp &= ~(iocurrent);
 8006916:	bf54      	ite	pl
 8006918:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 800691a:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->FTSR1 = temp;
 800691e:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 8006920:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006922:	038f      	lsls	r7, r1, #14
        temp &= ~(iocurrent);
 8006924:	bf54      	ite	pl
 8006926:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8006928:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->EMR1 = temp;
 800692c:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800692e:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006930:	03c9      	lsls	r1, r1, #15
        temp &= ~(iocurrent);
 8006932:	bf54      	ite	pl
 8006934:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8006936:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->IMR1 = temp;
 800693a:	6032      	str	r2, [r6, #0]
      }
    }

    position++;
 800693c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 800693e:	fa34 f203 	lsrs.w	r2, r4, r3
 8006942:	f10c 0c02 	add.w	ip, ip, #2
 8006946:	d188      	bne.n	800685a <HAL_GPIO_Init+0x1a>
  }
}
 8006948:	b005      	add	sp, #20
 800694a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 800694e:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006952:	f8de 500c 	ldr.w	r5, [lr, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006956:	f04f 0803 	mov.w	r8, #3
 800695a:	fa08 f80c 	lsl.w	r8, r8, ip
 800695e:	ea29 0908 	bic.w	r9, r9, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006962:	fa05 f50c 	lsl.w	r5, r5, ip
 8006966:	ea45 0509 	orr.w	r5, r5, r9
        GPIOx->OSPEEDR = temp;
 800696a:	6085      	str	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800696c:	ea6f 0508 	mvn.w	r5, r8
        temp = GPIOx->OTYPER;
 8006970:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006974:	ea28 0807 	bic.w	r8, r8, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006978:	f3c1 1700 	ubfx	r7, r1, #4, #1
 800697c:	409f      	lsls	r7, r3
 800697e:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8006982:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8006984:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006986:	ea07 0805 	and.w	r8, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800698a:	f8de 7008 	ldr.w	r7, [lr, #8]
 800698e:	fa07 f70c 	lsl.w	r7, r7, ip
 8006992:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006996:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8006998:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800699a:	fa02 f20c 	lsl.w	r2, r2, ip
 800699e:	f47f af6e 	bne.w	800687e <HAL_GPIO_Init+0x3e>
        temp = GPIOx->AFR[position >> 3U];
 80069a2:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 80069a6:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80069aa:	f003 0807 	and.w	r8, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80069ae:	f8d9 7020 	ldr.w	r7, [r9, #32]
 80069b2:	9700      	str	r7, [sp, #0]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80069b4:	f8de 7010 	ldr.w	r7, [lr, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80069b8:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80069bc:	fa07 f708 	lsl.w	r7, r7, r8
 80069c0:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80069c2:	270f      	movs	r7, #15
 80069c4:	fa07 f808 	lsl.w	r8, r7, r8
 80069c8:	9f00      	ldr	r7, [sp, #0]
 80069ca:	ea27 0808 	bic.w	r8, r7, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80069ce:	9f01      	ldr	r7, [sp, #4]
 80069d0:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->AFR[position >> 3U] = temp;
 80069d4:	f8c9 7020 	str.w	r7, [r9, #32]
 80069d8:	e751      	b.n	800687e <HAL_GPIO_Init+0x3e>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80069da:	2503      	movs	r5, #3
 80069dc:	fa05 f50c 	lsl.w	r5, r5, ip
 80069e0:	43ed      	mvns	r5, r5
 80069e2:	e7cf      	b.n	8006984 <HAL_GPIO_Init+0x144>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80069e4:	f04f 0803 	mov.w	r8, #3
 80069e8:	fa08 f707 	lsl.w	r7, r8, r7
 80069ec:	ea49 0907 	orr.w	r9, r9, r7
 80069f0:	e784      	b.n	80068fc <HAL_GPIO_Init+0xbc>
 80069f2:	fa0b f707 	lsl.w	r7, fp, r7
 80069f6:	ea49 0907 	orr.w	r9, r9, r7
 80069fa:	e77f      	b.n	80068fc <HAL_GPIO_Init+0xbc>
 80069fc:	f04f 0802 	mov.w	r8, #2
 8006a00:	fa08 f707 	lsl.w	r7, r8, r7
 8006a04:	ea49 0907 	orr.w	r9, r9, r7
 8006a08:	e778      	b.n	80068fc <HAL_GPIO_Init+0xbc>
 8006a0a:	f04f 0804 	mov.w	r8, #4
 8006a0e:	fa08 f707 	lsl.w	r7, r8, r7
 8006a12:	ea49 0907 	orr.w	r9, r9, r7
 8006a16:	e771      	b.n	80068fc <HAL_GPIO_Init+0xbc>
 8006a18:	40010400 	.word	0x40010400
 8006a1c:	40021000 	.word	0x40021000
 8006a20:	48000400 	.word	0x48000400
 8006a24:	48000800 	.word	0x48000800
 8006a28:	48000c00 	.word	0x48000c00
 8006a2c:	48001000 	.word	0x48001000
 8006a30:	48001400 	.word	0x48001400

08006a34 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006a34:	6903      	ldr	r3, [r0, #16]
 8006a36:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8006a38:	bf14      	ite	ne
 8006a3a:	2001      	movne	r0, #1
 8006a3c:	2000      	moveq	r0, #0
 8006a3e:	4770      	bx	lr

08006a40 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006a40:	b10a      	cbz	r2, 8006a46 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006a42:	6181      	str	r1, [r0, #24]
 8006a44:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006a46:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8006a48:	4770      	bx	lr
 8006a4a:	bf00      	nop

08006a4c <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006a4c:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006a4e:	ea01 0203 	and.w	r2, r1, r3
 8006a52:	ea21 0103 	bic.w	r1, r1, r3
 8006a56:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006a5a:	6181      	str	r1, [r0, #24]
}
 8006a5c:	4770      	bx	lr
 8006a5e:	bf00      	nop

08006a60 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a60:	4a37      	ldr	r2, [pc, #220]	; (8006b40 <HAL_PWREx_ControlVoltageScaling+0xe0>)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006a62:	b960      	cbnz	r0, 8006a7e <HAL_PWREx_ControlVoltageScaling+0x1e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a64:	6813      	ldr	r3, [r2, #0]
 8006a66:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006a6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a6e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a72:	d01d      	beq.n	8006ab0 <HAL_PWREx_ControlVoltageScaling+0x50>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a78:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006a7c:	4770      	bx	lr
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006a7e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006a82:	d007      	beq.n	8006a94 <HAL_PWREx_ControlVoltageScaling+0x34>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006a84:	6813      	ldr	r3, [r2, #0]
 8006a86:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006a8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006a8e:	2000      	movs	r0, #0
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006a90:	6013      	str	r3, [r2, #0]
}
 8006a92:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a94:	6813      	ldr	r3, [r2, #0]
 8006a96:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006a9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a9e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006aa2:	d02b      	beq.n	8006afc <HAL_PWREx_ControlVoltageScaling+0x9c>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006aa4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 8006aa8:	2000      	movs	r0, #0
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006aaa:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006aae:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006ab0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ab4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006ab8:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006aba:	4822      	ldr	r0, [pc, #136]	; (8006b44 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8006abc:	4922      	ldr	r1, [pc, #136]	; (8006b48 <HAL_PWREx_ControlVoltageScaling+0xe8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006abe:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006ac2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006ac6:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006ac8:	6803      	ldr	r3, [r0, #0]
 8006aca:	2032      	movs	r0, #50	; 0x32
 8006acc:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ad0:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006ad2:	fba1 1303 	umull	r1, r3, r1, r3
 8006ad6:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ad8:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006ada:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ade:	d506      	bpl.n	8006aee <HAL_PWREx_ControlVoltageScaling+0x8e>
 8006ae0:	e000      	b.n	8006ae4 <HAL_PWREx_ControlVoltageScaling+0x84>
 8006ae2:	b123      	cbz	r3, 8006aee <HAL_PWREx_ControlVoltageScaling+0x8e>
 8006ae4:	6951      	ldr	r1, [r2, #20]
 8006ae6:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8006ae8:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006aec:	d4f9      	bmi.n	8006ae2 <HAL_PWREx_ControlVoltageScaling+0x82>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006aee:	4b14      	ldr	r3, [pc, #80]	; (8006b40 <HAL_PWREx_ControlVoltageScaling+0xe0>)
 8006af0:	695b      	ldr	r3, [r3, #20]
 8006af2:	055b      	lsls	r3, r3, #21
  return HAL_OK;
 8006af4:	bf54      	ite	pl
 8006af6:	2000      	movpl	r0, #0
        return HAL_TIMEOUT;
 8006af8:	2003      	movmi	r0, #3
 8006afa:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006afc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b00:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006b04:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006b06:	480f      	ldr	r0, [pc, #60]	; (8006b44 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8006b08:	490f      	ldr	r1, [pc, #60]	; (8006b48 <HAL_PWREx_ControlVoltageScaling+0xe8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006b0a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006b0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006b12:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006b14:	6803      	ldr	r3, [r0, #0]
 8006b16:	2032      	movs	r0, #50	; 0x32
 8006b18:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b1c:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006b1e:	fba1 1303 	umull	r1, r3, r1, r3
 8006b22:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b24:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006b26:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b2a:	d5e0      	bpl.n	8006aee <HAL_PWREx_ControlVoltageScaling+0x8e>
 8006b2c:	e001      	b.n	8006b32 <HAL_PWREx_ControlVoltageScaling+0xd2>
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d0dd      	beq.n	8006aee <HAL_PWREx_ControlVoltageScaling+0x8e>
 8006b32:	6951      	ldr	r1, [r2, #20]
 8006b34:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8006b36:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b3a:	d5d8      	bpl.n	8006aee <HAL_PWREx_ControlVoltageScaling+0x8e>
 8006b3c:	e7f7      	b.n	8006b2e <HAL_PWREx_ControlVoltageScaling+0xce>
 8006b3e:	bf00      	nop
 8006b40:	40007000 	.word	0x40007000
 8006b44:	20000008 	.word	0x20000008
 8006b48:	431bde83 	.word	0x431bde83

08006b4c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006b4c:	4a02      	ldr	r2, [pc, #8]	; (8006b58 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8006b4e:	6893      	ldr	r3, [r2, #8]
 8006b50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006b54:	6093      	str	r3, [r2, #8]
}
 8006b56:	4770      	bx	lr
 8006b58:	40007000 	.word	0x40007000

08006b5c <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006b5c:	2800      	cmp	r0, #0
 8006b5e:	f000 81c3 	beq.w	8006ee8 <HAL_RCC_OscConfig+0x38c>
{
 8006b62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b66:	6803      	ldr	r3, [r0, #0]
 8006b68:	07d9      	lsls	r1, r3, #31
{
 8006b6a:	b082      	sub	sp, #8
 8006b6c:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b6e:	d52d      	bpl.n	8006bcc <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b70:	49a6      	ldr	r1, [pc, #664]	; (8006e0c <HAL_RCC_OscConfig+0x2b0>)
 8006b72:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006b74:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b76:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006b7a:	2a0c      	cmp	r2, #12
 8006b7c:	f000 810a 	beq.w	8006d94 <HAL_RCC_OscConfig+0x238>
 8006b80:	2a08      	cmp	r2, #8
 8006b82:	f000 810c 	beq.w	8006d9e <HAL_RCC_OscConfig+0x242>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b86:	6863      	ldr	r3, [r4, #4]
 8006b88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b8c:	f000 8133 	beq.w	8006df6 <HAL_RCC_OscConfig+0x29a>
 8006b90:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006b94:	f000 819b 	beq.w	8006ece <HAL_RCC_OscConfig+0x372>
 8006b98:	4d9c      	ldr	r5, [pc, #624]	; (8006e0c <HAL_RCC_OscConfig+0x2b0>)
 8006b9a:	682a      	ldr	r2, [r5, #0]
 8006b9c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006ba0:	602a      	str	r2, [r5, #0]
 8006ba2:	682a      	ldr	r2, [r5, #0]
 8006ba4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006ba8:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	f040 8128 	bne.w	8006e00 <HAL_RCC_OscConfig+0x2a4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bb0:	f7fb fffc 	bl	8002bac <HAL_GetTick>
 8006bb4:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006bb6:	e005      	b.n	8006bc4 <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006bb8:	f7fb fff8 	bl	8002bac <HAL_GetTick>
 8006bbc:	1b80      	subs	r0, r0, r6
 8006bbe:	2864      	cmp	r0, #100	; 0x64
 8006bc0:	f200 8142 	bhi.w	8006e48 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006bc4:	682b      	ldr	r3, [r5, #0]
 8006bc6:	039f      	lsls	r7, r3, #14
 8006bc8:	d4f6      	bmi.n	8006bb8 <HAL_RCC_OscConfig+0x5c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006bca:	6823      	ldr	r3, [r4, #0]
 8006bcc:	079e      	lsls	r6, r3, #30
 8006bce:	d528      	bpl.n	8006c22 <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006bd0:	4a8e      	ldr	r2, [pc, #568]	; (8006e0c <HAL_RCC_OscConfig+0x2b0>)
 8006bd2:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006bd4:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006bd6:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006bda:	2b0c      	cmp	r3, #12
 8006bdc:	f000 80ec 	beq.w	8006db8 <HAL_RCC_OscConfig+0x25c>
 8006be0:	2b04      	cmp	r3, #4
 8006be2:	f000 80ee 	beq.w	8006dc2 <HAL_RCC_OscConfig+0x266>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006be6:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006be8:	4d88      	ldr	r5, [pc, #544]	; (8006e0c <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	f000 811d 	beq.w	8006e2a <HAL_RCC_OscConfig+0x2ce>
        __HAL_RCC_HSI_ENABLE();
 8006bf0:	682b      	ldr	r3, [r5, #0]
 8006bf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006bf6:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bf8:	f7fb ffd8 	bl	8002bac <HAL_GetTick>
 8006bfc:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006bfe:	e005      	b.n	8006c0c <HAL_RCC_OscConfig+0xb0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c00:	f7fb ffd4 	bl	8002bac <HAL_GetTick>
 8006c04:	1b80      	subs	r0, r0, r6
 8006c06:	2802      	cmp	r0, #2
 8006c08:	f200 811e 	bhi.w	8006e48 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006c0c:	682b      	ldr	r3, [r5, #0]
 8006c0e:	0558      	lsls	r0, r3, #21
 8006c10:	d5f6      	bpl.n	8006c00 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c12:	686b      	ldr	r3, [r5, #4]
 8006c14:	6922      	ldr	r2, [r4, #16]
 8006c16:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006c1a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006c1e:	606b      	str	r3, [r5, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c20:	6823      	ldr	r3, [r4, #0]
 8006c22:	071a      	lsls	r2, r3, #28
 8006c24:	d519      	bpl.n	8006c5a <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006c26:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c28:	4d78      	ldr	r5, [pc, #480]	; (8006e0c <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	f000 809e 	beq.w	8006d6c <HAL_RCC_OscConfig+0x210>
      __HAL_RCC_LSI_ENABLE();
 8006c30:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006c34:	f043 0301 	orr.w	r3, r3, #1
 8006c38:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c3c:	f7fb ffb6 	bl	8002bac <HAL_GetTick>
 8006c40:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c42:	e005      	b.n	8006c50 <HAL_RCC_OscConfig+0xf4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c44:	f7fb ffb2 	bl	8002bac <HAL_GetTick>
 8006c48:	1b80      	subs	r0, r0, r6
 8006c4a:	2802      	cmp	r0, #2
 8006c4c:	f200 80fc 	bhi.w	8006e48 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c50:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006c54:	079f      	lsls	r7, r3, #30
 8006c56:	d5f5      	bpl.n	8006c44 <HAL_RCC_OscConfig+0xe8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c58:	6823      	ldr	r3, [r4, #0]
 8006c5a:	0759      	lsls	r1, r3, #29
 8006c5c:	d541      	bpl.n	8006ce2 <HAL_RCC_OscConfig+0x186>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006c5e:	4b6b      	ldr	r3, [pc, #428]	; (8006e0c <HAL_RCC_OscConfig+0x2b0>)
 8006c60:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006c62:	00d2      	lsls	r2, r2, #3
 8006c64:	f100 80f4 	bmi.w	8006e50 <HAL_RCC_OscConfig+0x2f4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c68:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006c6a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006c6e:	659a      	str	r2, [r3, #88]	; 0x58
 8006c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c76:	9301      	str	r3, [sp, #4]
 8006c78:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8006c7a:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c7c:	4e64      	ldr	r6, [pc, #400]	; (8006e10 <HAL_RCC_OscConfig+0x2b4>)
 8006c7e:	6833      	ldr	r3, [r6, #0]
 8006c80:	05df      	lsls	r7, r3, #23
 8006c82:	f140 8113 	bpl.w	8006eac <HAL_RCC_OscConfig+0x350>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c86:	68a3      	ldr	r3, [r4, #8]
 8006c88:	2b01      	cmp	r3, #1
 8006c8a:	f000 80e3 	beq.w	8006e54 <HAL_RCC_OscConfig+0x2f8>
 8006c8e:	2b05      	cmp	r3, #5
 8006c90:	f000 8169 	beq.w	8006f66 <HAL_RCC_OscConfig+0x40a>
 8006c94:	4e5d      	ldr	r6, [pc, #372]	; (8006e0c <HAL_RCC_OscConfig+0x2b0>)
 8006c96:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8006c9a:	f022 0201 	bic.w	r2, r2, #1
 8006c9e:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 8006ca2:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8006ca6:	f022 0204 	bic.w	r2, r2, #4
 8006caa:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	f040 80d7 	bne.w	8006e62 <HAL_RCC_OscConfig+0x306>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cb4:	f7fb ff7a 	bl	8002bac <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cb8:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8006cbc:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006cbe:	e005      	b.n	8006ccc <HAL_RCC_OscConfig+0x170>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cc0:	f7fb ff74 	bl	8002bac <HAL_GetTick>
 8006cc4:	1bc0      	subs	r0, r0, r7
 8006cc6:	4540      	cmp	r0, r8
 8006cc8:	f200 80be 	bhi.w	8006e48 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006ccc:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8006cd0:	079a      	lsls	r2, r3, #30
 8006cd2:	d4f5      	bmi.n	8006cc0 <HAL_RCC_OscConfig+0x164>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006cd4:	b125      	cbz	r5, 8006ce0 <HAL_RCC_OscConfig+0x184>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006cd6:	4a4d      	ldr	r2, [pc, #308]	; (8006e0c <HAL_RCC_OscConfig+0x2b0>)
 8006cd8:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8006cda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006cde:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006ce0:	6823      	ldr	r3, [r4, #0]
 8006ce2:	069b      	lsls	r3, r3, #26
 8006ce4:	d518      	bpl.n	8006d18 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006ce6:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006ce8:	4d48      	ldr	r5, [pc, #288]	; (8006e0c <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	f000 80ca 	beq.w	8006e84 <HAL_RCC_OscConfig+0x328>
      __HAL_RCC_HSI48_ENABLE();
 8006cf0:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006cf4:	f043 0301 	orr.w	r3, r3, #1
 8006cf8:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cfc:	f7fb ff56 	bl	8002bac <HAL_GetTick>
 8006d00:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006d02:	e005      	b.n	8006d10 <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006d04:	f7fb ff52 	bl	8002bac <HAL_GetTick>
 8006d08:	1b80      	subs	r0, r0, r6
 8006d0a:	2802      	cmp	r0, #2
 8006d0c:	f200 809c 	bhi.w	8006e48 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006d10:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006d14:	079f      	lsls	r7, r3, #30
 8006d16:	d5f5      	bpl.n	8006d04 <HAL_RCC_OscConfig+0x1a8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006d18:	69e0      	ldr	r0, [r4, #28]
 8006d1a:	b318      	cbz	r0, 8006d64 <HAL_RCC_OscConfig+0x208>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006d1c:	4d3b      	ldr	r5, [pc, #236]	; (8006e0c <HAL_RCC_OscConfig+0x2b0>)
 8006d1e:	68ab      	ldr	r3, [r5, #8]
 8006d20:	f003 030c 	and.w	r3, r3, #12
 8006d24:	2b0c      	cmp	r3, #12
 8006d26:	f000 812c 	beq.w	8006f82 <HAL_RCC_OscConfig+0x426>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d2a:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006d2c:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8006d2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d32:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006d34:	f000 80da 	beq.w	8006eec <HAL_RCC_OscConfig+0x390>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006d38:	68eb      	ldr	r3, [r5, #12]
 8006d3a:	f023 0303 	bic.w	r3, r3, #3
 8006d3e:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006d40:	68eb      	ldr	r3, [r5, #12]
 8006d42:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006d46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d4a:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d4c:	f7fb ff2e 	bl	8002bac <HAL_GetTick>
 8006d50:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d52:	e004      	b.n	8006d5e <HAL_RCC_OscConfig+0x202>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d54:	f7fb ff2a 	bl	8002bac <HAL_GetTick>
 8006d58:	1b00      	subs	r0, r0, r4
 8006d5a:	2802      	cmp	r0, #2
 8006d5c:	d874      	bhi.n	8006e48 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d5e:	682b      	ldr	r3, [r5, #0]
 8006d60:	019b      	lsls	r3, r3, #6
 8006d62:	d4f7      	bmi.n	8006d54 <HAL_RCC_OscConfig+0x1f8>
      }
    }
  }
  }

  return HAL_OK;
 8006d64:	2000      	movs	r0, #0
}
 8006d66:	b002      	add	sp, #8
 8006d68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8006d6c:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006d70:	f023 0301 	bic.w	r3, r3, #1
 8006d74:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 8006d78:	f7fb ff18 	bl	8002bac <HAL_GetTick>
 8006d7c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006d7e:	e004      	b.n	8006d8a <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d80:	f7fb ff14 	bl	8002bac <HAL_GetTick>
 8006d84:	1b80      	subs	r0, r0, r6
 8006d86:	2802      	cmp	r0, #2
 8006d88:	d85e      	bhi.n	8006e48 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006d8a:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006d8e:	0798      	lsls	r0, r3, #30
 8006d90:	d4f6      	bmi.n	8006d80 <HAL_RCC_OscConfig+0x224>
 8006d92:	e761      	b.n	8006c58 <HAL_RCC_OscConfig+0xfc>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006d94:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006d98:	2903      	cmp	r1, #3
 8006d9a:	f47f aef4 	bne.w	8006b86 <HAL_RCC_OscConfig+0x2a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d9e:	4a1b      	ldr	r2, [pc, #108]	; (8006e0c <HAL_RCC_OscConfig+0x2b0>)
 8006da0:	6812      	ldr	r2, [r2, #0]
 8006da2:	0392      	lsls	r2, r2, #14
 8006da4:	f57f af12 	bpl.w	8006bcc <HAL_RCC_OscConfig+0x70>
 8006da8:	6862      	ldr	r2, [r4, #4]
 8006daa:	2a00      	cmp	r2, #0
 8006dac:	f47f af0e 	bne.w	8006bcc <HAL_RCC_OscConfig+0x70>
        return HAL_ERROR;
 8006db0:	2001      	movs	r0, #1
}
 8006db2:	b002      	add	sp, #8
 8006db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006db8:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006dbc:	2a02      	cmp	r2, #2
 8006dbe:	f47f af12 	bne.w	8006be6 <HAL_RCC_OscConfig+0x8a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006dc2:	4b12      	ldr	r3, [pc, #72]	; (8006e0c <HAL_RCC_OscConfig+0x2b0>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	055d      	lsls	r5, r3, #21
 8006dc8:	d502      	bpl.n	8006dd0 <HAL_RCC_OscConfig+0x274>
 8006dca:	68e3      	ldr	r3, [r4, #12]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d0ef      	beq.n	8006db0 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006dd0:	4a0e      	ldr	r2, [pc, #56]	; (8006e0c <HAL_RCC_OscConfig+0x2b0>)
 8006dd2:	6920      	ldr	r0, [r4, #16]
 8006dd4:	6853      	ldr	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006dd6:	490f      	ldr	r1, [pc, #60]	; (8006e14 <HAL_RCC_OscConfig+0x2b8>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006dd8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006ddc:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8006de0:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006de2:	6808      	ldr	r0, [r1, #0]
 8006de4:	f7fe f92e 	bl	8005044 <HAL_InitTick>
 8006de8:	2800      	cmp	r0, #0
 8006dea:	d1e1      	bne.n	8006db0 <HAL_RCC_OscConfig+0x254>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006dec:	6823      	ldr	r3, [r4, #0]
 8006dee:	071a      	lsls	r2, r3, #28
 8006df0:	f57f af33 	bpl.w	8006c5a <HAL_RCC_OscConfig+0xfe>
 8006df4:	e717      	b.n	8006c26 <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006df6:	4a05      	ldr	r2, [pc, #20]	; (8006e0c <HAL_RCC_OscConfig+0x2b0>)
 8006df8:	6813      	ldr	r3, [r2, #0]
 8006dfa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006dfe:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8006e00:	f7fb fed4 	bl	8002bac <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e04:	4e01      	ldr	r6, [pc, #4]	; (8006e0c <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 8006e06:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e08:	e00b      	b.n	8006e22 <HAL_RCC_OscConfig+0x2c6>
 8006e0a:	bf00      	nop
 8006e0c:	40021000 	.word	0x40021000
 8006e10:	40007000 	.word	0x40007000
 8006e14:	20000010 	.word	0x20000010
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e18:	f7fb fec8 	bl	8002bac <HAL_GetTick>
 8006e1c:	1b40      	subs	r0, r0, r5
 8006e1e:	2864      	cmp	r0, #100	; 0x64
 8006e20:	d812      	bhi.n	8006e48 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e22:	6833      	ldr	r3, [r6, #0]
 8006e24:	039b      	lsls	r3, r3, #14
 8006e26:	d5f7      	bpl.n	8006e18 <HAL_RCC_OscConfig+0x2bc>
 8006e28:	e6cf      	b.n	8006bca <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_HSI_DISABLE();
 8006e2a:	682b      	ldr	r3, [r5, #0]
 8006e2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e30:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006e32:	f7fb febb 	bl	8002bac <HAL_GetTick>
 8006e36:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006e38:	682b      	ldr	r3, [r5, #0]
 8006e3a:	0559      	lsls	r1, r3, #21
 8006e3c:	d5d6      	bpl.n	8006dec <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e3e:	f7fb feb5 	bl	8002bac <HAL_GetTick>
 8006e42:	1b80      	subs	r0, r0, r6
 8006e44:	2802      	cmp	r0, #2
 8006e46:	d9f7      	bls.n	8006e38 <HAL_RCC_OscConfig+0x2dc>
            return HAL_TIMEOUT;
 8006e48:	2003      	movs	r0, #3
}
 8006e4a:	b002      	add	sp, #8
 8006e4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8006e50:	2500      	movs	r5, #0
 8006e52:	e713      	b.n	8006c7c <HAL_RCC_OscConfig+0x120>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e54:	4a65      	ldr	r2, [pc, #404]	; (8006fec <HAL_RCC_OscConfig+0x490>)
 8006e56:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006e5a:	f043 0301 	orr.w	r3, r3, #1
 8006e5e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 8006e62:	f7fb fea3 	bl	8002bac <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e66:	4f61      	ldr	r7, [pc, #388]	; (8006fec <HAL_RCC_OscConfig+0x490>)
      tickstart = HAL_GetTick();
 8006e68:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e6a:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e6e:	e004      	b.n	8006e7a <HAL_RCC_OscConfig+0x31e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e70:	f7fb fe9c 	bl	8002bac <HAL_GetTick>
 8006e74:	1b80      	subs	r0, r0, r6
 8006e76:	4540      	cmp	r0, r8
 8006e78:	d8e6      	bhi.n	8006e48 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e7e:	0799      	lsls	r1, r3, #30
 8006e80:	d5f6      	bpl.n	8006e70 <HAL_RCC_OscConfig+0x314>
 8006e82:	e727      	b.n	8006cd4 <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSI48_DISABLE();
 8006e84:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006e88:	f023 0301 	bic.w	r3, r3, #1
 8006e8c:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 8006e90:	f7fb fe8c 	bl	8002bac <HAL_GetTick>
 8006e94:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006e96:	e004      	b.n	8006ea2 <HAL_RCC_OscConfig+0x346>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006e98:	f7fb fe88 	bl	8002bac <HAL_GetTick>
 8006e9c:	1b80      	subs	r0, r0, r6
 8006e9e:	2802      	cmp	r0, #2
 8006ea0:	d8d2      	bhi.n	8006e48 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006ea2:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006ea6:	0798      	lsls	r0, r3, #30
 8006ea8:	d4f6      	bmi.n	8006e98 <HAL_RCC_OscConfig+0x33c>
 8006eaa:	e735      	b.n	8006d18 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006eac:	6833      	ldr	r3, [r6, #0]
 8006eae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006eb2:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8006eb4:	f7fb fe7a 	bl	8002bac <HAL_GetTick>
 8006eb8:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006eba:	6833      	ldr	r3, [r6, #0]
 8006ebc:	05d8      	lsls	r0, r3, #23
 8006ebe:	f53f aee2 	bmi.w	8006c86 <HAL_RCC_OscConfig+0x12a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ec2:	f7fb fe73 	bl	8002bac <HAL_GetTick>
 8006ec6:	1bc0      	subs	r0, r0, r7
 8006ec8:	2802      	cmp	r0, #2
 8006eca:	d9f6      	bls.n	8006eba <HAL_RCC_OscConfig+0x35e>
 8006ecc:	e7bc      	b.n	8006e48 <HAL_RCC_OscConfig+0x2ec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ece:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006ed2:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006edc:	601a      	str	r2, [r3, #0]
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006ee4:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006ee6:	e78b      	b.n	8006e00 <HAL_RCC_OscConfig+0x2a4>
    return HAL_ERROR;
 8006ee8:	2001      	movs	r0, #1
}
 8006eea:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8006eec:	f7fb fe5e 	bl	8002bac <HAL_GetTick>
 8006ef0:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ef2:	e004      	b.n	8006efe <HAL_RCC_OscConfig+0x3a2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ef4:	f7fb fe5a 	bl	8002bac <HAL_GetTick>
 8006ef8:	1b80      	subs	r0, r0, r6
 8006efa:	2802      	cmp	r0, #2
 8006efc:	d8a4      	bhi.n	8006e48 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006efe:	682b      	ldr	r3, [r5, #0]
 8006f00:	0199      	lsls	r1, r3, #6
 8006f02:	d4f7      	bmi.n	8006ef4 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006f04:	68e9      	ldr	r1, [r5, #12]
 8006f06:	4b3a      	ldr	r3, [pc, #232]	; (8006ff0 <HAL_RCC_OscConfig+0x494>)
 8006f08:	6a22      	ldr	r2, [r4, #32]
 8006f0a:	6a60      	ldr	r0, [r4, #36]	; 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f0c:	4e37      	ldr	r6, [pc, #220]	; (8006fec <HAL_RCC_OscConfig+0x490>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006f0e:	400b      	ands	r3, r1
 8006f10:	4313      	orrs	r3, r2
 8006f12:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	; 0x28
 8006f16:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006f1a:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8006f1e:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	; 0x30
 8006f22:	3801      	subs	r0, #1
 8006f24:	0849      	lsrs	r1, r1, #1
 8006f26:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8006f2a:	3901      	subs	r1, #1
 8006f2c:	0852      	lsrs	r2, r2, #1
 8006f2e:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8006f32:	3a01      	subs	r2, #1
 8006f34:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8006f38:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8006f3a:	682b      	ldr	r3, [r5, #0]
 8006f3c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006f40:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006f42:	68eb      	ldr	r3, [r5, #12]
 8006f44:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006f48:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8006f4a:	f7fb fe2f 	bl	8002bac <HAL_GetTick>
 8006f4e:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f50:	e005      	b.n	8006f5e <HAL_RCC_OscConfig+0x402>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f52:	f7fb fe2b 	bl	8002bac <HAL_GetTick>
 8006f56:	1b00      	subs	r0, r0, r4
 8006f58:	2802      	cmp	r0, #2
 8006f5a:	f63f af75 	bhi.w	8006e48 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f5e:	6833      	ldr	r3, [r6, #0]
 8006f60:	019a      	lsls	r2, r3, #6
 8006f62:	d5f6      	bpl.n	8006f52 <HAL_RCC_OscConfig+0x3f6>
 8006f64:	e6fe      	b.n	8006d64 <HAL_RCC_OscConfig+0x208>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f66:	4b21      	ldr	r3, [pc, #132]	; (8006fec <HAL_RCC_OscConfig+0x490>)
 8006f68:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006f6c:	f042 0204 	orr.w	r2, r2, #4
 8006f70:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8006f74:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006f78:	f042 0201 	orr.w	r2, r2, #1
 8006f7c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006f80:	e76f      	b.n	8006e62 <HAL_RCC_OscConfig+0x306>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006f82:	2801      	cmp	r0, #1
 8006f84:	f43f aeef 	beq.w	8006d66 <HAL_RCC_OscConfig+0x20a>
      temp_pllckcfg = RCC->PLLCFGR;
 8006f88:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f8a:	6a22      	ldr	r2, [r4, #32]
 8006f8c:	f003 0103 	and.w	r1, r3, #3
 8006f90:	4291      	cmp	r1, r2
 8006f92:	f47f af0d 	bne.w	8006db0 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006f96:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006f98:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006f9c:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f9e:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8006fa2:	f47f af05 	bne.w	8006db0 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006fa6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006fa8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006fac:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8006fb0:	f47f aefe 	bne.w	8006db0 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006fb4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006fb6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006fba:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8006fbe:	f47f aef7 	bne.w	8006db0 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006fc2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8006fc4:	0852      	lsrs	r2, r2, #1
 8006fc6:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8006fca:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006fcc:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8006fd0:	f47f aeee 	bne.w	8006db0 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006fd4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8006fd6:	0852      	lsrs	r2, r2, #1
 8006fd8:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8006fdc:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006fde:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
    return HAL_ERROR;
 8006fe2:	bf14      	ite	ne
 8006fe4:	2001      	movne	r0, #1
 8006fe6:	2000      	moveq	r0, #0
 8006fe8:	e6bd      	b.n	8006d66 <HAL_RCC_OscConfig+0x20a>
 8006fea:	bf00      	nop
 8006fec:	40021000 	.word	0x40021000
 8006ff0:	019f800c 	.word	0x019f800c

08006ff4 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006ff4:	4b18      	ldr	r3, [pc, #96]	; (8007058 <HAL_RCC_GetSysClockFreq+0x64>)
 8006ff6:	689a      	ldr	r2, [r3, #8]
 8006ff8:	f002 020c 	and.w	r2, r2, #12
 8006ffc:	2a04      	cmp	r2, #4
 8006ffe:	d026      	beq.n	800704e <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007000:	689a      	ldr	r2, [r3, #8]
 8007002:	f002 020c 	and.w	r2, r2, #12
 8007006:	2a08      	cmp	r2, #8
 8007008:	d023      	beq.n	8007052 <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800700a:	689a      	ldr	r2, [r3, #8]
 800700c:	f002 020c 	and.w	r2, r2, #12
 8007010:	2a0c      	cmp	r2, #12
 8007012:	d001      	beq.n	8007018 <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8007014:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 8007016:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007018:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800701a:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800701c:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800701e:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 8007022:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007024:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007028:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800702c:	bf0c      	ite	eq
 800702e:	4b0b      	ldreq	r3, [pc, #44]	; (800705c <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007030:	4b0b      	ldrne	r3, [pc, #44]	; (8007060 <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007032:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007034:	fbb3 f3f2 	udiv	r3, r3, r2
 8007038:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800703c:	4b06      	ldr	r3, [pc, #24]	; (8007058 <HAL_RCC_GetSysClockFreq+0x64>)
 800703e:	68db      	ldr	r3, [r3, #12]
 8007040:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8007044:	3301      	adds	r3, #1
 8007046:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8007048:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 800704c:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 800704e:	4804      	ldr	r0, [pc, #16]	; (8007060 <HAL_RCC_GetSysClockFreq+0x6c>)
 8007050:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8007052:	4802      	ldr	r0, [pc, #8]	; (800705c <HAL_RCC_GetSysClockFreq+0x68>)
 8007054:	4770      	bx	lr
 8007056:	bf00      	nop
 8007058:	40021000 	.word	0x40021000
 800705c:	007a1200 	.word	0x007a1200
 8007060:	00f42400 	.word	0x00f42400

08007064 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8007064:	2800      	cmp	r0, #0
 8007066:	f000 80ee 	beq.w	8007246 <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800706a:	4a78      	ldr	r2, [pc, #480]	; (800724c <HAL_RCC_ClockConfig+0x1e8>)
{
 800706c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007070:	6813      	ldr	r3, [r2, #0]
 8007072:	f003 030f 	and.w	r3, r3, #15
 8007076:	428b      	cmp	r3, r1
 8007078:	460d      	mov	r5, r1
 800707a:	4604      	mov	r4, r0
 800707c:	d20c      	bcs.n	8007098 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800707e:	6813      	ldr	r3, [r2, #0]
 8007080:	f023 030f 	bic.w	r3, r3, #15
 8007084:	430b      	orrs	r3, r1
 8007086:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007088:	6813      	ldr	r3, [r2, #0]
 800708a:	f003 030f 	and.w	r3, r3, #15
 800708e:	428b      	cmp	r3, r1
 8007090:	d002      	beq.n	8007098 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8007092:	2001      	movs	r0, #1
}
 8007094:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007098:	6823      	ldr	r3, [r4, #0]
 800709a:	07df      	lsls	r7, r3, #31
 800709c:	d569      	bpl.n	8007172 <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800709e:	6867      	ldr	r7, [r4, #4]
 80070a0:	2f03      	cmp	r7, #3
 80070a2:	f000 80a0 	beq.w	80071e6 <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80070a6:	4b6a      	ldr	r3, [pc, #424]	; (8007250 <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070a8:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80070aa:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070ac:	f000 8097 	beq.w	80071de <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80070b0:	055b      	lsls	r3, r3, #21
 80070b2:	d5ee      	bpl.n	8007092 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80070b4:	f7ff ff9e 	bl	8006ff4 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80070b8:	4b66      	ldr	r3, [pc, #408]	; (8007254 <HAL_RCC_ClockConfig+0x1f0>)
 80070ba:	4298      	cmp	r0, r3
 80070bc:	f240 80c0 	bls.w	8007240 <HAL_RCC_ClockConfig+0x1dc>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80070c0:	4a63      	ldr	r2, [pc, #396]	; (8007250 <HAL_RCC_ClockConfig+0x1ec>)
 80070c2:	6893      	ldr	r3, [r2, #8]
 80070c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80070c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070cc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80070ce:	f04f 0980 	mov.w	r9, #128	; 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80070d2:	4e5f      	ldr	r6, [pc, #380]	; (8007250 <HAL_RCC_ClockConfig+0x1ec>)
 80070d4:	68b3      	ldr	r3, [r6, #8]
 80070d6:	f023 0303 	bic.w	r3, r3, #3
 80070da:	433b      	orrs	r3, r7
 80070dc:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80070de:	f7fb fd65 	bl	8002bac <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070e2:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80070e6:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070e8:	e004      	b.n	80070f4 <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070ea:	f7fb fd5f 	bl	8002bac <HAL_GetTick>
 80070ee:	1bc0      	subs	r0, r0, r7
 80070f0:	4540      	cmp	r0, r8
 80070f2:	d871      	bhi.n	80071d8 <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070f4:	68b3      	ldr	r3, [r6, #8]
 80070f6:	6862      	ldr	r2, [r4, #4]
 80070f8:	f003 030c 	and.w	r3, r3, #12
 80070fc:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8007100:	d1f3      	bne.n	80070ea <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007102:	6823      	ldr	r3, [r4, #0]
 8007104:	079f      	lsls	r7, r3, #30
 8007106:	d436      	bmi.n	8007176 <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 8007108:	f1b9 0f00 	cmp.w	r9, #0
 800710c:	d003      	beq.n	8007116 <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800710e:	68b3      	ldr	r3, [r6, #8]
 8007110:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007114:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007116:	4e4d      	ldr	r6, [pc, #308]	; (800724c <HAL_RCC_ClockConfig+0x1e8>)
 8007118:	6833      	ldr	r3, [r6, #0]
 800711a:	f003 030f 	and.w	r3, r3, #15
 800711e:	42ab      	cmp	r3, r5
 8007120:	d846      	bhi.n	80071b0 <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007122:	6823      	ldr	r3, [r4, #0]
 8007124:	075a      	lsls	r2, r3, #29
 8007126:	d506      	bpl.n	8007136 <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007128:	4949      	ldr	r1, [pc, #292]	; (8007250 <HAL_RCC_ClockConfig+0x1ec>)
 800712a:	68e0      	ldr	r0, [r4, #12]
 800712c:	688a      	ldr	r2, [r1, #8]
 800712e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007132:	4302      	orrs	r2, r0
 8007134:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007136:	071b      	lsls	r3, r3, #28
 8007138:	d507      	bpl.n	800714a <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800713a:	4a45      	ldr	r2, [pc, #276]	; (8007250 <HAL_RCC_ClockConfig+0x1ec>)
 800713c:	6921      	ldr	r1, [r4, #16]
 800713e:	6893      	ldr	r3, [r2, #8]
 8007140:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8007144:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8007148:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800714a:	f7ff ff53 	bl	8006ff4 <HAL_RCC_GetSysClockFreq>
 800714e:	4a40      	ldr	r2, [pc, #256]	; (8007250 <HAL_RCC_ClockConfig+0x1ec>)
 8007150:	4c41      	ldr	r4, [pc, #260]	; (8007258 <HAL_RCC_ClockConfig+0x1f4>)
 8007152:	6892      	ldr	r2, [r2, #8]
 8007154:	4941      	ldr	r1, [pc, #260]	; (800725c <HAL_RCC_ClockConfig+0x1f8>)
 8007156:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800715a:	4603      	mov	r3, r0
 800715c:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 800715e:	4840      	ldr	r0, [pc, #256]	; (8007260 <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007160:	f002 021f 	and.w	r2, r2, #31
 8007164:	40d3      	lsrs	r3, r2
 8007166:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8007168:	6800      	ldr	r0, [r0, #0]
}
 800716a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 800716e:	f7fd bf69 	b.w	8005044 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007172:	079e      	lsls	r6, r3, #30
 8007174:	d5cf      	bpl.n	8007116 <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007176:	0758      	lsls	r0, r3, #29
 8007178:	d504      	bpl.n	8007184 <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800717a:	4935      	ldr	r1, [pc, #212]	; (8007250 <HAL_RCC_ClockConfig+0x1ec>)
 800717c:	688a      	ldr	r2, [r1, #8]
 800717e:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8007182:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007184:	0719      	lsls	r1, r3, #28
 8007186:	d506      	bpl.n	8007196 <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007188:	4a31      	ldr	r2, [pc, #196]	; (8007250 <HAL_RCC_ClockConfig+0x1ec>)
 800718a:	6893      	ldr	r3, [r2, #8]
 800718c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007190:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007194:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007196:	4a2e      	ldr	r2, [pc, #184]	; (8007250 <HAL_RCC_ClockConfig+0x1ec>)
 8007198:	68a1      	ldr	r1, [r4, #8]
 800719a:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800719c:	4e2b      	ldr	r6, [pc, #172]	; (800724c <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800719e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80071a2:	430b      	orrs	r3, r1
 80071a4:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80071a6:	6833      	ldr	r3, [r6, #0]
 80071a8:	f003 030f 	and.w	r3, r3, #15
 80071ac:	42ab      	cmp	r3, r5
 80071ae:	d9b8      	bls.n	8007122 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071b0:	6833      	ldr	r3, [r6, #0]
 80071b2:	f023 030f 	bic.w	r3, r3, #15
 80071b6:	432b      	orrs	r3, r5
 80071b8:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80071ba:	f7fb fcf7 	bl	8002bac <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071be:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80071c2:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80071c4:	6833      	ldr	r3, [r6, #0]
 80071c6:	f003 030f 	and.w	r3, r3, #15
 80071ca:	42ab      	cmp	r3, r5
 80071cc:	d0a9      	beq.n	8007122 <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071ce:	f7fb fced 	bl	8002bac <HAL_GetTick>
 80071d2:	1bc0      	subs	r0, r0, r7
 80071d4:	4540      	cmp	r0, r8
 80071d6:	d9f5      	bls.n	80071c4 <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 80071d8:	2003      	movs	r0, #3
}
 80071da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80071de:	039a      	lsls	r2, r3, #14
 80071e0:	f53f af68 	bmi.w	80070b4 <HAL_RCC_ClockConfig+0x50>
 80071e4:	e755      	b.n	8007092 <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80071e6:	4a1a      	ldr	r2, [pc, #104]	; (8007250 <HAL_RCC_ClockConfig+0x1ec>)
 80071e8:	6811      	ldr	r1, [r2, #0]
 80071ea:	0188      	lsls	r0, r1, #6
 80071ec:	f57f af51 	bpl.w	8007092 <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80071f0:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80071f2:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80071f4:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 80071f6:	4e17      	ldr	r6, [pc, #92]	; (8007254 <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80071f8:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 80071fc:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80071fe:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007202:	bf0c      	ite	eq
 8007204:	4817      	ldreq	r0, [pc, #92]	; (8007264 <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007206:	4818      	ldrne	r0, [pc, #96]	; (8007268 <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007208:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800720a:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800720e:	4810      	ldr	r0, [pc, #64]	; (8007250 <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007210:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8007214:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007218:	68c1      	ldr	r1, [r0, #12]
 800721a:	f3c1 6141 	ubfx	r1, r1, #25, #2
 800721e:	3101      	adds	r1, #1
 8007220:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 8007222:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 8007226:	42b2      	cmp	r2, r6
 8007228:	d90a      	bls.n	8007240 <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800722a:	6882      	ldr	r2, [r0, #8]
 800722c:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 8007230:	f43f af46 	beq.w	80070c0 <HAL_RCC_ClockConfig+0x5c>
 8007234:	0799      	lsls	r1, r3, #30
 8007236:	d503      	bpl.n	8007240 <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007238:	68a3      	ldr	r3, [r4, #8]
 800723a:	2b00      	cmp	r3, #0
 800723c:	f43f af40 	beq.w	80070c0 <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007240:	f04f 0900 	mov.w	r9, #0
 8007244:	e745      	b.n	80070d2 <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 8007246:	2001      	movs	r0, #1
}
 8007248:	4770      	bx	lr
 800724a:	bf00      	nop
 800724c:	40022000 	.word	0x40022000
 8007250:	40021000 	.word	0x40021000
 8007254:	04c4b400 	.word	0x04c4b400
 8007258:	0800de18 	.word	0x0800de18
 800725c:	20000008 	.word	0x20000008
 8007260:	20000010 	.word	0x20000010
 8007264:	007a1200 	.word	0x007a1200
 8007268:	00f42400 	.word	0x00f42400

0800726c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800726c:	4b05      	ldr	r3, [pc, #20]	; (8007284 <HAL_RCC_GetPCLK1Freq+0x18>)
 800726e:	4a06      	ldr	r2, [pc, #24]	; (8007288 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8007270:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8007272:	4906      	ldr	r1, [pc, #24]	; (800728c <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007274:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8007278:	6808      	ldr	r0, [r1, #0]
 800727a:	5cd3      	ldrb	r3, [r2, r3]
 800727c:	f003 031f 	and.w	r3, r3, #31
}
 8007280:	40d8      	lsrs	r0, r3
 8007282:	4770      	bx	lr
 8007284:	40021000 	.word	0x40021000
 8007288:	0800de28 	.word	0x0800de28
 800728c:	20000008 	.word	0x20000008

08007290 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007290:	4b05      	ldr	r3, [pc, #20]	; (80072a8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8007292:	4a06      	ldr	r2, [pc, #24]	; (80072ac <HAL_RCC_GetPCLK2Freq+0x1c>)
 8007294:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8007296:	4906      	ldr	r1, [pc, #24]	; (80072b0 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007298:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800729c:	6808      	ldr	r0, [r1, #0]
 800729e:	5cd3      	ldrb	r3, [r2, r3]
 80072a0:	f003 031f 	and.w	r3, r3, #31
}
 80072a4:	40d8      	lsrs	r0, r3
 80072a6:	4770      	bx	lr
 80072a8:	40021000 	.word	0x40021000
 80072ac:	0800de28 	.word	0x0800de28
 80072b0:	20000008 	.word	0x20000008

080072b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80072b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80072b8:	6803      	ldr	r3, [r0, #0]
{
 80072ba:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80072bc:	f413 2000 	ands.w	r0, r3, #524288	; 0x80000
{
 80072c0:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80072c2:	d056      	beq.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0xbe>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80072c4:	4bac      	ldr	r3, [pc, #688]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80072c6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80072c8:	00d5      	lsls	r5, r2, #3
 80072ca:	f140 813e 	bpl.w	800754a <HAL_RCCEx_PeriphCLKConfig+0x296>
    FlagStatus       pwrclkchanged = RESET;
 80072ce:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80072d0:	4daa      	ldr	r5, [pc, #680]	; (800757c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80072d2:	682b      	ldr	r3, [r5, #0]
 80072d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80072d8:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80072da:	f7fb fc67 	bl	8002bac <HAL_GetTick>
 80072de:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80072e0:	e005      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072e2:	f7fb fc63 	bl	8002bac <HAL_GetTick>
 80072e6:	1b83      	subs	r3, r0, r6
 80072e8:	2b02      	cmp	r3, #2
 80072ea:	f200 8139 	bhi.w	8007560 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80072ee:	682b      	ldr	r3, [r5, #0]
 80072f0:	05d8      	lsls	r0, r3, #23
 80072f2:	d5f6      	bpl.n	80072e2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80072f4:	4da0      	ldr	r5, [pc, #640]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80072f6:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80072fa:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80072fe:	d027      	beq.n	8007350 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8007300:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8007302:	429a      	cmp	r2, r3
 8007304:	d025      	beq.n	8007352 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007306:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800730a:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 800730e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007312:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007316:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 800731a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800731e:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007322:	f421 7340 	bic.w	r3, r1, #768	; 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007326:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8007328:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800732c:	f140 8148 	bpl.w	80075c0 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007330:	f7fb fc3c 	bl	8002bac <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007334:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8007338:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800733a:	e005      	b.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x94>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800733c:	f7fb fc36 	bl	8002bac <HAL_GetTick>
 8007340:	1b80      	subs	r0, r0, r6
 8007342:	4540      	cmp	r0, r8
 8007344:	f200 810c 	bhi.w	8007560 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007348:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 800734c:	079b      	lsls	r3, r3, #30
 800734e:	d5f5      	bpl.n	800733c <HAL_RCCEx_PeriphCLKConfig+0x88>
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007350:	6d23      	ldr	r3, [r4, #80]	; 0x50
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007352:	4989      	ldr	r1, [pc, #548]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007354:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8007358:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800735c:	4313      	orrs	r3, r2
 800735e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007362:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007364:	b127      	cbz	r7, 8007370 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007366:	4a84      	ldr	r2, [pc, #528]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007368:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800736a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800736e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007370:	6823      	ldr	r3, [r4, #0]
 8007372:	07dd      	lsls	r5, r3, #31
 8007374:	d508      	bpl.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007376:	4980      	ldr	r1, [pc, #512]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007378:	6865      	ldr	r5, [r4, #4]
 800737a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800737e:	f022 0203 	bic.w	r2, r2, #3
 8007382:	432a      	orrs	r2, r5
 8007384:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007388:	0799      	lsls	r1, r3, #30
 800738a:	d508      	bpl.n	800739e <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800738c:	497a      	ldr	r1, [pc, #488]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800738e:	68a5      	ldr	r5, [r4, #8]
 8007390:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007394:	f022 020c 	bic.w	r2, r2, #12
 8007398:	432a      	orrs	r2, r5
 800739a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800739e:	075a      	lsls	r2, r3, #29
 80073a0:	d508      	bpl.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80073a2:	4975      	ldr	r1, [pc, #468]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80073a4:	68e5      	ldr	r5, [r4, #12]
 80073a6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80073aa:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80073ae:	432a      	orrs	r2, r5
 80073b0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80073b4:	071f      	lsls	r7, r3, #28
 80073b6:	d508      	bpl.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80073b8:	496f      	ldr	r1, [pc, #444]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80073ba:	6925      	ldr	r5, [r4, #16]
 80073bc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80073c0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80073c4:	432a      	orrs	r2, r5
 80073c6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80073ca:	06de      	lsls	r6, r3, #27
 80073cc:	d508      	bpl.n	80073e0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80073ce:	496a      	ldr	r1, [pc, #424]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80073d0:	6965      	ldr	r5, [r4, #20]
 80073d2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80073d6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80073da:	432a      	orrs	r2, r5
 80073dc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80073e0:	069d      	lsls	r5, r3, #26
 80073e2:	d508      	bpl.n	80073f6 <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80073e4:	4964      	ldr	r1, [pc, #400]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80073e6:	69a5      	ldr	r5, [r4, #24]
 80073e8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80073ec:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80073f0:	432a      	orrs	r2, r5
 80073f2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80073f6:	0659      	lsls	r1, r3, #25
 80073f8:	d508      	bpl.n	800740c <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80073fa:	495f      	ldr	r1, [pc, #380]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80073fc:	69e5      	ldr	r5, [r4, #28]
 80073fe:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007402:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8007406:	432a      	orrs	r2, r5
 8007408:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800740c:	061a      	lsls	r2, r3, #24
 800740e:	d508      	bpl.n	8007422 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007410:	4959      	ldr	r1, [pc, #356]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007412:	6a25      	ldr	r5, [r4, #32]
 8007414:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007418:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800741c:	432a      	orrs	r2, r5
 800741e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007422:	05df      	lsls	r7, r3, #23
 8007424:	d508      	bpl.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007426:	4954      	ldr	r1, [pc, #336]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007428:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800742a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800742e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8007432:	432a      	orrs	r2, r5
 8007434:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007438:	039e      	lsls	r6, r3, #14
 800743a:	d508      	bpl.n	800744e <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800743c:	494e      	ldr	r1, [pc, #312]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800743e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8007440:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 8007444:	f022 0203 	bic.w	r2, r2, #3
 8007448:	432a      	orrs	r2, r5
 800744a:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800744e:	059d      	lsls	r5, r3, #22
 8007450:	d508      	bpl.n	8007464 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007452:	4949      	ldr	r1, [pc, #292]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007454:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8007456:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800745a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800745e:	432a      	orrs	r2, r5
 8007460:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007464:	0559      	lsls	r1, r3, #21
 8007466:	d50b      	bpl.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007468:	4943      	ldr	r1, [pc, #268]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800746a:	6b25      	ldr	r5, [r4, #48]	; 0x30
 800746c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007470:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8007474:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007476:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800747a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800747e:	d071      	beq.n	8007564 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007480:	051a      	lsls	r2, r3, #20
 8007482:	d50b      	bpl.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007484:	493c      	ldr	r1, [pc, #240]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007486:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8007488:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800748c:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8007490:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007492:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007496:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800749a:	d068      	beq.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800749c:	04df      	lsls	r7, r3, #19
 800749e:	d50b      	bpl.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80074a0:	4935      	ldr	r1, [pc, #212]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80074a2:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80074a4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80074a8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80074ac:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80074ae:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80074b2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80074b6:	d063      	beq.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80074b8:	049e      	lsls	r6, r3, #18
 80074ba:	d50b      	bpl.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x220>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80074bc:	492e      	ldr	r1, [pc, #184]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80074be:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 80074c0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80074c4:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80074c8:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80074ca:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80074ce:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80074d2:	d05a      	beq.n	800758a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80074d4:	045d      	lsls	r5, r3, #17
 80074d6:	d50b      	bpl.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80074d8:	4927      	ldr	r1, [pc, #156]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80074da:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80074dc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80074e0:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80074e4:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80074e6:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80074ea:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80074ee:	d051      	beq.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80074f0:	0419      	lsls	r1, r3, #16
 80074f2:	d50b      	bpl.n	800750c <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80074f4:	4920      	ldr	r1, [pc, #128]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80074f6:	6c65      	ldr	r5, [r4, #68]	; 0x44
 80074f8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80074fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007500:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007502:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007506:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800750a:	d048      	beq.n	800759e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800750c:	03da      	lsls	r2, r3, #15
 800750e:	d50b      	bpl.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007510:	4919      	ldr	r1, [pc, #100]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007512:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8007514:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007518:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 800751c:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800751e:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007522:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007526:	d03f      	beq.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007528:	035b      	lsls	r3, r3, #13
 800752a:	d50b      	bpl.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800752c:	4a12      	ldr	r2, [pc, #72]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800752e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007530:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8007534:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007538:	430b      	orrs	r3, r1

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800753a:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800753e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007542:	d036      	beq.n	80075b2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  }

#endif /* QUADSPI */

  return status;
}
 8007544:	b002      	add	sp, #8
 8007546:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 800754a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800754c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007550:	659a      	str	r2, [r3, #88]	; 0x58
 8007552:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007554:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007558:	9301      	str	r3, [sp, #4]
 800755a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800755c:	2701      	movs	r7, #1
 800755e:	e6b7      	b.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x1c>
      status = ret;
 8007560:	2003      	movs	r0, #3
 8007562:	e6ff      	b.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007564:	68ca      	ldr	r2, [r1, #12]
 8007566:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800756a:	60ca      	str	r2, [r1, #12]
 800756c:	e788      	b.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800756e:	68ca      	ldr	r2, [r1, #12]
 8007570:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007574:	60ca      	str	r2, [r1, #12]
 8007576:	e791      	b.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007578:	40021000 	.word	0x40021000
 800757c:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007580:	68ca      	ldr	r2, [r1, #12]
 8007582:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007586:	60ca      	str	r2, [r1, #12]
 8007588:	e796      	b.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0x204>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800758a:	68ca      	ldr	r2, [r1, #12]
 800758c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007590:	60ca      	str	r2, [r1, #12]
 8007592:	e79f      	b.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x220>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007594:	68ca      	ldr	r2, [r1, #12]
 8007596:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800759a:	60ca      	str	r2, [r1, #12]
 800759c:	e7a8      	b.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800759e:	68ca      	ldr	r2, [r1, #12]
 80075a0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80075a4:	60ca      	str	r2, [r1, #12]
 80075a6:	e7b1      	b.n	800750c <HAL_RCCEx_PeriphCLKConfig+0x258>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80075a8:	68ca      	ldr	r2, [r1, #12]
 80075aa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80075ae:	60ca      	str	r2, [r1, #12]
 80075b0:	e7ba      	b.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x274>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075b2:	68d3      	ldr	r3, [r2, #12]
 80075b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80075b8:	60d3      	str	r3, [r2, #12]
}
 80075ba:	b002      	add	sp, #8
 80075bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075c0:	4613      	mov	r3, r2
 80075c2:	e6c6      	b.n	8007352 <HAL_RCCEx_PeriphCLKConfig+0x9e>

080075c4 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80075c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075c8:	b082      	sub	sp, #8
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80075ca:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80075cc:	4617      	mov	r7, r2
 80075ce:	460d      	mov	r5, r1
  __IO uint8_t  tmpreg8 = 0;
 80075d0:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80075d4:	4606      	mov	r6, r0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80075d6:	f7fb fae9 	bl	8002bac <HAL_GetTick>
 80075da:	442f      	add	r7, r5
 80075dc:	1a3f      	subs	r7, r7, r0
  tmp_tickstart = HAL_GetTick();
 80075de:	f7fb fae5 	bl	8002bac <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80075e2:	4b31      	ldr	r3, [pc, #196]	; (80076a8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xe4>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80075e4:	6834      	ldr	r4, [r6, #0]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80075ec:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80075f0:	0d1b      	lsrs	r3, r3, #20
 80075f2:	fb07 f303 	mul.w	r3, r7, r3
  tmp_tickstart = HAL_GetTick();
 80075f6:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80075f8:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 80075fa:	4622      	mov	r2, r4
 80075fc:	1c69      	adds	r1, r5, #1
 80075fe:	6893      	ldr	r3, [r2, #8]
 8007600:	d110      	bne.n	8007624 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x60>
 8007602:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 8007606:	d009      	beq.n	800761c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007608:	7b23      	ldrb	r3, [r4, #12]
 800760a:	b2db      	uxtb	r3, r3
 800760c:	f88d 3003 	strb.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007610:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 8007614:	6893      	ldr	r3, [r2, #8]
 8007616:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 800761a:	d1f5      	bne.n	8007608 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x44>
      }
      count--;
    }
  }

  return HAL_OK;
 800761c:	2000      	movs	r0, #0
}
 800761e:	b002      	add	sp, #8
 8007620:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 8007624:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 8007628:	d0f8      	beq.n	800761c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
      tmpreg8 = *ptmpreg8;
 800762a:	7b23      	ldrb	r3, [r4, #12]
 800762c:	b2db      	uxtb	r3, r3
 800762e:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 8007632:	f89d 3003 	ldrb.w	r3, [sp, #3]
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007636:	f7fb fab9 	bl	8002bac <HAL_GetTick>
 800763a:	eba0 0008 	sub.w	r0, r0, r8
 800763e:	42b8      	cmp	r0, r7
 8007640:	d209      	bcs.n	8007656 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x92>
      if (count == 0U)
 8007642:	9b01      	ldr	r3, [sp, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007644:	6832      	ldr	r2, [r6, #0]
        tmp_timeout = 0U;
 8007646:	2b00      	cmp	r3, #0
      count--;
 8007648:	9b01      	ldr	r3, [sp, #4]
 800764a:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 800764e:	bf08      	it	eq
 8007650:	2700      	moveq	r7, #0
      count--;
 8007652:	9301      	str	r3, [sp, #4]
 8007654:	e7d2      	b.n	80075fc <SPI_WaitFifoStateUntilTimeout.constprop.0+0x38>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007656:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800765a:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800765c:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007660:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007664:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007666:	d013      	beq.n	8007690 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xcc>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007668:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 800766a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800766e:	d107      	bne.n	8007680 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbc>
          SPI_RESET_CRC(hspi);
 8007670:	681a      	ldr	r2, [r3, #0]
 8007672:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007676:	601a      	str	r2, [r3, #0]
 8007678:	681a      	ldr	r2, [r3, #0]
 800767a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800767e:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8007680:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8007682:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8007684:	f886 205d 	strb.w	r2, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8007688:	f886 305c 	strb.w	r3, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 800768c:	2003      	movs	r0, #3
 800768e:	e7c6      	b.n	800761e <SPI_WaitFifoStateUntilTimeout.constprop.0+0x5a>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007690:	68b2      	ldr	r2, [r6, #8]
 8007692:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8007696:	d002      	beq.n	800769e <SPI_WaitFifoStateUntilTimeout.constprop.0+0xda>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007698:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800769c:	d1e4      	bne.n	8007668 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa4>
          __HAL_SPI_DISABLE(hspi);
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076a4:	601a      	str	r2, [r3, #0]
 80076a6:	e7df      	b.n	8007668 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa4>
 80076a8:	20000008 	.word	0x20000008

080076ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80076ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076b0:	b085      	sub	sp, #20
  __IO uint8_t  tmpreg8 = 0;
 80076b2:	2300      	movs	r3, #0
 80076b4:	f88d 3007 	strb.w	r3, [sp, #7]
 80076b8:	eb01 0902 	add.w	r9, r1, r2
{
 80076bc:	460e      	mov	r6, r1
 80076be:	4617      	mov	r7, r2
 80076c0:	4605      	mov	r5, r0
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80076c2:	f7fb fa73 	bl	8002bac <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80076c6:	f8df 8120 	ldr.w	r8, [pc, #288]	; 80077e8 <SPI_EndRxTxTransaction+0x13c>
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80076ca:	eba9 0a00 	sub.w	sl, r9, r0
  tmp_tickstart = HAL_GetTick();
 80076ce:	f7fb fa6d 	bl	8002bac <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80076d2:	f8d8 3000 	ldr.w	r3, [r8]
 80076d6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80076da:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80076de:	0d1b      	lsrs	r3, r3, #20
 80076e0:	fb0a f303 	mul.w	r3, sl, r3
  tmp_tickstart = HAL_GetTick();
 80076e4:	4683      	mov	fp, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80076e6:	9302      	str	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 80076e8:	1c70      	adds	r0, r6, #1
 80076ea:	682c      	ldr	r4, [r5, #0]
 80076ec:	d120      	bne.n	8007730 <SPI_EndRxTxTransaction+0x84>
 80076ee:	68a3      	ldr	r3, [r4, #8]
 80076f0:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 80076f4:	d1fb      	bne.n	80076ee <SPI_EndRxTxTransaction+0x42>
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80076f6:	f7fb fa59 	bl	8002bac <HAL_GetTick>
 80076fa:	eba9 0900 	sub.w	r9, r9, r0
  tmp_tickstart = HAL_GetTick();
 80076fe:	f7fb fa55 	bl	8002bac <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007702:	f8d8 3000 	ldr.w	r3, [r8]
 8007706:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 800770a:	fb09 f303 	mul.w	r3, r9, r3
  tmp_tickstart = HAL_GetTick();
 800770e:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007710:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007712:	1c71      	adds	r1, r6, #1
 8007714:	682c      	ldr	r4, [r5, #0]
 8007716:	d11f      	bne.n	8007758 <SPI_EndRxTxTransaction+0xac>
 8007718:	68a3      	ldr	r3, [r4, #8]
 800771a:	061a      	lsls	r2, r3, #24
 800771c:	d4fc      	bmi.n	8007718 <SPI_EndRxTxTransaction+0x6c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800771e:	463a      	mov	r2, r7
 8007720:	4631      	mov	r1, r6
 8007722:	4628      	mov	r0, r5
 8007724:	f7ff ff4e 	bl	80075c4 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8007728:	bb48      	cbnz	r0, 800777e <SPI_EndRxTxTransaction+0xd2>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 800772a:	b005      	add	sp, #20
 800772c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 8007730:	68a3      	ldr	r3, [r4, #8]
 8007732:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 8007736:	d0de      	beq.n	80076f6 <SPI_EndRxTxTransaction+0x4a>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007738:	f7fb fa38 	bl	8002bac <HAL_GetTick>
 800773c:	eba0 000b 	sub.w	r0, r0, fp
 8007740:	4550      	cmp	r0, sl
 8007742:	d222      	bcs.n	800778a <SPI_EndRxTxTransaction+0xde>
      if (count == 0U)
 8007744:	9a02      	ldr	r2, [sp, #8]
      count--;
 8007746:	9b02      	ldr	r3, [sp, #8]
        tmp_timeout = 0U;
 8007748:	2a00      	cmp	r2, #0
      count--;
 800774a:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 800774e:	bf08      	it	eq
 8007750:	f04f 0a00 	moveq.w	sl, #0
      count--;
 8007754:	9302      	str	r3, [sp, #8]
 8007756:	e7c7      	b.n	80076e8 <SPI_EndRxTxTransaction+0x3c>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007758:	68a3      	ldr	r3, [r4, #8]
 800775a:	061b      	lsls	r3, r3, #24
 800775c:	d5df      	bpl.n	800771e <SPI_EndRxTxTransaction+0x72>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800775e:	f7fb fa25 	bl	8002bac <HAL_GetTick>
 8007762:	eba0 0008 	sub.w	r0, r0, r8
 8007766:	4548      	cmp	r0, r9
 8007768:	d20f      	bcs.n	800778a <SPI_EndRxTxTransaction+0xde>
      if (count == 0U)
 800776a:	9a03      	ldr	r2, [sp, #12]
      count--;
 800776c:	9b03      	ldr	r3, [sp, #12]
        tmp_timeout = 0U;
 800776e:	2a00      	cmp	r2, #0
      count--;
 8007770:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8007774:	bf08      	it	eq
 8007776:	f04f 0900 	moveq.w	r9, #0
      count--;
 800777a:	9303      	str	r3, [sp, #12]
 800777c:	e7c9      	b.n	8007712 <SPI_EndRxTxTransaction+0x66>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800777e:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8007780:	f043 0320 	orr.w	r3, r3, #32
    return HAL_TIMEOUT;
 8007784:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007786:	662b      	str	r3, [r5, #96]	; 0x60
    return HAL_TIMEOUT;
 8007788:	e7cf      	b.n	800772a <SPI_EndRxTxTransaction+0x7e>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800778a:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800778e:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007790:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007794:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007798:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800779a:	d019      	beq.n	80077d0 <SPI_EndRxTxTransaction+0x124>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800779c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800779e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80077a2:	d107      	bne.n	80077b4 <SPI_EndRxTxTransaction+0x108>
          SPI_RESET_CRC(hspi);
 80077a4:	681a      	ldr	r2, [r3, #0]
 80077a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80077aa:	601a      	str	r2, [r3, #0]
 80077ac:	681a      	ldr	r2, [r3, #0]
 80077ae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80077b2:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80077b4:	2301      	movs	r3, #1
 80077b6:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077ba:	6e2b      	ldr	r3, [r5, #96]	; 0x60
        __HAL_UNLOCK(hspi);
 80077bc:	2200      	movs	r2, #0
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077be:	f043 0320 	orr.w	r3, r3, #32
    return HAL_TIMEOUT;
 80077c2:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 80077c4:	f885 205c 	strb.w	r2, [r5, #92]	; 0x5c
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077c8:	662b      	str	r3, [r5, #96]	; 0x60
}
 80077ca:	b005      	add	sp, #20
 80077cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077d0:	68aa      	ldr	r2, [r5, #8]
 80077d2:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80077d6:	d002      	beq.n	80077de <SPI_EndRxTxTransaction+0x132>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80077d8:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80077dc:	d1de      	bne.n	800779c <SPI_EndRxTxTransaction+0xf0>
          __HAL_SPI_DISABLE(hspi);
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077e4:	601a      	str	r2, [r3, #0]
 80077e6:	e7d9      	b.n	800779c <SPI_EndRxTxTransaction+0xf0>
 80077e8:	20000008 	.word	0x20000008

080077ec <HAL_SPI_Init>:
  if (hspi == NULL)
 80077ec:	2800      	cmp	r0, #0
 80077ee:	d077      	beq.n	80078e0 <HAL_SPI_Init+0xf4>
{
 80077f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80077f4:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80077f6:	4604      	mov	r4, r0
 80077f8:	2e00      	cmp	r6, #0
 80077fa:	d058      	beq.n	80078ae <HAL_SPI_Init+0xc2>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80077fc:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80077fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8007802:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007806:	2200      	movs	r2, #0
 8007808:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800780a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800780e:	2b00      	cmp	r3, #0
 8007810:	d059      	beq.n	80078c6 <HAL_SPI_Init+0xda>
  __HAL_SPI_DISABLE(hspi);
 8007812:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007814:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8007816:	2302      	movs	r3, #2
 8007818:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 800781c:	680a      	ldr	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800781e:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 8007822:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007826:	600a      	str	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007828:	d947      	bls.n	80078ba <HAL_SPI_Init+0xce>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800782a:	f5b7 6f70 	cmp.w	r7, #3840	; 0xf00
 800782e:	d159      	bne.n	80078e4 <HAL_SPI_Init+0xf8>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007830:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007832:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007834:	f405 5500 	and.w	r5, r5, #8192	; 0x2000
 8007838:	6862      	ldr	r2, [r4, #4]
 800783a:	68a3      	ldr	r3, [r4, #8]
 800783c:	f402 7282 	and.w	r2, r2, #260	; 0x104
 8007840:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007844:	431a      	orrs	r2, r3
 8007846:	6923      	ldr	r3, [r4, #16]
 8007848:	f003 0302 	and.w	r3, r3, #2
 800784c:	4313      	orrs	r3, r2
 800784e:	6962      	ldr	r2, [r4, #20]
 8007850:	f002 0201 	and.w	r2, r2, #1
 8007854:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007856:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007858:	f407 6770 	and.w	r7, r7, #3840	; 0xf00
 800785c:	f003 0308 	and.w	r3, r3, #8
 8007860:	ea43 0e07 	orr.w	lr, r3, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007864:	69e3      	ldr	r3, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007866:	f006 0c10 	and.w	ip, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800786a:	f003 0838 	and.w	r8, r3, #56	; 0x38
 800786e:	69a6      	ldr	r6, [r4, #24]
 8007870:	6a23      	ldr	r3, [r4, #32]
 8007872:	f003 0780 	and.w	r7, r3, #128	; 0x80
 8007876:	f406 7300 	and.w	r3, r6, #512	; 0x200
 800787a:	4313      	orrs	r3, r2
 800787c:	ea43 0308 	orr.w	r3, r3, r8
 8007880:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007882:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007884:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007886:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800788a:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800788c:	ea4e 0306 	orr.w	r3, lr, r6
 8007890:	ea43 030c 	orr.w	r3, r3, ip
 8007894:	4303      	orrs	r3, r0
 8007896:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007898:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800789a:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800789c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 80078a0:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80078a2:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80078a4:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80078a6:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
}
 80078aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80078ae:	6843      	ldr	r3, [r0, #4]
 80078b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80078b4:	d0a5      	beq.n	8007802 <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80078b6:	61c6      	str	r6, [r0, #28]
 80078b8:	e7a3      	b.n	8007802 <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80078ba:	d00b      	beq.n	80078d4 <HAL_SPI_Init+0xe8>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80078bc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80078c0:	2500      	movs	r5, #0
 80078c2:	62a5      	str	r5, [r4, #40]	; 0x28
 80078c4:	e7b8      	b.n	8007838 <HAL_SPI_Init+0x4c>
    hspi->Lock = HAL_UNLOCKED;
 80078c6:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 80078ca:	4620      	mov	r0, r4
 80078cc:	f7fc fe50 	bl	8004570 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80078d0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80078d2:	e79e      	b.n	8007812 <HAL_SPI_Init+0x26>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80078d4:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80078d6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80078da:	f405 5500 	and.w	r5, r5, #8192	; 0x2000
 80078de:	e7ab      	b.n	8007838 <HAL_SPI_Init+0x4c>
    return HAL_ERROR;
 80078e0:	2001      	movs	r0, #1
}
 80078e2:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80078e4:	2000      	movs	r0, #0
 80078e6:	e7eb      	b.n	80078c0 <HAL_SPI_Init+0xd4>

080078e8 <HAL_SPI_TransmitReceive>:
{
 80078e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078ec:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 80078ee:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
{
 80078f2:	9e08      	ldr	r6, [sp, #32]
  __HAL_LOCK(hspi);
 80078f4:	2801      	cmp	r0, #1
 80078f6:	f000 8097 	beq.w	8007a28 <HAL_SPI_TransmitReceive+0x140>
 80078fa:	461f      	mov	r7, r3
 80078fc:	2301      	movs	r3, #1
 80078fe:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8007902:	4689      	mov	r9, r1
 8007904:	4690      	mov	r8, r2
 8007906:	f7fb f951 	bl	8002bac <HAL_GetTick>
 800790a:	4605      	mov	r5, r0
  tmp_state           = hspi->State;
 800790c:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
  tmp_mode            = hspi->Init.Mode;
 8007910:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007912:	2801      	cmp	r0, #1
  tmp_state           = hspi->State;
 8007914:	b2c1      	uxtb	r1, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007916:	d010      	beq.n	800793a <HAL_SPI_TransmitReceive+0x52>
 8007918:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800791c:	d008      	beq.n	8007930 <HAL_SPI_TransmitReceive+0x48>
    errorcode = HAL_BUSY;
 800791e:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8007920:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8007922:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8007924:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8007928:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 800792c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007930:	68a2      	ldr	r2, [r4, #8]
 8007932:	2a00      	cmp	r2, #0
 8007934:	d1f3      	bne.n	800791e <HAL_SPI_TransmitReceive+0x36>
 8007936:	2904      	cmp	r1, #4
 8007938:	d1f1      	bne.n	800791e <HAL_SPI_TransmitReceive+0x36>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800793a:	f1b9 0f00 	cmp.w	r9, #0
 800793e:	d076      	beq.n	8007a2e <HAL_SPI_TransmitReceive+0x146>
 8007940:	f1b8 0f00 	cmp.w	r8, #0
 8007944:	d073      	beq.n	8007a2e <HAL_SPI_TransmitReceive+0x146>
 8007946:	2f00      	cmp	r7, #0
 8007948:	d071      	beq.n	8007a2e <HAL_SPI_TransmitReceive+0x146>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800794a:	f894 205d 	ldrb.w	r2, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800794e:	68e1      	ldr	r1, [r4, #12]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007950:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007954:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007956:	bf1c      	itt	ne
 8007958:	2205      	movne	r2, #5
 800795a:	f884 205d 	strbne.w	r2, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800795e:	2200      	movs	r2, #0
 8007960:	6622      	str	r2, [r4, #96]	; 0x60
  hspi->TxISR       = NULL;
 8007962:	e9c4 2213 	strd	r2, r2, [r4, #76]	; 0x4c
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007966:	6822      	ldr	r2, [r4, #0]
  hspi->RxXferCount = Size;
 8007968:	f8a4 7046 	strh.w	r7, [r4, #70]	; 0x46
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800796c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  hspi->TxXferCount = Size;
 8007970:	87e7      	strh	r7, [r4, #62]	; 0x3e
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007972:	6851      	ldr	r1, [r2, #4]
  hspi->RxXferSize  = Size;
 8007974:	f8a4 7044 	strh.w	r7, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007978:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800797c:	87a7      	strh	r7, [r4, #60]	; 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800797e:	d858      	bhi.n	8007a32 <HAL_SPI_TransmitReceive+0x14a>
 8007980:	2f01      	cmp	r7, #1
 8007982:	f000 8124 	beq.w	8007bce <HAL_SPI_TransmitReceive+0x2e6>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007986:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 800798a:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800798c:	6811      	ldr	r1, [r2, #0]
 800798e:	0649      	lsls	r1, r1, #25
 8007990:	f100 80e3 	bmi.w	8007b5a <HAL_SPI_TransmitReceive+0x272>
    __HAL_SPI_ENABLE(hspi);
 8007994:	6811      	ldr	r1, [r2, #0]
 8007996:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800799a:	6011      	str	r1, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800799c:	2b00      	cmp	r3, #0
 800799e:	f000 80df 	beq.w	8007b60 <HAL_SPI_TransmitReceive+0x278>
 80079a2:	2f01      	cmp	r7, #1
 80079a4:	f000 80dc 	beq.w	8007b60 <HAL_SPI_TransmitReceive+0x278>
        txallowed = 1U;
 80079a8:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80079aa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80079ac:	b29b      	uxth	r3, r3
 80079ae:	b92b      	cbnz	r3, 80079bc <HAL_SPI_TransmitReceive+0xd4>
 80079b0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80079b4:	b29b      	uxth	r3, r3
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	f000 8086 	beq.w	8007ac8 <HAL_SPI_TransmitReceive+0x1e0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80079bc:	6822      	ldr	r2, [r4, #0]
 80079be:	6893      	ldr	r3, [r2, #8]
 80079c0:	0799      	lsls	r1, r3, #30
 80079c2:	d505      	bpl.n	80079d0 <HAL_SPI_TransmitReceive+0xe8>
 80079c4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80079c6:	b29b      	uxth	r3, r3
 80079c8:	b113      	cbz	r3, 80079d0 <HAL_SPI_TransmitReceive+0xe8>
 80079ca:	2f00      	cmp	r7, #0
 80079cc:	f040 80e4 	bne.w	8007b98 <HAL_SPI_TransmitReceive+0x2b0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80079d0:	6893      	ldr	r3, [r2, #8]
 80079d2:	f013 0301 	ands.w	r3, r3, #1
 80079d6:	d01e      	beq.n	8007a16 <HAL_SPI_TransmitReceive+0x12e>
 80079d8:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 80079dc:	b289      	uxth	r1, r1
 80079de:	b1d1      	cbz	r1, 8007a16 <HAL_SPI_TransmitReceive+0x12e>
        if (hspi->RxXferCount > 1U)
 80079e0:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 80079e4:	b289      	uxth	r1, r1
 80079e6:	2901      	cmp	r1, #1
 80079e8:	f240 80c8 	bls.w	8007b7c <HAL_SPI_TransmitReceive+0x294>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80079ec:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80079ee:	68d0      	ldr	r0, [r2, #12]
 80079f0:	f821 0b02 	strh.w	r0, [r1], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80079f4:	6421      	str	r1, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80079f6:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 80079fa:	3902      	subs	r1, #2
 80079fc:	b289      	uxth	r1, r1
 80079fe:	f8a4 1046 	strh.w	r1, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8007a02:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8007a06:	b289      	uxth	r1, r1
 8007a08:	2901      	cmp	r1, #1
        txallowed = 1U;
 8007a0a:	461f      	mov	r7, r3
          if (hspi->RxXferCount <= 1U)
 8007a0c:	d803      	bhi.n	8007a16 <HAL_SPI_TransmitReceive+0x12e>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007a0e:	6853      	ldr	r3, [r2, #4]
 8007a10:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007a14:	6053      	str	r3, [r2, #4]
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007a16:	f7fb f8c9 	bl	8002bac <HAL_GetTick>
 8007a1a:	1b43      	subs	r3, r0, r5
 8007a1c:	42b3      	cmp	r3, r6
 8007a1e:	d3c4      	bcc.n	80079aa <HAL_SPI_TransmitReceive+0xc2>
 8007a20:	1c73      	adds	r3, r6, #1
 8007a22:	d0c2      	beq.n	80079aa <HAL_SPI_TransmitReceive+0xc2>
        errorcode = HAL_TIMEOUT;
 8007a24:	2003      	movs	r0, #3
 8007a26:	e77b      	b.n	8007920 <HAL_SPI_TransmitReceive+0x38>
  __HAL_LOCK(hspi);
 8007a28:	2002      	movs	r0, #2
}
 8007a2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    errorcode = HAL_ERROR;
 8007a2e:	2001      	movs	r0, #1
 8007a30:	e776      	b.n	8007920 <HAL_SPI_TransmitReceive+0x38>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007a32:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8007a36:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a38:	6811      	ldr	r1, [r2, #0]
 8007a3a:	0648      	lsls	r0, r1, #25
 8007a3c:	d403      	bmi.n	8007a46 <HAL_SPI_TransmitReceive+0x15e>
    __HAL_SPI_ENABLE(hspi);
 8007a3e:	6811      	ldr	r1, [r2, #0]
 8007a40:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8007a44:	6011      	str	r1, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d161      	bne.n	8007b0e <HAL_SPI_TransmitReceive+0x226>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a4a:	4649      	mov	r1, r9
 8007a4c:	f831 3b02 	ldrh.w	r3, [r1], #2
 8007a50:	60d3      	str	r3, [r2, #12]
      hspi->TxXferCount--;
 8007a52:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a54:	63a1      	str	r1, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8007a56:	3b01      	subs	r3, #1
 8007a58:	b29b      	uxth	r3, r3
 8007a5a:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8007a5c:	1c72      	adds	r2, r6, #1
{
 8007a5e:	f04f 0701 	mov.w	r7, #1
 8007a62:	d028      	beq.n	8007ab6 <HAL_SPI_TransmitReceive+0x1ce>
 8007a64:	e04e      	b.n	8007b04 <HAL_SPI_TransmitReceive+0x21c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007a66:	6822      	ldr	r2, [r4, #0]
 8007a68:	6893      	ldr	r3, [r2, #8]
 8007a6a:	079b      	lsls	r3, r3, #30
 8007a6c:	d50d      	bpl.n	8007a8a <HAL_SPI_TransmitReceive+0x1a2>
 8007a6e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007a70:	b29b      	uxth	r3, r3
 8007a72:	b153      	cbz	r3, 8007a8a <HAL_SPI_TransmitReceive+0x1a2>
 8007a74:	b14f      	cbz	r7, 8007a8a <HAL_SPI_TransmitReceive+0x1a2>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a76:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007a78:	f831 3b02 	ldrh.w	r3, [r1], #2
 8007a7c:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8007a7e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a80:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8007a82:	3b01      	subs	r3, #1
 8007a84:	b29b      	uxth	r3, r3
        txallowed = 0U;
 8007a86:	2700      	movs	r7, #0
        hspi->TxXferCount--;
 8007a88:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007a8a:	6893      	ldr	r3, [r2, #8]
 8007a8c:	f013 0301 	ands.w	r3, r3, #1
 8007a90:	d00f      	beq.n	8007ab2 <HAL_SPI_TransmitReceive+0x1ca>
 8007a92:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8007a96:	b289      	uxth	r1, r1
 8007a98:	b159      	cbz	r1, 8007ab2 <HAL_SPI_TransmitReceive+0x1ca>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007a9a:	68d1      	ldr	r1, [r2, #12]
 8007a9c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007a9e:	f822 1b02 	strh.w	r1, [r2], #2
        txallowed = 1U;
 8007aa2:	461f      	mov	r7, r3
        hspi->RxXferCount--;
 8007aa4:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007aa8:	6422      	str	r2, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8007aaa:	3b01      	subs	r3, #1
 8007aac:	b29b      	uxth	r3, r3
 8007aae:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007ab2:	f7fb f87b 	bl	8002bac <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ab6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007ab8:	b29b      	uxth	r3, r3
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d1d3      	bne.n	8007a66 <HAL_SPI_TransmitReceive+0x17e>
 8007abe:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8007ac2:	b29b      	uxth	r3, r3
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d1ce      	bne.n	8007a66 <HAL_SPI_TransmitReceive+0x17e>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007ac8:	462a      	mov	r2, r5
 8007aca:	4631      	mov	r1, r6
 8007acc:	4620      	mov	r0, r4
 8007ace:	f7ff fded 	bl	80076ac <SPI_EndRxTxTransaction>
 8007ad2:	2800      	cmp	r0, #0
 8007ad4:	f43f af24 	beq.w	8007920 <HAL_SPI_TransmitReceive+0x38>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007ad8:	2320      	movs	r3, #32
 8007ada:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 8007adc:	2001      	movs	r0, #1
 8007ade:	e71f      	b.n	8007920 <HAL_SPI_TransmitReceive+0x38>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ae0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8007ae4:	b29b      	uxth	r3, r3
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d0ee      	beq.n	8007ac8 <HAL_SPI_TransmitReceive+0x1e0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007aea:	6822      	ldr	r2, [r4, #0]
 8007aec:	6893      	ldr	r3, [r2, #8]
 8007aee:	0798      	lsls	r0, r3, #30
 8007af0:	d422      	bmi.n	8007b38 <HAL_SPI_TransmitReceive+0x250>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007af2:	6893      	ldr	r3, [r2, #8]
 8007af4:	f013 0301 	ands.w	r3, r3, #1
 8007af8:	d10c      	bne.n	8007b14 <HAL_SPI_TransmitReceive+0x22c>
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007afa:	f7fb f857 	bl	8002bac <HAL_GetTick>
 8007afe:	1b40      	subs	r0, r0, r5
 8007b00:	42b0      	cmp	r0, r6
 8007b02:	d28f      	bcs.n	8007a24 <HAL_SPI_TransmitReceive+0x13c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b04:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d1ee      	bne.n	8007aea <HAL_SPI_TransmitReceive+0x202>
 8007b0c:	e7e8      	b.n	8007ae0 <HAL_SPI_TransmitReceive+0x1f8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b0e:	2f01      	cmp	r7, #1
 8007b10:	d1a4      	bne.n	8007a5c <HAL_SPI_TransmitReceive+0x174>
 8007b12:	e79a      	b.n	8007a4a <HAL_SPI_TransmitReceive+0x162>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007b14:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8007b18:	b289      	uxth	r1, r1
 8007b1a:	2900      	cmp	r1, #0
 8007b1c:	d0ed      	beq.n	8007afa <HAL_SPI_TransmitReceive+0x212>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b1e:	68d1      	ldr	r1, [r2, #12]
 8007b20:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007b22:	f822 1b02 	strh.w	r1, [r2], #2
        txallowed = 1U;
 8007b26:	461f      	mov	r7, r3
        hspi->RxXferCount--;
 8007b28:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b2c:	6422      	str	r2, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8007b2e:	3b01      	subs	r3, #1
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 8007b36:	e7e0      	b.n	8007afa <HAL_SPI_TransmitReceive+0x212>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b38:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007b3a:	b29b      	uxth	r3, r3
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d0d8      	beq.n	8007af2 <HAL_SPI_TransmitReceive+0x20a>
 8007b40:	2f00      	cmp	r7, #0
 8007b42:	d0d6      	beq.n	8007af2 <HAL_SPI_TransmitReceive+0x20a>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b44:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007b46:	f833 1b02 	ldrh.w	r1, [r3], #2
 8007b4a:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b4c:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8007b4e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007b50:	3b01      	subs	r3, #1
 8007b52:	b29b      	uxth	r3, r3
        txallowed = 0U;
 8007b54:	2700      	movs	r7, #0
        hspi->TxXferCount--;
 8007b56:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8007b58:	e7cb      	b.n	8007af2 <HAL_SPI_TransmitReceive+0x20a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	f47f af24 	bne.w	80079a8 <HAL_SPI_TransmitReceive+0xc0>
      if (hspi->TxXferCount > 1U)
 8007b60:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007b62:	b29b      	uxth	r3, r3
 8007b64:	2b01      	cmp	r3, #1
 8007b66:	d93a      	bls.n	8007bde <HAL_SPI_TransmitReceive+0x2f6>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b68:	4649      	mov	r1, r9
 8007b6a:	f831 3b02 	ldrh.w	r3, [r1], #2
 8007b6e:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount -= 2U;
 8007b70:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b72:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007b74:	3b02      	subs	r3, #2
 8007b76:	b29b      	uxth	r3, r3
 8007b78:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8007b7a:	e715      	b.n	80079a8 <HAL_SPI_TransmitReceive+0xc0>
        txallowed = 1U;
 8007b7c:	461f      	mov	r7, r3
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007b7e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007b80:	7b12      	ldrb	r2, [r2, #12]
 8007b82:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007b84:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007b86:	3301      	adds	r3, #1
 8007b88:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 8007b8a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8007b8e:	3b01      	subs	r3, #1
 8007b90:	b29b      	uxth	r3, r3
 8007b92:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 8007b96:	e73e      	b.n	8007a16 <HAL_SPI_TransmitReceive+0x12e>
        if (hspi->TxXferCount > 1U)
 8007b98:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007b9a:	b29b      	uxth	r3, r3
 8007b9c:	2b01      	cmp	r3, #1
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b9e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        if (hspi->TxXferCount > 1U)
 8007ba0:	d909      	bls.n	8007bb6 <HAL_SPI_TransmitReceive+0x2ce>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ba2:	f833 1b02 	ldrh.w	r1, [r3], #2
 8007ba6:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ba8:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8007baa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8007bac:	3b02      	subs	r3, #2
 8007bae:	b29b      	uxth	r3, r3
        txallowed = 0U;
 8007bb0:	2700      	movs	r7, #0
          hspi->TxXferCount -= 2U;
 8007bb2:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8007bb4:	e70c      	b.n	80079d0 <HAL_SPI_TransmitReceive+0xe8>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007bb6:	781b      	ldrb	r3, [r3, #0]
 8007bb8:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 8007bba:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 8007bbc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8007bbe:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 8007bc0:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 8007bc2:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 8007bc4:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8007bc6:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007bc8:	6822      	ldr	r2, [r4, #0]
        txallowed = 0U;
 8007bca:	2700      	movs	r7, #0
 8007bcc:	e700      	b.n	80079d0 <HAL_SPI_TransmitReceive+0xe8>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007bce:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8007bd2:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007bd4:	6811      	ldr	r1, [r2, #0]
 8007bd6:	0649      	lsls	r1, r1, #25
 8007bd8:	f57f aedc 	bpl.w	8007994 <HAL_SPI_TransmitReceive+0xac>
 8007bdc:	e7c0      	b.n	8007b60 <HAL_SPI_TransmitReceive+0x278>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007bde:	f899 3000 	ldrb.w	r3, [r9]
 8007be2:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8007be4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr++;
 8007be6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8007be8:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr++;
 8007bea:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 8007bec:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 8007bee:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8007bf0:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8007bf2:	e6d9      	b.n	80079a8 <HAL_SPI_TransmitReceive+0xc0>

08007bf4 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007bf4:	6a03      	ldr	r3, [r0, #32]
 8007bf6:	f023 0301 	bic.w	r3, r3, #1
 8007bfa:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bfc:	6a03      	ldr	r3, [r0, #32]
{
 8007bfe:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c00:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c02:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c04:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c06:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007c0a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8007c0e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007c10:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8007c12:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8007c16:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c18:	4d15      	ldr	r5, [pc, #84]	; (8007c70 <TIM_OC1_SetConfig+0x7c>)
 8007c1a:	42a8      	cmp	r0, r5
 8007c1c:	d013      	beq.n	8007c46 <TIM_OC1_SetConfig+0x52>
 8007c1e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007c22:	42a8      	cmp	r0, r5
 8007c24:	d00f      	beq.n	8007c46 <TIM_OC1_SetConfig+0x52>
 8007c26:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8007c2a:	42a8      	cmp	r0, r5
 8007c2c:	d00b      	beq.n	8007c46 <TIM_OC1_SetConfig+0x52>
 8007c2e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007c32:	42a8      	cmp	r0, r5
 8007c34:	d007      	beq.n	8007c46 <TIM_OC1_SetConfig+0x52>
 8007c36:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007c3a:	42a8      	cmp	r0, r5
 8007c3c:	d003      	beq.n	8007c46 <TIM_OC1_SetConfig+0x52>
 8007c3e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007c42:	42a8      	cmp	r0, r5
 8007c44:	d10d      	bne.n	8007c62 <TIM_OC1_SetConfig+0x6e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007c46:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8007c48:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8007c4c:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c4e:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007c52:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c56:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8007c5a:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c5e:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007c62:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007c64:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8007c66:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8007c68:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 8007c6a:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8007c6c:	6203      	str	r3, [r0, #32]
}
 8007c6e:	4770      	bx	lr
 8007c70:	40012c00 	.word	0x40012c00

08007c74 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c74:	6a03      	ldr	r3, [r0, #32]
 8007c76:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c7a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c7c:	6a03      	ldr	r3, [r0, #32]
{
 8007c7e:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c80:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c82:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c84:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007c86:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007c8a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8007c8e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007c90:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8007c92:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007c96:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007c9a:	4d1c      	ldr	r5, [pc, #112]	; (8007d0c <TIM_OC3_SetConfig+0x98>)
 8007c9c:	42a8      	cmp	r0, r5
 8007c9e:	d017      	beq.n	8007cd0 <TIM_OC3_SetConfig+0x5c>
 8007ca0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007ca4:	42a8      	cmp	r0, r5
 8007ca6:	d013      	beq.n	8007cd0 <TIM_OC3_SetConfig+0x5c>
 8007ca8:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8007cac:	42a8      	cmp	r0, r5
 8007cae:	d025      	beq.n	8007cfc <TIM_OC3_SetConfig+0x88>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cb0:	4d17      	ldr	r5, [pc, #92]	; (8007d10 <TIM_OC3_SetConfig+0x9c>)
 8007cb2:	42a8      	cmp	r0, r5
 8007cb4:	d013      	beq.n	8007cde <TIM_OC3_SetConfig+0x6a>
 8007cb6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007cba:	42a8      	cmp	r0, r5
 8007cbc:	d00f      	beq.n	8007cde <TIM_OC3_SetConfig+0x6a>
 8007cbe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007cc2:	42a8      	cmp	r0, r5
 8007cc4:	d00b      	beq.n	8007cde <TIM_OC3_SetConfig+0x6a>
 8007cc6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007cca:	42a8      	cmp	r0, r5
 8007ccc:	d10f      	bne.n	8007cee <TIM_OC3_SetConfig+0x7a>
 8007cce:	e006      	b.n	8007cde <TIM_OC3_SetConfig+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007cd0:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8007cd2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007cd6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8007cda:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007cde:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ce2:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007ce6:	ea46 0c05 	orr.w	ip, r6, r5
 8007cea:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007cee:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007cf0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8007cf2:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8007cf4:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 8007cf6:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8007cf8:	6203      	str	r3, [r0, #32]
}
 8007cfa:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007cfc:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8007cfe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007d02:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8007d06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d0a:	e7d1      	b.n	8007cb0 <TIM_OC3_SetConfig+0x3c>
 8007d0c:	40012c00 	.word	0x40012c00
 8007d10:	40014000 	.word	0x40014000

08007d14 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007d14:	6a03      	ldr	r3, [r0, #32]
 8007d16:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d1a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d1c:	6a03      	ldr	r3, [r0, #32]
{
 8007d1e:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d20:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d22:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d24:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007d26:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8007d2a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d2e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007d32:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8007d34:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007d38:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007d3c:	4d1c      	ldr	r5, [pc, #112]	; (8007db0 <TIM_OC4_SetConfig+0x9c>)
 8007d3e:	42a8      	cmp	r0, r5
 8007d40:	d017      	beq.n	8007d72 <TIM_OC4_SetConfig+0x5e>
 8007d42:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007d46:	42a8      	cmp	r0, r5
 8007d48:	d013      	beq.n	8007d72 <TIM_OC4_SetConfig+0x5e>
 8007d4a:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8007d4e:	42a8      	cmp	r0, r5
 8007d50:	d025      	beq.n	8007d9e <TIM_OC4_SetConfig+0x8a>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d52:	4d18      	ldr	r5, [pc, #96]	; (8007db4 <TIM_OC4_SetConfig+0xa0>)
 8007d54:	42a8      	cmp	r0, r5
 8007d56:	d013      	beq.n	8007d80 <TIM_OC4_SetConfig+0x6c>
 8007d58:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007d5c:	42a8      	cmp	r0, r5
 8007d5e:	d00f      	beq.n	8007d80 <TIM_OC4_SetConfig+0x6c>
 8007d60:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007d64:	42a8      	cmp	r0, r5
 8007d66:	d00b      	beq.n	8007d80 <TIM_OC4_SetConfig+0x6c>
 8007d68:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007d6c:	42a8      	cmp	r0, r5
 8007d6e:	d10f      	bne.n	8007d90 <TIM_OC4_SetConfig+0x7c>
 8007d70:	e006      	b.n	8007d80 <TIM_OC4_SetConfig+0x6c>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007d72:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8007d74:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007d78:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8007d7c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007d80:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007d84:	f424 4440 	bic.w	r4, r4, #49152	; 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007d88:	ea46 0c05 	orr.w	ip, r6, r5
 8007d8c:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d90:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007d92:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8007d94:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8007d96:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 8007d98:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8007d9a:	6203      	str	r3, [r0, #32]
}
 8007d9c:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007d9e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8007da0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007da4:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8007da8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dac:	e7d1      	b.n	8007d52 <TIM_OC4_SetConfig+0x3e>
 8007dae:	bf00      	nop
 8007db0:	40012c00 	.word	0x40012c00
 8007db4:	40014000 	.word	0x40014000

08007db8 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8007db8:	2800      	cmp	r0, #0
 8007dba:	f000 808c 	beq.w	8007ed6 <HAL_TIM_Base_Init+0x11e>
{
 8007dbe:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8007dc0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007dc4:	4604      	mov	r4, r0
 8007dc6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d078      	beq.n	8007ec0 <HAL_TIM_Base_Init+0x108>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007dce:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007dd0:	4944      	ldr	r1, [pc, #272]	; (8007ee4 <HAL_TIM_Base_Init+0x12c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007dd2:	2302      	movs	r3, #2
 8007dd4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007dd8:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8007dda:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ddc:	d05c      	beq.n	8007e98 <HAL_TIM_Base_Init+0xe0>
 8007dde:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8007de2:	d02c      	beq.n	8007e3e <HAL_TIM_Base_Init+0x86>
 8007de4:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8007de8:	428a      	cmp	r2, r1
 8007dea:	d028      	beq.n	8007e3e <HAL_TIM_Base_Init+0x86>
 8007dec:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007df0:	428a      	cmp	r2, r1
 8007df2:	d024      	beq.n	8007e3e <HAL_TIM_Base_Init+0x86>
 8007df4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007df8:	428a      	cmp	r2, r1
 8007dfa:	d020      	beq.n	8007e3e <HAL_TIM_Base_Init+0x86>
 8007dfc:	f501 3194 	add.w	r1, r1, #75776	; 0x12800
 8007e00:	428a      	cmp	r2, r1
 8007e02:	d049      	beq.n	8007e98 <HAL_TIM_Base_Init+0xe0>
 8007e04:	f501 51e0 	add.w	r1, r1, #7168	; 0x1c00
 8007e08:	428a      	cmp	r2, r1
 8007e0a:	d066      	beq.n	8007eda <HAL_TIM_Base_Init+0x122>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007e0c:	4936      	ldr	r1, [pc, #216]	; (8007ee8 <HAL_TIM_Base_Init+0x130>)
 8007e0e:	428a      	cmp	r2, r1
 8007e10:	d05b      	beq.n	8007eca <HAL_TIM_Base_Init+0x112>
 8007e12:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007e16:	428a      	cmp	r2, r1
 8007e18:	d057      	beq.n	8007eca <HAL_TIM_Base_Init+0x112>
 8007e1a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007e1e:	428a      	cmp	r2, r1
 8007e20:	d053      	beq.n	8007eca <HAL_TIM_Base_Init+0x112>
 8007e22:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e26:	428a      	cmp	r2, r1
 8007e28:	d04f      	beq.n	8007eca <HAL_TIM_Base_Init+0x112>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e2a:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e2c:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e32:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8007e34:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8007e36:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e38:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007e3a:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e3c:	e010      	b.n	8007e60 <HAL_TIM_Base_Init+0xa8>
    tmpcr1 |= Structure->CounterMode;
 8007e3e:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e40:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007e46:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e4c:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e4e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e54:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e56:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8007e58:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8007e5a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e5c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007e5e:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8007e60:	2301      	movs	r3, #1
 8007e62:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e64:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e68:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8007e6c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8007e70:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8007e74:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8007e78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e80:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8007e84:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007e88:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8007e8c:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8007e90:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8007e94:	2000      	movs	r0, #0
}
 8007e96:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8007e98:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e9a:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007ea0:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ea2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ea6:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ea8:	69a1      	ldr	r1, [r4, #24]
 8007eaa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007eae:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8007eb0:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007eb2:	68e3      	ldr	r3, [r4, #12]
 8007eb4:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007eb6:	6863      	ldr	r3, [r4, #4]
 8007eb8:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8007eba:	6963      	ldr	r3, [r4, #20]
 8007ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8007ebe:	e7cf      	b.n	8007e60 <HAL_TIM_Base_Init+0xa8>
    htim->Lock = HAL_UNLOCKED;
 8007ec0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8007ec4:	f7fc fd06 	bl	80048d4 <HAL_TIM_Base_MspInit>
 8007ec8:	e781      	b.n	8007dce <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007eca:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ecc:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ece:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ed2:	4303      	orrs	r3, r0
 8007ed4:	e7e9      	b.n	8007eaa <HAL_TIM_Base_Init+0xf2>
    return HAL_ERROR;
 8007ed6:	2001      	movs	r0, #1
}
 8007ed8:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8007eda:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007edc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007ee0:	430b      	orrs	r3, r1
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ee2:	e793      	b.n	8007e0c <HAL_TIM_Base_Init+0x54>
 8007ee4:	40012c00 	.word	0x40012c00
 8007ee8:	40014000 	.word	0x40014000

08007eec <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8007eec:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d132      	bne.n	8007f5a <HAL_TIM_Base_Start_IT+0x6e>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007ef4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ef6:	491b      	ldr	r1, [pc, #108]	; (8007f64 <HAL_TIM_Base_Start_IT+0x78>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007ef8:	2202      	movs	r2, #2
 8007efa:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007efe:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f00:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007f02:	f042 0201 	orr.w	r2, r2, #1
 8007f06:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f08:	d019      	beq.n	8007f3e <HAL_TIM_Base_Start_IT+0x52>
 8007f0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f0e:	d016      	beq.n	8007f3e <HAL_TIM_Base_Start_IT+0x52>
 8007f10:	4a15      	ldr	r2, [pc, #84]	; (8007f68 <HAL_TIM_Base_Start_IT+0x7c>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d013      	beq.n	8007f3e <HAL_TIM_Base_Start_IT+0x52>
 8007f16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d00f      	beq.n	8007f3e <HAL_TIM_Base_Start_IT+0x52>
 8007f1e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d00b      	beq.n	8007f3e <HAL_TIM_Base_Start_IT+0x52>
 8007f26:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d007      	beq.n	8007f3e <HAL_TIM_Base_Start_IT+0x52>
 8007f2e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d003      	beq.n	8007f3e <HAL_TIM_Base_Start_IT+0x52>
 8007f36:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d107      	bne.n	8007f4e <HAL_TIM_Base_Start_IT+0x62>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f3e:	6899      	ldr	r1, [r3, #8]
 8007f40:	4a0a      	ldr	r2, [pc, #40]	; (8007f6c <HAL_TIM_Base_Start_IT+0x80>)
 8007f42:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f44:	2a06      	cmp	r2, #6
 8007f46:	d00a      	beq.n	8007f5e <HAL_TIM_Base_Start_IT+0x72>
 8007f48:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8007f4c:	d007      	beq.n	8007f5e <HAL_TIM_Base_Start_IT+0x72>
    __HAL_TIM_ENABLE(htim);
 8007f4e:	681a      	ldr	r2, [r3, #0]
 8007f50:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 8007f54:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8007f56:	601a      	str	r2, [r3, #0]
 8007f58:	4770      	bx	lr
    return HAL_ERROR;
 8007f5a:	2001      	movs	r0, #1
 8007f5c:	4770      	bx	lr
  return HAL_OK;
 8007f5e:	2000      	movs	r0, #0
}
 8007f60:	4770      	bx	lr
 8007f62:	bf00      	nop
 8007f64:	40012c00 	.word	0x40012c00
 8007f68:	40000400 	.word	0x40000400
 8007f6c:	00010007 	.word	0x00010007

08007f70 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8007f70:	2800      	cmp	r0, #0
 8007f72:	f000 808c 	beq.w	800808e <HAL_TIM_PWM_Init+0x11e>
{
 8007f76:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8007f78:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007f7c:	4604      	mov	r4, r0
 8007f7e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d078      	beq.n	8008078 <HAL_TIM_PWM_Init+0x108>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f86:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007f88:	4944      	ldr	r1, [pc, #272]	; (800809c <HAL_TIM_PWM_Init+0x12c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007f8a:	2302      	movs	r3, #2
 8007f8c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007f90:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8007f92:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007f94:	d05c      	beq.n	8008050 <HAL_TIM_PWM_Init+0xe0>
 8007f96:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8007f9a:	d02c      	beq.n	8007ff6 <HAL_TIM_PWM_Init+0x86>
 8007f9c:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8007fa0:	428a      	cmp	r2, r1
 8007fa2:	d028      	beq.n	8007ff6 <HAL_TIM_PWM_Init+0x86>
 8007fa4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007fa8:	428a      	cmp	r2, r1
 8007faa:	d024      	beq.n	8007ff6 <HAL_TIM_PWM_Init+0x86>
 8007fac:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007fb0:	428a      	cmp	r2, r1
 8007fb2:	d020      	beq.n	8007ff6 <HAL_TIM_PWM_Init+0x86>
 8007fb4:	f501 3194 	add.w	r1, r1, #75776	; 0x12800
 8007fb8:	428a      	cmp	r2, r1
 8007fba:	d049      	beq.n	8008050 <HAL_TIM_PWM_Init+0xe0>
 8007fbc:	f501 51e0 	add.w	r1, r1, #7168	; 0x1c00
 8007fc0:	428a      	cmp	r2, r1
 8007fc2:	d066      	beq.n	8008092 <HAL_TIM_PWM_Init+0x122>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007fc4:	4936      	ldr	r1, [pc, #216]	; (80080a0 <HAL_TIM_PWM_Init+0x130>)
 8007fc6:	428a      	cmp	r2, r1
 8007fc8:	d05b      	beq.n	8008082 <HAL_TIM_PWM_Init+0x112>
 8007fca:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007fce:	428a      	cmp	r2, r1
 8007fd0:	d057      	beq.n	8008082 <HAL_TIM_PWM_Init+0x112>
 8007fd2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007fd6:	428a      	cmp	r2, r1
 8007fd8:	d053      	beq.n	8008082 <HAL_TIM_PWM_Init+0x112>
 8007fda:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007fde:	428a      	cmp	r2, r1
 8007fe0:	d04f      	beq.n	8008082 <HAL_TIM_PWM_Init+0x112>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007fe2:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007fe4:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007fe6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007fea:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8007fec:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8007fee:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ff0:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007ff2:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007ff4:	e010      	b.n	8008018 <HAL_TIM_PWM_Init+0xa8>
    tmpcr1 |= Structure->CounterMode;
 8007ff6:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ff8:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ffa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007ffe:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8008000:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008004:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008006:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008008:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800800c:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800800e:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8008010:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8008012:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008014:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008016:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8008018:	2301      	movs	r3, #1
 800801a:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800801c:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008020:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8008024:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8008028:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800802c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8008030:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008034:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008038:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800803c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008040:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8008044:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8008048:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800804c:	2000      	movs	r0, #0
}
 800804e:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8008050:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008052:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008054:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008058:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 800805a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800805e:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008060:	69a1      	ldr	r1, [r4, #24]
 8008062:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008066:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8008068:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800806a:	68e3      	ldr	r3, [r4, #12]
 800806c:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800806e:	6863      	ldr	r3, [r4, #4]
 8008070:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8008072:	6963      	ldr	r3, [r4, #20]
 8008074:	6313      	str	r3, [r2, #48]	; 0x30
 8008076:	e7cf      	b.n	8008018 <HAL_TIM_PWM_Init+0xa8>
    htim->Lock = HAL_UNLOCKED;
 8008078:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800807c:	f7fc fc14 	bl	80048a8 <HAL_TIM_PWM_MspInit>
 8008080:	e781      	b.n	8007f86 <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008082:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008084:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8008086:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800808a:	4303      	orrs	r3, r0
 800808c:	e7e9      	b.n	8008062 <HAL_TIM_PWM_Init+0xf2>
    return HAL_ERROR;
 800808e:	2001      	movs	r0, #1
}
 8008090:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8008092:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008094:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008098:	430b      	orrs	r3, r1
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800809a:	e793      	b.n	8007fc4 <HAL_TIM_PWM_Init+0x54>
 800809c:	40012c00 	.word	0x40012c00
 80080a0:	40014000 	.word	0x40014000

080080a4 <HAL_TIM_PWM_Start>:
 80080a4:	2910      	cmp	r1, #16
 80080a6:	d80a      	bhi.n	80080be <HAL_TIM_PWM_Start+0x1a>
 80080a8:	e8df f001 	tbb	[pc, r1]
 80080ac:	09090961 	.word	0x09090961
 80080b0:	09090967 	.word	0x09090967
 80080b4:	0909096f 	.word	0x0909096f
 80080b8:	09090974 	.word	0x09090974
 80080bc:	7d          	.byte	0x7d
 80080bd:	00          	.byte	0x00
 80080be:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 80080c2:	2b01      	cmp	r3, #1
 80080c4:	d157      	bne.n	8008176 <HAL_TIM_PWM_Start+0xd2>
 80080c6:	2910      	cmp	r1, #16
 80080c8:	d80a      	bhi.n	80080e0 <HAL_TIM_PWM_Start+0x3c>
 80080ca:	e8df f001 	tbb	[pc, r1]
 80080ce:	0993      	.short	0x0993
 80080d0:	095a0909 	.word	0x095a0909
 80080d4:	097c0909 	.word	0x097c0909
 80080d8:	09780909 	.word	0x09780909
 80080dc:	0909      	.short	0x0909
 80080de:	74          	.byte	0x74
 80080df:	00          	.byte	0x00
 80080e0:	2302      	movs	r3, #2
 80080e2:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 80080e6:	6803      	ldr	r3, [r0, #0]
 80080e8:	2201      	movs	r2, #1
 80080ea:	6a18      	ldr	r0, [r3, #32]
 80080ec:	f001 011f 	and.w	r1, r1, #31
 80080f0:	fa02 f101 	lsl.w	r1, r2, r1
 80080f4:	ea20 0001 	bic.w	r0, r0, r1
 80080f8:	6218      	str	r0, [r3, #32]
 80080fa:	6a18      	ldr	r0, [r3, #32]
 80080fc:	4a3f      	ldr	r2, [pc, #252]	; (80081fc <HAL_TIM_PWM_Start+0x158>)
 80080fe:	4301      	orrs	r1, r0
 8008100:	4293      	cmp	r3, r2
 8008102:	6219      	str	r1, [r3, #32]
 8008104:	d063      	beq.n	80081ce <HAL_TIM_PWM_Start+0x12a>
 8008106:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800810a:	4293      	cmp	r3, r2
 800810c:	d06d      	beq.n	80081ea <HAL_TIM_PWM_Start+0x146>
 800810e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8008112:	4293      	cmp	r3, r2
 8008114:	d069      	beq.n	80081ea <HAL_TIM_PWM_Start+0x146>
 8008116:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800811a:	4293      	cmp	r3, r2
 800811c:	d065      	beq.n	80081ea <HAL_TIM_PWM_Start+0x146>
 800811e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008122:	4293      	cmp	r3, r2
 8008124:	d061      	beq.n	80081ea <HAL_TIM_PWM_Start+0x146>
 8008126:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800812a:	4293      	cmp	r3, r2
 800812c:	d05d      	beq.n	80081ea <HAL_TIM_PWM_Start+0x146>
 800812e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008132:	d050      	beq.n	80081d6 <HAL_TIM_PWM_Start+0x132>
 8008134:	4a32      	ldr	r2, [pc, #200]	; (8008200 <HAL_TIM_PWM_Start+0x15c>)
 8008136:	4293      	cmp	r3, r2
 8008138:	d04d      	beq.n	80081d6 <HAL_TIM_PWM_Start+0x132>
 800813a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800813e:	4293      	cmp	r3, r2
 8008140:	d049      	beq.n	80081d6 <HAL_TIM_PWM_Start+0x132>
 8008142:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008146:	4293      	cmp	r3, r2
 8008148:	d045      	beq.n	80081d6 <HAL_TIM_PWM_Start+0x132>
 800814a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800814e:	4293      	cmp	r3, r2
 8008150:	d041      	beq.n	80081d6 <HAL_TIM_PWM_Start+0x132>
 8008152:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8008156:	4293      	cmp	r3, r2
 8008158:	d03d      	beq.n	80081d6 <HAL_TIM_PWM_Start+0x132>
 800815a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800815e:	4293      	cmp	r3, r2
 8008160:	d039      	beq.n	80081d6 <HAL_TIM_PWM_Start+0x132>
 8008162:	681a      	ldr	r2, [r3, #0]
 8008164:	f042 0201 	orr.w	r2, r2, #1
 8008168:	2000      	movs	r0, #0
 800816a:	601a      	str	r2, [r3, #0]
 800816c:	4770      	bx	lr
 800816e:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8008172:	2b01      	cmp	r3, #1
 8008174:	d03e      	beq.n	80081f4 <HAL_TIM_PWM_Start+0x150>
 8008176:	2001      	movs	r0, #1
 8008178:	4770      	bx	lr
 800817a:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 800817e:	2b01      	cmp	r3, #1
 8008180:	d1f9      	bne.n	8008176 <HAL_TIM_PWM_Start+0xd2>
 8008182:	2302      	movs	r3, #2
 8008184:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 8008188:	e7ad      	b.n	80080e6 <HAL_TIM_PWM_Start+0x42>
 800818a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800818e:	2b01      	cmp	r3, #1
 8008190:	d099      	beq.n	80080c6 <HAL_TIM_PWM_Start+0x22>
 8008192:	e7f0      	b.n	8008176 <HAL_TIM_PWM_Start+0xd2>
 8008194:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8008198:	3b01      	subs	r3, #1
 800819a:	bf18      	it	ne
 800819c:	2301      	movne	r3, #1
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d091      	beq.n	80080c6 <HAL_TIM_PWM_Start+0x22>
 80081a2:	2001      	movs	r0, #1
 80081a4:	4770      	bx	lr
 80081a6:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 80081aa:	3b01      	subs	r3, #1
 80081ac:	bf18      	it	ne
 80081ae:	2301      	movne	r3, #1
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d088      	beq.n	80080c6 <HAL_TIM_PWM_Start+0x22>
 80081b4:	e7f5      	b.n	80081a2 <HAL_TIM_PWM_Start+0xfe>
 80081b6:	2302      	movs	r3, #2
 80081b8:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 80081bc:	e793      	b.n	80080e6 <HAL_TIM_PWM_Start+0x42>
 80081be:	2302      	movs	r3, #2
 80081c0:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 80081c4:	e78f      	b.n	80080e6 <HAL_TIM_PWM_Start+0x42>
 80081c6:	2302      	movs	r3, #2
 80081c8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 80081cc:	e78b      	b.n	80080e6 <HAL_TIM_PWM_Start+0x42>
 80081ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80081d0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80081d4:	645a      	str	r2, [r3, #68]	; 0x44
 80081d6:	6899      	ldr	r1, [r3, #8]
 80081d8:	4a0a      	ldr	r2, [pc, #40]	; (8008204 <HAL_TIM_PWM_Start+0x160>)
 80081da:	400a      	ands	r2, r1
 80081dc:	2a06      	cmp	r2, #6
 80081de:	d002      	beq.n	80081e6 <HAL_TIM_PWM_Start+0x142>
 80081e0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80081e4:	d1bd      	bne.n	8008162 <HAL_TIM_PWM_Start+0xbe>
 80081e6:	2000      	movs	r0, #0
 80081e8:	4770      	bx	lr
 80081ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80081ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80081f0:	645a      	str	r2, [r3, #68]	; 0x44
 80081f2:	e79c      	b.n	800812e <HAL_TIM_PWM_Start+0x8a>
 80081f4:	2302      	movs	r3, #2
 80081f6:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 80081fa:	e774      	b.n	80080e6 <HAL_TIM_PWM_Start+0x42>
 80081fc:	40012c00 	.word	0x40012c00
 8008200:	40000400 	.word	0x40000400
 8008204:	00010007 	.word	0x00010007

08008208 <HAL_TIM_OC_DelayElapsedCallback>:
 8008208:	4770      	bx	lr
 800820a:	bf00      	nop

0800820c <HAL_TIM_IC_CaptureCallback>:
 800820c:	4770      	bx	lr
 800820e:	bf00      	nop

08008210 <HAL_TIM_PWM_PulseFinishedCallback>:
 8008210:	4770      	bx	lr
 8008212:	bf00      	nop

08008214 <HAL_TIM_TriggerCallback>:
 8008214:	4770      	bx	lr
 8008216:	bf00      	nop

08008218 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008218:	6803      	ldr	r3, [r0, #0]
 800821a:	691a      	ldr	r2, [r3, #16]
 800821c:	0791      	lsls	r1, r2, #30
{
 800821e:	b510      	push	{r4, lr}
 8008220:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008222:	d503      	bpl.n	800822c <HAL_TIM_IRQHandler+0x14>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008224:	68da      	ldr	r2, [r3, #12]
 8008226:	0792      	lsls	r2, r2, #30
 8008228:	f100 808a 	bmi.w	8008340 <HAL_TIM_IRQHandler+0x128>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800822c:	691a      	ldr	r2, [r3, #16]
 800822e:	0752      	lsls	r2, r2, #29
 8008230:	d502      	bpl.n	8008238 <HAL_TIM_IRQHandler+0x20>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008232:	68da      	ldr	r2, [r3, #12]
 8008234:	0750      	lsls	r0, r2, #29
 8008236:	d470      	bmi.n	800831a <HAL_TIM_IRQHandler+0x102>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008238:	691a      	ldr	r2, [r3, #16]
 800823a:	0711      	lsls	r1, r2, #28
 800823c:	d502      	bpl.n	8008244 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800823e:	68da      	ldr	r2, [r3, #12]
 8008240:	0712      	lsls	r2, r2, #28
 8008242:	d458      	bmi.n	80082f6 <HAL_TIM_IRQHandler+0xde>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008244:	691a      	ldr	r2, [r3, #16]
 8008246:	06d1      	lsls	r1, r2, #27
 8008248:	d502      	bpl.n	8008250 <HAL_TIM_IRQHandler+0x38>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800824a:	68da      	ldr	r2, [r3, #12]
 800824c:	06d2      	lsls	r2, r2, #27
 800824e:	d43e      	bmi.n	80082ce <HAL_TIM_IRQHandler+0xb6>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008250:	691a      	ldr	r2, [r3, #16]
 8008252:	07d0      	lsls	r0, r2, #31
 8008254:	d503      	bpl.n	800825e <HAL_TIM_IRQHandler+0x46>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008256:	68da      	ldr	r2, [r3, #12]
 8008258:	07d1      	lsls	r1, r2, #31
 800825a:	f100 808a 	bmi.w	8008372 <HAL_TIM_IRQHandler+0x15a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800825e:	691a      	ldr	r2, [r3, #16]
 8008260:	0612      	lsls	r2, r2, #24
 8008262:	d503      	bpl.n	800826c <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008264:	68da      	ldr	r2, [r3, #12]
 8008266:	0610      	lsls	r0, r2, #24
 8008268:	f100 808b 	bmi.w	8008382 <HAL_TIM_IRQHandler+0x16a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800826c:	691a      	ldr	r2, [r3, #16]
 800826e:	05d1      	lsls	r1, r2, #23
 8008270:	d503      	bpl.n	800827a <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008272:	68da      	ldr	r2, [r3, #12]
 8008274:	0612      	lsls	r2, r2, #24
 8008276:	f100 808c 	bmi.w	8008392 <HAL_TIM_IRQHandler+0x17a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800827a:	691a      	ldr	r2, [r3, #16]
 800827c:	0650      	lsls	r0, r2, #25
 800827e:	d503      	bpl.n	8008288 <HAL_TIM_IRQHandler+0x70>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008280:	68da      	ldr	r2, [r3, #12]
 8008282:	0651      	lsls	r1, r2, #25
 8008284:	f100 808d 	bmi.w	80083a2 <HAL_TIM_IRQHandler+0x18a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008288:	691a      	ldr	r2, [r3, #16]
 800828a:	0692      	lsls	r2, r2, #26
 800828c:	d503      	bpl.n	8008296 <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800828e:	68da      	ldr	r2, [r3, #12]
 8008290:	0690      	lsls	r0, r2, #26
 8008292:	f100 808e 	bmi.w	80083b2 <HAL_TIM_IRQHandler+0x19a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8008296:	691a      	ldr	r2, [r3, #16]
 8008298:	02d1      	lsls	r1, r2, #11
 800829a:	d503      	bpl.n	80082a4 <HAL_TIM_IRQHandler+0x8c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800829c:	68da      	ldr	r2, [r3, #12]
 800829e:	02d2      	lsls	r2, r2, #11
 80082a0:	f100 808f 	bmi.w	80083c2 <HAL_TIM_IRQHandler+0x1aa>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80082a4:	691a      	ldr	r2, [r3, #16]
 80082a6:	0290      	lsls	r0, r2, #10
 80082a8:	d503      	bpl.n	80082b2 <HAL_TIM_IRQHandler+0x9a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80082aa:	68da      	ldr	r2, [r3, #12]
 80082ac:	0291      	lsls	r1, r2, #10
 80082ae:	f100 8090 	bmi.w	80083d2 <HAL_TIM_IRQHandler+0x1ba>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80082b2:	691a      	ldr	r2, [r3, #16]
 80082b4:	0252      	lsls	r2, r2, #9
 80082b6:	d503      	bpl.n	80082c0 <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 80082b8:	68da      	ldr	r2, [r3, #12]
 80082ba:	0250      	lsls	r0, r2, #9
 80082bc:	f100 8091 	bmi.w	80083e2 <HAL_TIM_IRQHandler+0x1ca>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80082c0:	691a      	ldr	r2, [r3, #16]
 80082c2:	0211      	lsls	r1, r2, #8
 80082c4:	d502      	bpl.n	80082cc <HAL_TIM_IRQHandler+0xb4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80082c6:	68da      	ldr	r2, [r3, #12]
 80082c8:	0212      	lsls	r2, r2, #8
 80082ca:	d44a      	bmi.n	8008362 <HAL_TIM_IRQHandler+0x14a>
}
 80082cc:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80082ce:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80082d2:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80082d4:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80082d6:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80082d8:	69db      	ldr	r3, [r3, #28]
 80082da:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80082de:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80082e0:	f040 8090 	bne.w	8008404 <HAL_TIM_IRQHandler+0x1ec>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082e4:	f7ff ff90 	bl	8008208 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082e8:	4620      	mov	r0, r4
 80082ea:	f7ff ff91 	bl	8008210 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082ee:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80082f0:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082f2:	7722      	strb	r2, [r4, #28]
 80082f4:	e7ac      	b.n	8008250 <HAL_TIM_IRQHandler+0x38>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80082f6:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80082fa:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80082fc:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80082fe:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008300:	69db      	ldr	r3, [r3, #28]
 8008302:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8008304:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008306:	d17a      	bne.n	80083fe <HAL_TIM_IRQHandler+0x1e6>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008308:	f7ff ff7e 	bl	8008208 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800830c:	4620      	mov	r0, r4
 800830e:	f7ff ff7f 	bl	8008210 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008312:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008314:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008316:	7722      	strb	r2, [r4, #28]
 8008318:	e794      	b.n	8008244 <HAL_TIM_IRQHandler+0x2c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800831a:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800831e:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008320:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008322:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008324:	699b      	ldr	r3, [r3, #24]
 8008326:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800832a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800832c:	d164      	bne.n	80083f8 <HAL_TIM_IRQHandler+0x1e0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800832e:	f7ff ff6b 	bl	8008208 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008332:	4620      	mov	r0, r4
 8008334:	f7ff ff6c 	bl	8008210 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008338:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800833a:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800833c:	7722      	strb	r2, [r4, #28]
 800833e:	e77b      	b.n	8008238 <HAL_TIM_IRQHandler+0x20>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008340:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008344:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008346:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008348:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800834a:	699b      	ldr	r3, [r3, #24]
 800834c:	0799      	lsls	r1, r3, #30
 800834e:	d150      	bne.n	80083f2 <HAL_TIM_IRQHandler+0x1da>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008350:	f7ff ff5a 	bl	8008208 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008354:	4620      	mov	r0, r4
 8008356:	f7ff ff5b 	bl	8008210 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800835a:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800835c:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800835e:	7722      	strb	r2, [r4, #28]
 8008360:	e764      	b.n	800822c <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8008362:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008366:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8008368:	611a      	str	r2, [r3, #16]
}
 800836a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_TransitionErrorCallback(htim);
 800836e:	f000 ba11 	b.w	8008794 <HAL_TIMEx_TransitionErrorCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008372:	f06f 0201 	mvn.w	r2, #1
 8008376:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8008378:	4620      	mov	r0, r4
 800837a:	f7fb f9c5 	bl	8003708 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800837e:	6823      	ldr	r3, [r4, #0]
 8008380:	e76d      	b.n	800825e <HAL_TIM_IRQHandler+0x46>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008382:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008386:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8008388:	4620      	mov	r0, r4
 800838a:	f000 f9f9 	bl	8008780 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800838e:	6823      	ldr	r3, [r4, #0]
 8008390:	e76c      	b.n	800826c <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008392:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008396:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8008398:	4620      	mov	r0, r4
 800839a:	f000 f9f3 	bl	8008784 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800839e:	6823      	ldr	r3, [r4, #0]
 80083a0:	e76b      	b.n	800827a <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80083a2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80083a6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80083a8:	4620      	mov	r0, r4
 80083aa:	f7ff ff33 	bl	8008214 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80083ae:	6823      	ldr	r3, [r4, #0]
 80083b0:	e76a      	b.n	8008288 <HAL_TIM_IRQHandler+0x70>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80083b2:	f06f 0220 	mvn.w	r2, #32
 80083b6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80083b8:	4620      	mov	r0, r4
 80083ba:	f000 f9df 	bl	800877c <HAL_TIMEx_CommutCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80083be:	6823      	ldr	r3, [r4, #0]
 80083c0:	e769      	b.n	8008296 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80083c2:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80083c6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 80083c8:	4620      	mov	r0, r4
 80083ca:	f000 f9dd 	bl	8008788 <HAL_TIMEx_EncoderIndexCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80083ce:	6823      	ldr	r3, [r4, #0]
 80083d0:	e768      	b.n	80082a4 <HAL_TIM_IRQHandler+0x8c>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80083d2:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80083d6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 80083d8:	4620      	mov	r0, r4
 80083da:	f000 f9d7 	bl	800878c <HAL_TIMEx_DirectionChangeCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80083de:	6823      	ldr	r3, [r4, #0]
 80083e0:	e767      	b.n	80082b2 <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 80083e2:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80083e6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 80083e8:	4620      	mov	r0, r4
 80083ea:	f000 f9d1 	bl	8008790 <HAL_TIMEx_IndexErrorCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80083ee:	6823      	ldr	r3, [r4, #0]
 80083f0:	e766      	b.n	80082c0 <HAL_TIM_IRQHandler+0xa8>
          HAL_TIM_IC_CaptureCallback(htim);
 80083f2:	f7ff ff0b 	bl	800820c <HAL_TIM_IC_CaptureCallback>
 80083f6:	e7b0      	b.n	800835a <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 80083f8:	f7ff ff08 	bl	800820c <HAL_TIM_IC_CaptureCallback>
 80083fc:	e79c      	b.n	8008338 <HAL_TIM_IRQHandler+0x120>
        HAL_TIM_IC_CaptureCallback(htim);
 80083fe:	f7ff ff05 	bl	800820c <HAL_TIM_IC_CaptureCallback>
 8008402:	e786      	b.n	8008312 <HAL_TIM_IRQHandler+0xfa>
        HAL_TIM_IC_CaptureCallback(htim);
 8008404:	f7ff ff02 	bl	800820c <HAL_TIM_IC_CaptureCallback>
 8008408:	e771      	b.n	80082ee <HAL_TIM_IRQHandler+0xd6>
 800840a:	bf00      	nop

0800840c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800840c:	6a03      	ldr	r3, [r0, #32]
 800840e:	f023 0310 	bic.w	r3, r3, #16
 8008412:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8008414:	6a03      	ldr	r3, [r0, #32]
{
 8008416:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 8008418:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800841a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800841c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800841e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008422:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008426:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800842a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 800842c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008430:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008434:	4d1c      	ldr	r5, [pc, #112]	; (80084a8 <TIM_OC2_SetConfig+0x9c>)
 8008436:	42a8      	cmp	r0, r5
 8008438:	d017      	beq.n	800846a <TIM_OC2_SetConfig+0x5e>
 800843a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800843e:	42a8      	cmp	r0, r5
 8008440:	d013      	beq.n	800846a <TIM_OC2_SetConfig+0x5e>
 8008442:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8008446:	42a8      	cmp	r0, r5
 8008448:	d025      	beq.n	8008496 <TIM_OC2_SetConfig+0x8a>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800844a:	4d18      	ldr	r5, [pc, #96]	; (80084ac <TIM_OC2_SetConfig+0xa0>)
 800844c:	42a8      	cmp	r0, r5
 800844e:	d013      	beq.n	8008478 <TIM_OC2_SetConfig+0x6c>
 8008450:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008454:	42a8      	cmp	r0, r5
 8008456:	d00f      	beq.n	8008478 <TIM_OC2_SetConfig+0x6c>
 8008458:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800845c:	42a8      	cmp	r0, r5
 800845e:	d00b      	beq.n	8008478 <TIM_OC2_SetConfig+0x6c>
 8008460:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008464:	42a8      	cmp	r0, r5
 8008466:	d10f      	bne.n	8008488 <TIM_OC2_SetConfig+0x7c>
 8008468:	e006      	b.n	8008478 <TIM_OC2_SetConfig+0x6c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800846a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800846c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008470:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8008474:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008478:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800847c:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008480:	ea46 0c05 	orr.w	ip, r6, r5
 8008484:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8008488:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800848a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800848c:	6182      	str	r2, [r0, #24]
}
 800848e:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 8008490:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8008492:	6203      	str	r3, [r0, #32]
}
 8008494:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008496:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8008498:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800849c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80084a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084a4:	e7d1      	b.n	800844a <TIM_OC2_SetConfig+0x3e>
 80084a6:	bf00      	nop
 80084a8:	40012c00 	.word	0x40012c00
 80084ac:	40014000 	.word	0x40014000

080084b0 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 80084b0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80084b4:	2b01      	cmp	r3, #1
 80084b6:	f000 80ff 	beq.w	80086b8 <HAL_TIM_PWM_ConfigChannel+0x208>
 80084ba:	2301      	movs	r3, #1
{
 80084bc:	b570      	push	{r4, r5, r6, lr}
 80084be:	4604      	mov	r4, r0
 80084c0:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 80084c2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80084c6:	2a14      	cmp	r2, #20
 80084c8:	d80c      	bhi.n	80084e4 <HAL_TIM_PWM_ConfigChannel+0x34>
 80084ca:	e8df f002 	tbb	[pc, r2]
 80084ce:	0b59      	.short	0x0b59
 80084d0:	0b6e0b0b 	.word	0x0b6e0b0b
 80084d4:	0b840b0b 	.word	0x0b840b0b
 80084d8:	0b990b0b 	.word	0x0b990b0b
 80084dc:	0baf0b0b 	.word	0x0baf0b0b
 80084e0:	0b0b      	.short	0x0b0b
 80084e2:	11          	.byte	0x11
 80084e3:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 80084e4:	2300      	movs	r3, #0
  switch (Channel)
 80084e6:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 80084e8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80084ec:	4610      	mov	r0, r2
 80084ee:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80084f0:	6803      	ldr	r3, [r0, #0]
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80084f2:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80084f4:	6a1a      	ldr	r2, [r3, #32]
 80084f6:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80084fa:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80084fc:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80084fe:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8008500:	6d19      	ldr	r1, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008502:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8008506:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800850a:	ea41 2106 	orr.w	r1, r1, r6, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800850e:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008510:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008514:	ea42 5206 	orr.w	r2, r2, r6, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008518:	4e69      	ldr	r6, [pc, #420]	; (80086c0 <HAL_TIM_PWM_ConfigChannel+0x210>)
 800851a:	42b3      	cmp	r3, r6
 800851c:	d013      	beq.n	8008546 <HAL_TIM_PWM_ConfigChannel+0x96>
 800851e:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8008522:	42b3      	cmp	r3, r6
 8008524:	d00f      	beq.n	8008546 <HAL_TIM_PWM_ConfigChannel+0x96>
 8008526:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 800852a:	42b3      	cmp	r3, r6
 800852c:	d00b      	beq.n	8008546 <HAL_TIM_PWM_ConfigChannel+0x96>
 800852e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008532:	42b3      	cmp	r3, r6
 8008534:	d007      	beq.n	8008546 <HAL_TIM_PWM_ConfigChannel+0x96>
 8008536:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800853a:	42b3      	cmp	r3, r6
 800853c:	d003      	beq.n	8008546 <HAL_TIM_PWM_ConfigChannel+0x96>
 800853e:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8008542:	42b3      	cmp	r3, r6
 8008544:	d104      	bne.n	8008550 <HAL_TIM_PWM_ConfigChannel+0xa0>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008546:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008548:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800854c:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008550:	6058      	str	r0, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008552:	6519      	str	r1, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008554:	6869      	ldr	r1, [r5, #4]
 8008556:	64d9      	str	r1, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008558:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800855a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800855c:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800855e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008562:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008564:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8008566:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800856a:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800856c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800856e:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8008572:	6519      	str	r1, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8008574:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008576:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 8008578:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800857c:	4610      	mov	r0, r2
 800857e:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008580:	6800      	ldr	r0, [r0, #0]
 8008582:	f7ff fb37 	bl	8007bf4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008586:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008588:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800858a:	f043 0308 	orr.w	r3, r3, #8
 800858e:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008590:	6983      	ldr	r3, [r0, #24]
 8008592:	f023 0304 	bic.w	r3, r3, #4
 8008596:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008598:	6983      	ldr	r3, [r0, #24]
 800859a:	430b      	orrs	r3, r1
 800859c:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 800859e:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 80085a0:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 80085a2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80085a6:	4610      	mov	r0, r2
 80085a8:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80085aa:	6800      	ldr	r0, [r0, #0]
 80085ac:	f7ff ff2e 	bl	800840c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80085b0:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80085b2:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80085b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80085b8:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80085ba:	6983      	ldr	r3, [r0, #24]
 80085bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80085c0:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80085c2:	6983      	ldr	r3, [r0, #24]
 80085c4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80085c8:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 80085ca:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 80085cc:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 80085ce:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80085d2:	4610      	mov	r0, r2
 80085d4:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80085d6:	6800      	ldr	r0, [r0, #0]
 80085d8:	f7ff fb4c 	bl	8007c74 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80085dc:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80085de:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80085e0:	f043 0308 	orr.w	r3, r3, #8
 80085e4:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80085e6:	69c3      	ldr	r3, [r0, #28]
 80085e8:	f023 0304 	bic.w	r3, r3, #4
 80085ec:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80085ee:	69c3      	ldr	r3, [r0, #28]
 80085f0:	430b      	orrs	r3, r1
 80085f2:	61c3      	str	r3, [r0, #28]
  __HAL_UNLOCK(htim);
 80085f4:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 80085f6:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 80085f8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80085fc:	4610      	mov	r0, r2
 80085fe:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008600:	6800      	ldr	r0, [r0, #0]
 8008602:	f7ff fb87 	bl	8007d14 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008606:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008608:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800860a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800860e:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008610:	69c3      	ldr	r3, [r0, #28]
 8008612:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008616:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008618:	69c3      	ldr	r3, [r0, #28]
 800861a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800861e:	61c3      	str	r3, [r0, #28]
  __HAL_UNLOCK(htim);
 8008620:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008622:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 8008624:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8008628:	4610      	mov	r0, r2
 800862a:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800862c:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 800862e:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008630:	6a1a      	ldr	r2, [r3, #32]
 8008632:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008636:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8008638:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800863a:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800863c:	6d19      	ldr	r1, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800863e:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8008642:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8008646:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008648:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 800864a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800864e:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008652:	4e1b      	ldr	r6, [pc, #108]	; (80086c0 <HAL_TIM_PWM_ConfigChannel+0x210>)
 8008654:	42b3      	cmp	r3, r6
 8008656:	d013      	beq.n	8008680 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8008658:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800865c:	42b3      	cmp	r3, r6
 800865e:	d00f      	beq.n	8008680 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8008660:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8008664:	42b3      	cmp	r3, r6
 8008666:	d00b      	beq.n	8008680 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8008668:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800866c:	42b3      	cmp	r3, r6
 800866e:	d007      	beq.n	8008680 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8008670:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008674:	42b3      	cmp	r3, r6
 8008676:	d003      	beq.n	8008680 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8008678:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800867c:	42b3      	cmp	r3, r6
 800867e:	d104      	bne.n	800868a <HAL_TIM_PWM_ConfigChannel+0x1da>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008680:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008682:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008686:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 800868a:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800868c:	6519      	str	r1, [r3, #80]	; 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 800868e:	6869      	ldr	r1, [r5, #4]
 8008690:	6499      	str	r1, [r3, #72]	; 0x48
  TIMx->CCER = tmpccer;
 8008692:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008694:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008696:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008698:	f042 0208 	orr.w	r2, r2, #8
 800869c:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800869e:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80086a0:	f021 0104 	bic.w	r1, r1, #4
 80086a4:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80086a6:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80086a8:	4301      	orrs	r1, r0
 80086aa:	6519      	str	r1, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 80086ac:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 80086ae:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 80086b0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80086b4:	4610      	mov	r0, r2
 80086b6:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 80086b8:	2202      	movs	r2, #2
}
 80086ba:	4610      	mov	r0, r2
 80086bc:	4770      	bx	lr
 80086be:	bf00      	nop
 80086c0:	40012c00 	.word	0x40012c00

080086c4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80086c4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80086c8:	2b01      	cmp	r3, #1
 80086ca:	d051      	beq.n	8008770 <HAL_TIMEx_MasterConfigSynchronization+0xac>
{
 80086cc:	b430      	push	{r4, r5}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80086ce:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80086d0:	4d28      	ldr	r5, [pc, #160]	; (8008774 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
  htim->State = HAL_TIM_STATE_BUSY;
 80086d2:	2302      	movs	r3, #2
 80086d4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80086d8:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 80086da:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 80086dc:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80086de:	d03b      	beq.n	8008758 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 80086e0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80086e4:	42aa      	cmp	r2, r5
 80086e6:	d032      	beq.n	800874e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 80086e8:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 80086ec:	42aa      	cmp	r2, r5
 80086ee:	d02e      	beq.n	800874e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80086f0:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80086f2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80086f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80086fa:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086fc:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8008700:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008702:	d016      	beq.n	8008732 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8008704:	4b1c      	ldr	r3, [pc, #112]	; (8008778 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8008706:	429a      	cmp	r2, r3
 8008708:	d013      	beq.n	8008732 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800870a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800870e:	429a      	cmp	r2, r3
 8008710:	d00f      	beq.n	8008732 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8008712:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008716:	429a      	cmp	r2, r3
 8008718:	d00b      	beq.n	8008732 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800871a:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 800871e:	429a      	cmp	r2, r3
 8008720:	d007      	beq.n	8008732 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8008722:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8008726:	429a      	cmp	r2, r3
 8008728:	d003      	beq.n	8008732 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800872a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800872e:	429a      	cmp	r2, r3
 8008730:	d104      	bne.n	800873c <HAL_TIMEx_MasterConfigSynchronization+0x78>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008732:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008734:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008738:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800873a:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800873c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800873e:	2201      	movs	r2, #1
 8008740:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8008744:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8008748:	bc30      	pop	{r4, r5}
  return HAL_OK;
 800874a:	4618      	mov	r0, r3
}
 800874c:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800874e:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008750:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008754:	432b      	orrs	r3, r5
 8008756:	e7cb      	b.n	80086f0 <HAL_TIMEx_MasterConfigSynchronization+0x2c>
 8008758:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800875a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800875e:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8008760:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008764:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8008766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800876a:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 800876c:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800876e:	e7e0      	b.n	8008732 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  __HAL_LOCK(htim);
 8008770:	2002      	movs	r0, #2
}
 8008772:	4770      	bx	lr
 8008774:	40012c00 	.word	0x40012c00
 8008778:	40000400 	.word	0x40000400

0800877c <HAL_TIMEx_CommutCallback>:
 800877c:	4770      	bx	lr
 800877e:	bf00      	nop

08008780 <HAL_TIMEx_BreakCallback>:
 8008780:	4770      	bx	lr
 8008782:	bf00      	nop

08008784 <HAL_TIMEx_Break2Callback>:
 8008784:	4770      	bx	lr
 8008786:	bf00      	nop

08008788 <HAL_TIMEx_EncoderIndexCallback>:
 8008788:	4770      	bx	lr
 800878a:	bf00      	nop

0800878c <HAL_TIMEx_DirectionChangeCallback>:
 800878c:	4770      	bx	lr
 800878e:	bf00      	nop

08008790 <HAL_TIMEx_IndexErrorCallback>:
 8008790:	4770      	bx	lr
 8008792:	bf00      	nop

08008794 <HAL_TIMEx_TransitionErrorCallback>:
 8008794:	4770      	bx	lr
 8008796:	bf00      	nop

08008798 <HAL_UART_Receive_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008798:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 800879c:	2b20      	cmp	r3, #32
 800879e:	d15f      	bne.n	8008860 <HAL_UART_Receive_IT+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80087a0:	2900      	cmp	r1, #0
 80087a2:	d05b      	beq.n	800885c <HAL_UART_Receive_IT+0xc4>
 80087a4:	2a00      	cmp	r2, #0
 80087a6:	d059      	beq.n	800885c <HAL_UART_Receive_IT+0xc4>
    {
      return HAL_ERROR;
    }

    __HAL_LOCK(huart);
 80087a8:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	d057      	beq.n	8008860 <HAL_UART_Receive_IT+0xc8>
{
 80087b0:	b430      	push	{r4, r5}

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80087b2:	6803      	ldr	r3, [r0, #0]
 80087b4:	4c59      	ldr	r4, [pc, #356]	; (800891c <HAL_UART_Receive_IT+0x184>)
    __HAL_LOCK(huart);
 80087b6:	2501      	movs	r5, #1
 80087b8:	f880 5080 	strb.w	r5, [r0, #128]	; 0x80
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80087bc:	42a3      	cmp	r3, r4
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087be:	f04f 0500 	mov.w	r5, #0
 80087c2:	66c5      	str	r5, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80087c4:	d00a      	beq.n	80087dc <HAL_UART_Receive_IT+0x44>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80087c6:	685c      	ldr	r4, [r3, #4]
 80087c8:	0224      	lsls	r4, r4, #8
 80087ca:	d507      	bpl.n	80087dc <HAL_UART_Receive_IT+0x44>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087cc:	e853 4f00 	ldrex	r4, [r3]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80087d0:	f044 6480 	orr.w	r4, r4, #67108864	; 0x4000000
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087d4:	e843 4500 	strex	r5, r4, [r3]
 80087d8:	2d00      	cmp	r5, #0
 80087da:	d1f7      	bne.n	80087cc <HAL_UART_Receive_IT+0x34>
  huart->RxXferSize  = Size;
  huart->RxXferCount = Size;
  huart->RxISR       = NULL;

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80087dc:	6885      	ldr	r5, [r0, #8]
  huart->pRxBuffPtr  = pData;
 80087de:	6581      	str	r1, [r0, #88]	; 0x58
  huart->RxISR       = NULL;
 80087e0:	2400      	movs	r4, #0
  UART_MASK_COMPUTATION(huart);
 80087e2:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
  huart->RxXferSize  = Size;
 80087e6:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->RxXferCount = Size;
 80087ea:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
  huart->RxISR       = NULL;
 80087ee:	6704      	str	r4, [r0, #112]	; 0x70
  UART_MASK_COMPUTATION(huart);
 80087f0:	d04f      	beq.n	8008892 <HAL_UART_Receive_IT+0xfa>
 80087f2:	2d00      	cmp	r5, #0
 80087f4:	d177      	bne.n	80088e6 <HAL_UART_Receive_IT+0x14e>
 80087f6:	6901      	ldr	r1, [r0, #16]
 80087f8:	2900      	cmp	r1, #0
 80087fa:	bf14      	ite	ne
 80087fc:	247f      	movne	r4, #127	; 0x7f
 80087fe:	24ff      	moveq	r4, #255	; 0xff

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008800:	2100      	movs	r1, #0
 8008802:	f8c0 108c 	str.w	r1, [r0, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008806:	2122      	movs	r1, #34	; 0x22
  UART_MASK_COMPUTATION(huart);
 8008808:	f8a0 4060 	strh.w	r4, [r0, #96]	; 0x60
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800880c:	f8c0 1088 	str.w	r1, [r0, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008810:	f103 0108 	add.w	r1, r3, #8
 8008814:	e851 1f00 	ldrex	r1, [r1]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008818:	f041 0101 	orr.w	r1, r1, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800881c:	f103 0508 	add.w	r5, r3, #8
 8008820:	e845 1400 	strex	r4, r1, [r5]
 8008824:	2c00      	cmp	r4, #0
 8008826:	d1f3      	bne.n	8008810 <HAL_UART_Receive_IT+0x78>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008828:	6e41      	ldr	r1, [r0, #100]	; 0x64
 800882a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800882e:	d037      	beq.n	80088a0 <HAL_UART_Receive_IT+0x108>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008830:	6882      	ldr	r2, [r0, #8]
 8008832:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8008836:	6902      	ldr	r2, [r0, #16]
 8008838:	d014      	beq.n	8008864 <HAL_UART_Receive_IT+0xcc>
    {
      huart->RxISR = UART_RxISR_16BIT;
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800883a:	4c39      	ldr	r4, [pc, #228]	; (8008920 <HAL_UART_Receive_IT+0x188>)
 800883c:	6704      	str	r4, [r0, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800883e:	2100      	movs	r1, #0
 8008840:	f880 1080 	strb.w	r1, [r0, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008844:	b1a2      	cbz	r2, 8008870 <HAL_UART_Receive_IT+0xd8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008846:	e853 2f00 	ldrex	r2, [r3]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800884a:	f442 7290 	orr.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800884e:	e843 2100 	strex	r1, r2, [r3]
 8008852:	2900      	cmp	r1, #0
 8008854:	d1f7      	bne.n	8008846 <HAL_UART_Receive_IT+0xae>
    return (UART_Start_Receive_IT(huart, pData, Size));
 8008856:	2000      	movs	r0, #0
}
 8008858:	bc30      	pop	{r4, r5}
 800885a:	4770      	bx	lr
      return HAL_ERROR;
 800885c:	2001      	movs	r0, #1
 800885e:	4770      	bx	lr
    return HAL_BUSY;
 8008860:	2002      	movs	r0, #2
}
 8008862:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008864:	2a00      	cmp	r2, #0
 8008866:	d147      	bne.n	80088f8 <HAL_UART_Receive_IT+0x160>
 8008868:	492e      	ldr	r1, [pc, #184]	; (8008924 <HAL_UART_Receive_IT+0x18c>)
 800886a:	6701      	str	r1, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 800886c:	f880 2080 	strb.w	r2, [r0, #128]	; 0x80
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008870:	e853 2f00 	ldrex	r2, [r3]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008874:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008878:	e843 2100 	strex	r1, r2, [r3]
 800887c:	2900      	cmp	r1, #0
 800887e:	d0ea      	beq.n	8008856 <HAL_UART_Receive_IT+0xbe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008880:	e853 2f00 	ldrex	r2, [r3]
 8008884:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008888:	e843 2100 	strex	r1, r2, [r3]
 800888c:	2900      	cmp	r1, #0
 800888e:	d1ef      	bne.n	8008870 <HAL_UART_Receive_IT+0xd8>
 8008890:	e7e1      	b.n	8008856 <HAL_UART_Receive_IT+0xbe>
  UART_MASK_COMPUTATION(huart);
 8008892:	6901      	ldr	r1, [r0, #16]
 8008894:	2900      	cmp	r1, #0
 8008896:	f240 14ff 	movw	r4, #511	; 0x1ff
 800889a:	bf18      	it	ne
 800889c:	24ff      	movne	r4, #255	; 0xff
 800889e:	e7af      	b.n	8008800 <HAL_UART_Receive_IT+0x68>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80088a0:	f8b0 1068 	ldrh.w	r1, [r0, #104]	; 0x68
 80088a4:	4291      	cmp	r1, r2
 80088a6:	d8c3      	bhi.n	8008830 <HAL_UART_Receive_IT+0x98>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088a8:	6882      	ldr	r2, [r0, #8]
 80088aa:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80088ae:	6902      	ldr	r2, [r0, #16]
 80088b0:	d028      	beq.n	8008904 <HAL_UART_Receive_IT+0x16c>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80088b2:	491d      	ldr	r1, [pc, #116]	; (8008928 <HAL_UART_Receive_IT+0x190>)
 80088b4:	6701      	str	r1, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 80088b6:	f880 4080 	strb.w	r4, [r0, #128]	; 0x80
    if (huart->Init.Parity != UART_PARITY_NONE)
 80088ba:	b13a      	cbz	r2, 80088cc <HAL_UART_Receive_IT+0x134>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088bc:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088c4:	e843 2100 	strex	r1, r2, [r3]
 80088c8:	2900      	cmp	r1, #0
 80088ca:	d1f7      	bne.n	80088bc <HAL_UART_Receive_IT+0x124>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088cc:	f103 0208 	add.w	r2, r3, #8
 80088d0:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80088d4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088d8:	f103 0008 	add.w	r0, r3, #8
 80088dc:	e840 2100 	strex	r1, r2, [r0]
 80088e0:	2900      	cmp	r1, #0
 80088e2:	d1f3      	bne.n	80088cc <HAL_UART_Receive_IT+0x134>
 80088e4:	e7b7      	b.n	8008856 <HAL_UART_Receive_IT+0xbe>
  UART_MASK_COMPUTATION(huart);
 80088e6:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
 80088ea:	d189      	bne.n	8008800 <HAL_UART_Receive_IT+0x68>
 80088ec:	6901      	ldr	r1, [r0, #16]
 80088ee:	2900      	cmp	r1, #0
 80088f0:	bf0c      	ite	eq
 80088f2:	247f      	moveq	r4, #127	; 0x7f
 80088f4:	243f      	movne	r4, #63	; 0x3f
 80088f6:	e783      	b.n	8008800 <HAL_UART_Receive_IT+0x68>
      huart->RxISR = UART_RxISR_8BIT;
 80088f8:	4909      	ldr	r1, [pc, #36]	; (8008920 <HAL_UART_Receive_IT+0x188>)
 80088fa:	6701      	str	r1, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 80088fc:	2200      	movs	r2, #0
 80088fe:	f880 2080 	strb.w	r2, [r0, #128]	; 0x80
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008902:	e7a0      	b.n	8008846 <HAL_UART_Receive_IT+0xae>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008904:	b922      	cbnz	r2, 8008910 <HAL_UART_Receive_IT+0x178>
 8008906:	4909      	ldr	r1, [pc, #36]	; (800892c <HAL_UART_Receive_IT+0x194>)
 8008908:	6701      	str	r1, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 800890a:	f880 2080 	strb.w	r2, [r0, #128]	; 0x80
    if (huart->Init.Parity != UART_PARITY_NONE)
 800890e:	e7dd      	b.n	80088cc <HAL_UART_Receive_IT+0x134>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008910:	4a05      	ldr	r2, [pc, #20]	; (8008928 <HAL_UART_Receive_IT+0x190>)
 8008912:	6702      	str	r2, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 8008914:	f880 4080 	strb.w	r4, [r0, #128]	; 0x80
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008918:	e7d0      	b.n	80088bc <HAL_UART_Receive_IT+0x124>
 800891a:	bf00      	nop
 800891c:	40008000 	.word	0x40008000
 8008920:	08008f4d 	.word	0x08008f4d
 8008924:	08008f01 	.word	0x08008f01
 8008928:	08008f8d 	.word	0x08008f8d
 800892c:	08009139 	.word	0x08009139

08008930 <HAL_UART_Transmit_DMA>:
{
 8008930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 8008932:	f8d0 6084 	ldr.w	r6, [r0, #132]	; 0x84
 8008936:	2e20      	cmp	r6, #32
 8008938:	d141      	bne.n	80089be <HAL_UART_Transmit_DMA+0x8e>
    if ((pData == NULL) || (Size == 0U))
 800893a:	2900      	cmp	r1, #0
 800893c:	d03d      	beq.n	80089ba <HAL_UART_Transmit_DMA+0x8a>
 800893e:	2a00      	cmp	r2, #0
 8008940:	d03b      	beq.n	80089ba <HAL_UART_Transmit_DMA+0x8a>
 8008942:	4604      	mov	r4, r0
    __HAL_LOCK(huart);
 8008944:	f890 0080 	ldrb.w	r0, [r0, #128]	; 0x80
 8008948:	2801      	cmp	r0, #1
 800894a:	d038      	beq.n	80089be <HAL_UART_Transmit_DMA+0x8e>
    if (huart->hdmatx != NULL)
 800894c:	6fa0      	ldr	r0, [r4, #120]	; 0x78
    huart->TxXferCount = Size;
 800894e:	f8a4 2056 	strh.w	r2, [r4, #86]	; 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008952:	2700      	movs	r7, #0
    __HAL_LOCK(huart);
 8008954:	2501      	movs	r5, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008956:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008958:	f8c4 708c 	str.w	r7, [r4, #140]	; 0x8c
    huart->pTxBuffPtr  = pData;
 800895c:	6521      	str	r1, [r4, #80]	; 0x50
    huart->TxXferSize  = Size;
 800895e:	f8a4 2054 	strh.w	r2, [r4, #84]	; 0x54
    __HAL_LOCK(huart);
 8008962:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008966:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    if (huart->hdmatx != NULL)
 800896a:	b190      	cbz	r0, 8008992 <HAL_UART_Transmit_DMA+0x62>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800896c:	f8df c064 	ldr.w	ip, [pc, #100]	; 80089d4 <HAL_UART_Transmit_DMA+0xa4>
      huart->hdmatx->XferAbortCallback = NULL;
 8008970:	6387      	str	r7, [r0, #56]	; 0x38
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008972:	4613      	mov	r3, r2
 8008974:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008976:	f8c0 c02c 	str.w	ip, [r0, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800897a:	f8df c05c 	ldr.w	ip, [pc, #92]	; 80089d8 <HAL_UART_Transmit_DMA+0xa8>
 800897e:	f8c0 c030 	str.w	ip, [r0, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008982:	f8df c058 	ldr.w	ip, [pc, #88]	; 80089dc <HAL_UART_Transmit_DMA+0xac>
 8008986:	f8c0 c034 	str.w	ip, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800898a:	3228      	adds	r2, #40	; 0x28
 800898c:	f7fd fa34 	bl	8005df8 <HAL_DMA_Start_IT>
 8008990:	b9b8      	cbnz	r0, 80089c2 <HAL_UART_Transmit_DMA+0x92>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008992:	6822      	ldr	r2, [r4, #0]
 8008994:	2140      	movs	r1, #64	; 0x40
    __HAL_UNLOCK(huart);
 8008996:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008998:	6211      	str	r1, [r2, #32]
    __HAL_UNLOCK(huart);
 800899a:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800899e:	f102 0308 	add.w	r3, r2, #8
 80089a2:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80089a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089aa:	f102 0008 	add.w	r0, r2, #8
 80089ae:	e840 3100 	strex	r1, r3, [r0]
 80089b2:	2900      	cmp	r1, #0
 80089b4:	d1f3      	bne.n	800899e <HAL_UART_Transmit_DMA+0x6e>
    return HAL_OK;
 80089b6:	2000      	movs	r0, #0
}
 80089b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 80089ba:	2001      	movs	r0, #1
}
 80089bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 80089be:	2002      	movs	r0, #2
}
 80089c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80089c2:	2310      	movs	r3, #16
        __HAL_UNLOCK(huart);
 80089c4:	f884 7080 	strb.w	r7, [r4, #128]	; 0x80
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80089c8:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        return HAL_ERROR;
 80089cc:	4628      	mov	r0, r5
        huart->gState = HAL_UART_STATE_READY;
 80089ce:	f8c4 6084 	str.w	r6, [r4, #132]	; 0x84
}
 80089d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089d4:	080089e1 	.word	0x080089e1
 80089d8:	08008a29 	.word	0x08008a29
 80089dc:	08008a3d 	.word	0x08008a3d

080089e0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80089e0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80089e2:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80089e4:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f013 0320 	ands.w	r3, r3, #32
 80089ec:	d117      	bne.n	8008a1e <UART_DMATransmitCplt+0x3e>
  {
    huart->TxXferCount = 0U;
 80089ee:	6802      	ldr	r2, [r0, #0]
 80089f0:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f4:	f102 0308 	add.w	r3, r2, #8
 80089f8:	e853 3f00 	ldrex	r3, [r3]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80089fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a00:	f102 0008 	add.w	r0, r2, #8
 8008a04:	e840 3100 	strex	r1, r3, [r0]
 8008a08:	2900      	cmp	r1, #0
 8008a0a:	d1f3      	bne.n	80089f4 <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a0c:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008a10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a14:	e842 3100 	strex	r1, r3, [r2]
 8008a18:	2900      	cmp	r1, #0
 8008a1a:	d1f7      	bne.n	8008a0c <UART_DMATransmitCplt+0x2c>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008a1c:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8008a1e:	f7fb fa59 	bl	8003ed4 <HAL_UART_TxCpltCallback>
}
 8008a22:	bd08      	pop	{r3, pc}

08008a24 <HAL_UART_TxHalfCpltCallback>:
 8008a24:	4770      	bx	lr
 8008a26:	bf00      	nop

08008a28 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008a28:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008a2a:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8008a2c:	f7ff fffa 	bl	8008a24 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a30:	bd08      	pop	{r3, pc}
 8008a32:	bf00      	nop

08008a34 <HAL_UART_RxHalfCpltCallback>:
 8008a34:	4770      	bx	lr
 8008a36:	bf00      	nop

08008a38 <HAL_UART_ErrorCallback>:
 8008a38:	4770      	bx	lr
 8008a3a:	bf00      	nop

08008a3c <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008a3c:	6a80      	ldr	r0, [r0, #40]	; 0x28

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008a3e:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008a40:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
{
 8008a44:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008a46:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008a4a:	689a      	ldr	r2, [r3, #8]
 8008a4c:	0612      	lsls	r2, r2, #24
 8008a4e:	d501      	bpl.n	8008a54 <UART_DMAError+0x18>
 8008a50:	2921      	cmp	r1, #33	; 0x21
 8008a52:	d00d      	beq.n	8008a70 <UART_DMAError+0x34>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008a54:	689a      	ldr	r2, [r3, #8]
 8008a56:	0652      	lsls	r2, r2, #25
 8008a58:	d501      	bpl.n	8008a5e <UART_DMAError+0x22>
 8008a5a:	2c22      	cmp	r4, #34	; 0x22
 8008a5c:	d023      	beq.n	8008aa6 <UART_DMAError+0x6a>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008a5e:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 8008a62:	f043 0310 	orr.w	r3, r3, #16
 8008a66:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008a6a:	f7ff ffe5 	bl	8008a38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a6e:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 8008a70:	2200      	movs	r2, #0
 8008a72:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a76:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008a7a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a7e:	e843 2100 	strex	r1, r2, [r3]
 8008a82:	2900      	cmp	r1, #0
 8008a84:	d1f7      	bne.n	8008a76 <UART_DMAError+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a86:	f103 0208 	add.w	r2, r3, #8
 8008a8a:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008a8e:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a92:	f103 0c08 	add.w	ip, r3, #8
 8008a96:	e84c 2100 	strex	r1, r2, [ip]
 8008a9a:	2900      	cmp	r1, #0
 8008a9c:	d1f3      	bne.n	8008a86 <UART_DMAError+0x4a>
  huart->gState = HAL_UART_STATE_READY;
 8008a9e:	2220      	movs	r2, #32
 8008aa0:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
}
 8008aa4:	e7d6      	b.n	8008a54 <UART_DMAError+0x18>
    huart->RxXferCount = 0U;
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aac:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ab0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ab4:	e843 2100 	strex	r1, r2, [r3]
 8008ab8:	2900      	cmp	r1, #0
 8008aba:	d1f7      	bne.n	8008aac <UART_DMAError+0x70>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008abc:	4c13      	ldr	r4, [pc, #76]	; (8008b0c <UART_DMAError+0xd0>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008abe:	f103 0208 	add.w	r2, r3, #8
 8008ac2:	e852 2f00 	ldrex	r2, [r2]
 8008ac6:	4022      	ands	r2, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ac8:	f103 0c08 	add.w	ip, r3, #8
 8008acc:	e84c 2100 	strex	r1, r2, [ip]
 8008ad0:	2900      	cmp	r1, #0
 8008ad2:	d1f4      	bne.n	8008abe <UART_DMAError+0x82>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ad4:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8008ad6:	2a01      	cmp	r2, #1
 8008ad8:	d006      	beq.n	8008ae8 <UART_DMAError+0xac>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ada:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8008adc:	2220      	movs	r2, #32
 8008ade:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  huart->RxISR = NULL;
 8008ae2:	6703      	str	r3, [r0, #112]	; 0x70
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ae4:	66c3      	str	r3, [r0, #108]	; 0x6c
}
 8008ae6:	e7ba      	b.n	8008a5e <UART_DMAError+0x22>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae8:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008aec:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008af0:	e843 2100 	strex	r1, r2, [r3]
 8008af4:	2900      	cmp	r1, #0
 8008af6:	d0f0      	beq.n	8008ada <UART_DMAError+0x9e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008af8:	e853 2f00 	ldrex	r2, [r3]
 8008afc:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b00:	e843 2100 	strex	r1, r2, [r3]
 8008b04:	2900      	cmp	r1, #0
 8008b06:	d1ef      	bne.n	8008ae8 <UART_DMAError+0xac>
 8008b08:	e7e7      	b.n	8008ada <UART_DMAError+0x9e>
 8008b0a:	bf00      	nop
 8008b0c:	effffffe 	.word	0xeffffffe

08008b10 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008b10:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008b12:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8008b14:	2300      	movs	r3, #0
 8008b16:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008b1a:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008b1e:	f7ff ff8b 	bl	8008a38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b22:	bd08      	pop	{r3, pc}

08008b24 <HAL_UARTEx_RxEventCallback>:
}
 8008b24:	4770      	bx	lr
 8008b26:	bf00      	nop

08008b28 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008b28:	6803      	ldr	r3, [r0, #0]
 8008b2a:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008b2c:	6819      	ldr	r1, [r3, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008b2e:	f640 0c0f 	movw	ip, #2063	; 0x80f
  if (errorflags == 0U)
 8008b32:	ea12 0f0c 	tst.w	r2, ip
{
 8008b36:	b570      	push	{r4, r5, r6, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008b38:	689d      	ldr	r5, [r3, #8]
{
 8008b3a:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8008b3c:	f000 80eb 	beq.w	8008d16 <HAL_UART_IRQHandler+0x1ee>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008b40:	489a      	ldr	r0, [pc, #616]	; (8008dac <HAL_UART_IRQHandler+0x284>)
 8008b42:	ea05 0c00 	and.w	ip, r5, r0
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008b46:	489a      	ldr	r0, [pc, #616]	; (8008db0 <HAL_UART_IRQHandler+0x288>)
 8008b48:	4008      	ands	r0, r1
 8008b4a:	ea50 000c 	orrs.w	r0, r0, ip
 8008b4e:	d155      	bne.n	8008bfc <HAL_UART_IRQHandler+0xd4>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b50:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8008b52:	2801      	cmp	r0, #1
 8008b54:	d022      	beq.n	8008b9c <HAL_UART_IRQHandler+0x74>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008b56:	02d6      	lsls	r6, r2, #11
 8008b58:	d502      	bpl.n	8008b60 <HAL_UART_IRQHandler+0x38>
 8008b5a:	0268      	lsls	r0, r5, #9
 8008b5c:	f100 8104 	bmi.w	8008d68 <HAL_UART_IRQHandler+0x240>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008b60:	0616      	lsls	r6, r2, #24
 8008b62:	d506      	bpl.n	8008b72 <HAL_UART_IRQHandler+0x4a>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008b64:	f405 0500 	and.w	r5, r5, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008b68:	f001 0080 	and.w	r0, r1, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008b6c:	4328      	orrs	r0, r5
 8008b6e:	f040 80f3 	bne.w	8008d58 <HAL_UART_IRQHandler+0x230>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008b72:	0650      	lsls	r0, r2, #25
 8008b74:	d534      	bpl.n	8008be0 <HAL_UART_IRQHandler+0xb8>
 8008b76:	064e      	lsls	r6, r1, #25
 8008b78:	d532      	bpl.n	8008be0 <HAL_UART_IRQHandler+0xb8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b7a:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008b7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b82:	e843 2100 	strex	r1, r2, [r3]
 8008b86:	2900      	cmp	r1, #0
 8008b88:	d1f7      	bne.n	8008b7a <HAL_UART_IRQHandler+0x52>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b8a:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008b8c:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8008b8e:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  huart->TxISR = NULL;
 8008b92:	6763      	str	r3, [r4, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008b94:	4620      	mov	r0, r4
 8008b96:	f7fb f99d 	bl	8003ed4 <HAL_UART_TxCpltCallback>
}
 8008b9a:	bd70      	pop	{r4, r5, r6, pc}
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008b9c:	06d6      	lsls	r6, r2, #27
 8008b9e:	d5da      	bpl.n	8008b56 <HAL_UART_IRQHandler+0x2e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008ba0:	06c8      	lsls	r0, r1, #27
 8008ba2:	d5d8      	bpl.n	8008b56 <HAL_UART_IRQHandler+0x2e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008ba4:	2210      	movs	r2, #16
 8008ba6:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ba8:	689a      	ldr	r2, [r3, #8]
 8008baa:	0651      	lsls	r1, r2, #25
 8008bac:	f140 8106 	bpl.w	8008dbc <HAL_UART_IRQHandler+0x294>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008bb0:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8008bb2:	6801      	ldr	r1, [r0, #0]
 8008bb4:	684a      	ldr	r2, [r1, #4]
 8008bb6:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8008bb8:	2a00      	cmp	r2, #0
 8008bba:	d0ee      	beq.n	8008b9a <HAL_UART_IRQHandler+0x72>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008bbc:	f8b4 505c 	ldrh.w	r5, [r4, #92]	; 0x5c
 8008bc0:	4295      	cmp	r5, r2
 8008bc2:	d9ea      	bls.n	8008b9a <HAL_UART_IRQHandler+0x72>
        huart->RxXferCount = nb_remaining_rx_data;
 8008bc4:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008bc8:	680a      	ldr	r2, [r1, #0]
 8008bca:	0692      	lsls	r2, r2, #26
 8008bcc:	f140 812b 	bpl.w	8008e26 <HAL_UART_IRQHandler+0x2fe>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008bd0:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8008bd4:	1ae9      	subs	r1, r5, r3
 8008bd6:	4620      	mov	r0, r4
 8008bd8:	b289      	uxth	r1, r1
 8008bda:	f7ff ffa3 	bl	8008b24 <HAL_UARTEx_RxEventCallback>
}
 8008bde:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008be0:	0215      	lsls	r5, r2, #8
 8008be2:	d502      	bpl.n	8008bea <HAL_UART_IRQHandler+0xc2>
 8008be4:	0048      	lsls	r0, r1, #1
 8008be6:	f100 80dc 	bmi.w	8008da2 <HAL_UART_IRQHandler+0x27a>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008bea:	01d3      	lsls	r3, r2, #7
 8008bec:	d5d5      	bpl.n	8008b9a <HAL_UART_IRQHandler+0x72>
 8008bee:	2900      	cmp	r1, #0
 8008bf0:	dad3      	bge.n	8008b9a <HAL_UART_IRQHandler+0x72>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008bf2:	4620      	mov	r0, r4
}
 8008bf4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008bf8:	f000 bfdc 	b.w	8009bb4 <HAL_UARTEx_RxFifoFullCallback>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008bfc:	07d0      	lsls	r0, r2, #31
 8008bfe:	d509      	bpl.n	8008c14 <HAL_UART_IRQHandler+0xec>
 8008c00:	05ce      	lsls	r6, r1, #23
 8008c02:	d507      	bpl.n	8008c14 <HAL_UART_IRQHandler+0xec>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008c04:	2001      	movs	r0, #1
 8008c06:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c08:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008c0c:	f040 0001 	orr.w	r0, r0, #1
 8008c10:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c14:	0790      	lsls	r0, r2, #30
 8008c16:	f140 8090 	bpl.w	8008d3a <HAL_UART_IRQHandler+0x212>
 8008c1a:	07ee      	lsls	r6, r5, #31
 8008c1c:	d50a      	bpl.n	8008c34 <HAL_UART_IRQHandler+0x10c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008c1e:	2002      	movs	r0, #2
 8008c20:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008c22:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008c26:	f040 0004 	orr.w	r0, r0, #4
 8008c2a:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c2e:	0750      	lsls	r0, r2, #29
 8008c30:	f100 8089 	bmi.w	8008d46 <HAL_UART_IRQHandler+0x21e>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008c34:	0716      	lsls	r6, r2, #28
 8008c36:	d50c      	bpl.n	8008c52 <HAL_UART_IRQHandler+0x12a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008c38:	f001 0020 	and.w	r0, r1, #32
 8008c3c:	ea50 000c 	orrs.w	r0, r0, ip
 8008c40:	d007      	beq.n	8008c52 <HAL_UART_IRQHandler+0x12a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008c42:	2008      	movs	r0, #8
 8008c44:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008c46:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008c4a:	f040 0008 	orr.w	r0, r0, #8
 8008c4e:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008c52:	0510      	lsls	r0, r2, #20
 8008c54:	d50a      	bpl.n	8008c6c <HAL_UART_IRQHandler+0x144>
 8008c56:	014e      	lsls	r6, r1, #5
 8008c58:	d508      	bpl.n	8008c6c <HAL_UART_IRQHandler+0x144>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008c5a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008c5e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008c60:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008c64:	f040 0020 	orr.w	r0, r0, #32
 8008c68:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008c6c:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008c70:	2800      	cmp	r0, #0
 8008c72:	d092      	beq.n	8008b9a <HAL_UART_IRQHandler+0x72>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008c74:	0690      	lsls	r0, r2, #26
 8008c76:	d50a      	bpl.n	8008c8e <HAL_UART_IRQHandler+0x166>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008c78:	f001 0120 	and.w	r1, r1, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008c7c:	f005 5580 	and.w	r5, r5, #268435456	; 0x10000000
 8008c80:	4329      	orrs	r1, r5
 8008c82:	d004      	beq.n	8008c8e <HAL_UART_IRQHandler+0x166>
        if (huart->RxISR != NULL)
 8008c84:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8008c86:	b112      	cbz	r2, 8008c8e <HAL_UART_IRQHandler+0x166>
          huart->RxISR(huart);
 8008c88:	4620      	mov	r0, r4
 8008c8a:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008c8c:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 8008c8e:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008c92:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008c94:	f001 0128 	and.w	r1, r1, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008c98:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8008c9c:	ea52 0501 	orrs.w	r5, r2, r1
 8008ca0:	f000 80f2 	beq.w	8008e88 <HAL_UART_IRQHandler+0x360>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ca4:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ca8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cac:	e843 2100 	strex	r1, r2, [r3]
 8008cb0:	2900      	cmp	r1, #0
 8008cb2:	d1f7      	bne.n	8008ca4 <HAL_UART_IRQHandler+0x17c>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008cb4:	483f      	ldr	r0, [pc, #252]	; (8008db4 <HAL_UART_IRQHandler+0x28c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cb6:	f103 0208 	add.w	r2, r3, #8
 8008cba:	e852 2f00 	ldrex	r2, [r2]
 8008cbe:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cc0:	f103 0508 	add.w	r5, r3, #8
 8008cc4:	e845 2100 	strex	r1, r2, [r5]
 8008cc8:	2900      	cmp	r1, #0
 8008cca:	d1f4      	bne.n	8008cb6 <HAL_UART_IRQHandler+0x18e>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ccc:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8008cce:	2a01      	cmp	r2, #1
 8008cd0:	d052      	beq.n	8008d78 <HAL_UART_IRQHandler+0x250>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cd2:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8008cd4:	2120      	movs	r1, #32
 8008cd6:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cda:	66e2      	str	r2, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cdc:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 8008cde:	6722      	str	r2, [r4, #112]	; 0x70
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ce0:	064a      	lsls	r2, r1, #25
 8008ce2:	d55a      	bpl.n	8008d9a <HAL_UART_IRQHandler+0x272>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ce4:	f103 0208 	add.w	r2, r3, #8
 8008ce8:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008cec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cf0:	f103 0008 	add.w	r0, r3, #8
 8008cf4:	e840 2100 	strex	r1, r2, [r0]
 8008cf8:	2900      	cmp	r1, #0
 8008cfa:	d1f3      	bne.n	8008ce4 <HAL_UART_IRQHandler+0x1bc>
          if (huart->hdmarx != NULL)
 8008cfc:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8008cfe:	2800      	cmp	r0, #0
 8008d00:	d04b      	beq.n	8008d9a <HAL_UART_IRQHandler+0x272>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008d02:	4b2d      	ldr	r3, [pc, #180]	; (8008db8 <HAL_UART_IRQHandler+0x290>)
 8008d04:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008d06:	f7fd f90b 	bl	8005f20 <HAL_DMA_Abort_IT>
 8008d0a:	2800      	cmp	r0, #0
 8008d0c:	f43f af45 	beq.w	8008b9a <HAL_UART_IRQHandler+0x72>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008d10:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8008d12:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008d14:	e00e      	b.n	8008d34 <HAL_UART_IRQHandler+0x20c>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008d16:	0696      	lsls	r6, r2, #26
 8008d18:	f57f af1a 	bpl.w	8008b50 <HAL_UART_IRQHandler+0x28>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008d1c:	f001 0c20 	and.w	ip, r1, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008d20:	f005 5e80 	and.w	lr, r5, #268435456	; 0x10000000
 8008d24:	ea5c 0c0e 	orrs.w	ip, ip, lr
 8008d28:	f43f af12 	beq.w	8008b50 <HAL_UART_IRQHandler+0x28>
      if (huart->RxISR != NULL)
 8008d2c:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	f43f af33 	beq.w	8008b9a <HAL_UART_IRQHandler+0x72>
}
 8008d34:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008d38:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008d3a:	0756      	lsls	r6, r2, #29
 8008d3c:	f57f af7a 	bpl.w	8008c34 <HAL_UART_IRQHandler+0x10c>
 8008d40:	07e8      	lsls	r0, r5, #31
 8008d42:	f57f af77 	bpl.w	8008c34 <HAL_UART_IRQHandler+0x10c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008d46:	2004      	movs	r0, #4
 8008d48:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008d4a:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008d4e:	f040 0002 	orr.w	r0, r0, #2
 8008d52:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
 8008d56:	e76d      	b.n	8008c34 <HAL_UART_IRQHandler+0x10c>
    if (huart->TxISR != NULL)
 8008d58:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	f43f af1d 	beq.w	8008b9a <HAL_UART_IRQHandler+0x72>
      huart->TxISR(huart);
 8008d60:	4620      	mov	r0, r4
}
 8008d62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8008d66:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008d68:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8008d6c:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008d6e:	621a      	str	r2, [r3, #32]
}
 8008d70:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8008d74:	f000 bf1c 	b.w	8009bb0 <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d78:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d7c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d80:	e843 2100 	strex	r1, r2, [r3]
 8008d84:	2900      	cmp	r1, #0
 8008d86:	d0a4      	beq.n	8008cd2 <HAL_UART_IRQHandler+0x1aa>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d88:	e853 2f00 	ldrex	r2, [r3]
 8008d8c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d90:	e843 2100 	strex	r1, r2, [r3]
 8008d94:	2900      	cmp	r1, #0
 8008d96:	d1ef      	bne.n	8008d78 <HAL_UART_IRQHandler+0x250>
 8008d98:	e79b      	b.n	8008cd2 <HAL_UART_IRQHandler+0x1aa>
            HAL_UART_ErrorCallback(huart);
 8008d9a:	4620      	mov	r0, r4
 8008d9c:	f7ff fe4c 	bl	8008a38 <HAL_UART_ErrorCallback>
}
 8008da0:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008da2:	4620      	mov	r0, r4
}
 8008da4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008da8:	f000 bf06 	b.w	8009bb8 <HAL_UARTEx_TxFifoEmptyCallback>
 8008dac:	10000001 	.word	0x10000001
 8008db0:	04000120 	.word	0x04000120
 8008db4:	effffffe 	.word	0xeffffffe
 8008db8:	08008b11 	.word	0x08008b11
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008dbc:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
      if ((huart->RxXferCount > 0U)
 8008dc0:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008dc4:	f8b4 005c 	ldrh.w	r0, [r4, #92]	; 0x5c
      if ((huart->RxXferCount > 0U)
 8008dc8:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008dca:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8008dcc:	2a00      	cmp	r2, #0
 8008dce:	f43f aee4 	beq.w	8008b9a <HAL_UART_IRQHandler+0x72>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008dd2:	1a41      	subs	r1, r0, r1
 8008dd4:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8008dd6:	2900      	cmp	r1, #0
 8008dd8:	f43f aedf 	beq.w	8008b9a <HAL_UART_IRQHandler+0x72>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ddc:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008de0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008de4:	e843 2000 	strex	r0, r2, [r3]
 8008de8:	2800      	cmp	r0, #0
 8008dea:	d1f7      	bne.n	8008ddc <HAL_UART_IRQHandler+0x2b4>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008dec:	4d29      	ldr	r5, [pc, #164]	; (8008e94 <HAL_UART_IRQHandler+0x36c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dee:	f103 0208 	add.w	r2, r3, #8
 8008df2:	e852 2f00 	ldrex	r2, [r2]
 8008df6:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df8:	f103 0c08 	add.w	ip, r3, #8
 8008dfc:	e84c 2000 	strex	r0, r2, [ip]
 8008e00:	2800      	cmp	r0, #0
 8008e02:	d1f4      	bne.n	8008dee <HAL_UART_IRQHandler+0x2c6>
        huart->RxState = HAL_UART_STATE_READY;
 8008e04:	2220      	movs	r2, #32
 8008e06:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
        huart->RxISR = NULL;
 8008e0a:	6720      	str	r0, [r4, #112]	; 0x70
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e0c:	66e0      	str	r0, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e0e:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e12:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e16:	e843 2000 	strex	r0, r2, [r3]
 8008e1a:	2800      	cmp	r0, #0
 8008e1c:	d1f7      	bne.n	8008e0e <HAL_UART_IRQHandler+0x2e6>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008e1e:	4620      	mov	r0, r4
 8008e20:	f7ff fe80 	bl	8008b24 <HAL_UARTEx_RxEventCallback>
}
 8008e24:	bd70      	pop	{r4, r5, r6, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e26:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008e2a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e2e:	e843 2100 	strex	r1, r2, [r3]
 8008e32:	2900      	cmp	r1, #0
 8008e34:	d1f7      	bne.n	8008e26 <HAL_UART_IRQHandler+0x2fe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e36:	f103 0208 	add.w	r2, r3, #8
 8008e3a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e3e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e42:	f103 0508 	add.w	r5, r3, #8
 8008e46:	e845 2100 	strex	r1, r2, [r5]
 8008e4a:	2900      	cmp	r1, #0
 8008e4c:	d1f3      	bne.n	8008e36 <HAL_UART_IRQHandler+0x30e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e4e:	f103 0208 	add.w	r2, r3, #8
 8008e52:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e5a:	f103 0508 	add.w	r5, r3, #8
 8008e5e:	e845 2100 	strex	r1, r2, [r5]
 8008e62:	2900      	cmp	r1, #0
 8008e64:	d1f3      	bne.n	8008e4e <HAL_UART_IRQHandler+0x326>
          huart->RxState = HAL_UART_STATE_READY;
 8008e66:	2220      	movs	r2, #32
 8008e68:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e6c:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e6e:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e72:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e76:	e843 2100 	strex	r1, r2, [r3]
 8008e7a:	2900      	cmp	r1, #0
 8008e7c:	d1f7      	bne.n	8008e6e <HAL_UART_IRQHandler+0x346>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008e7e:	f7fd f815 	bl	8005eac <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008e82:	f8b4 505c 	ldrh.w	r5, [r4, #92]	; 0x5c
 8008e86:	e6a3      	b.n	8008bd0 <HAL_UART_IRQHandler+0xa8>
        HAL_UART_ErrorCallback(huart);
 8008e88:	4620      	mov	r0, r4
 8008e8a:	f7ff fdd5 	bl	8008a38 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e8e:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
}
 8008e92:	bd70      	pop	{r4, r5, r6, pc}
 8008e94:	effffffe 	.word	0xeffffffe

08008e98 <UART_RxISR_16BIT.part.0>:
/**
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
 8008e98:	b508      	push	{r3, lr}
 8008e9a:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e9c:	e853 2f00 	ldrex	r2, [r3]
    huart->RxXferCount--;

    if (huart->RxXferCount == 0U)
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ea0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ea4:	e843 2100 	strex	r1, r2, [r3]
 8008ea8:	2900      	cmp	r1, #0
 8008eaa:	d1f7      	bne.n	8008e9c <UART_RxISR_16BIT.part.0+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eac:	f103 0208 	add.w	r2, r3, #8
 8008eb0:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008eb4:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eb8:	f103 0c08 	add.w	ip, r3, #8
 8008ebc:	e84c 2100 	strex	r1, r2, [ip]
 8008ec0:	2900      	cmp	r1, #0
 8008ec2:	d1f3      	bne.n	8008eac <UART_RxISR_16BIT.part.0+0x14>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008ec4:	2220      	movs	r2, #32
 8008ec6:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008eca:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
      huart->RxISR = NULL;
 8008ecc:	6701      	str	r1, [r0, #112]	; 0x70
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ece:	2a01      	cmp	r2, #1
 8008ed0:	d112      	bne.n	8008ef8 <UART_RxISR_16BIT.part.0+0x60>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ed2:	66c1      	str	r1, [r0, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ed4:	e853 2f00 	ldrex	r2, [r3]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ed8:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008edc:	e843 2100 	strex	r1, r2, [r3]
 8008ee0:	2900      	cmp	r1, #0
 8008ee2:	d1f7      	bne.n	8008ed4 <UART_RxISR_16BIT.part.0+0x3c>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008ee4:	69da      	ldr	r2, [r3, #28]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ee6:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008eea:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008eec:	bf44      	itt	mi
 8008eee:	2210      	movmi	r2, #16
 8008ef0:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ef2:	f7ff fe17 	bl	8008b24 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008ef6:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 8008ef8:	f7fa ffa8 	bl	8003e4c <HAL_UART_RxCpltCallback>
}
 8008efc:	bd08      	pop	{r3, pc}
 8008efe:	bf00      	nop

08008f00 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f00:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
  uint16_t uhMask = huart->Mask;
 8008f04:	f8b0 2060 	ldrh.w	r2, [r0, #96]	; 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f08:	2922      	cmp	r1, #34	; 0x22
 8008f0a:	d005      	beq.n	8008f18 <UART_RxISR_16BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008f0c:	6802      	ldr	r2, [r0, #0]
 8008f0e:	6993      	ldr	r3, [r2, #24]
 8008f10:	f043 0308 	orr.w	r3, r3, #8
 8008f14:	6193      	str	r3, [r2, #24]
 8008f16:	4770      	bx	lr
{
 8008f18:	b410      	push	{r4}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008f1a:	6804      	ldr	r4, [r0, #0]
    *tmp = (uint16_t)(uhdata & uhMask);
 8008f1c:	6d81      	ldr	r1, [r0, #88]	; 0x58
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008f1e:	6a64      	ldr	r4, [r4, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 8008f20:	4022      	ands	r2, r4
 8008f22:	f821 2b02 	strh.w	r2, [r1], #2
    huart->RxXferCount--;
 8008f26:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
    huart->pRxBuffPtr += 2U;
 8008f2a:	6581      	str	r1, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8008f2c:	3a01      	subs	r2, #1
 8008f2e:	b292      	uxth	r2, r2
 8008f30:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8008f34:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8008f38:	b29b      	uxth	r3, r3
 8008f3a:	b91b      	cbnz	r3, 8008f44 <UART_RxISR_16BIT+0x44>
  }
}
 8008f3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f40:	f7ff bfaa 	b.w	8008e98 <UART_RxISR_16BIT.part.0>
 8008f44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f48:	4770      	bx	lr
 8008f4a:	bf00      	nop

08008f4c <UART_RxISR_8BIT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f4c:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
  uint16_t uhMask = huart->Mask;
 8008f50:	f8b0 1060 	ldrh.w	r1, [r0, #96]	; 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f54:	2a22      	cmp	r2, #34	; 0x22
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008f56:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f58:	d004      	beq.n	8008f64 <UART_RxISR_8BIT+0x18>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008f5a:	6993      	ldr	r3, [r2, #24]
 8008f5c:	f043 0308 	orr.w	r3, r3, #8
 8008f60:	6193      	str	r3, [r2, #24]
}
 8008f62:	4770      	bx	lr
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008f64:	6a52      	ldr	r2, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008f66:	400a      	ands	r2, r1
 8008f68:	6d81      	ldr	r1, [r0, #88]	; 0x58
 8008f6a:	700a      	strb	r2, [r1, #0]
    huart->RxXferCount--;
 8008f6c:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
    huart->pRxBuffPtr++;
 8008f70:	6d81      	ldr	r1, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8008f72:	3a01      	subs	r2, #1
 8008f74:	b292      	uxth	r2, r2
 8008f76:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8008f7a:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
    huart->pRxBuffPtr++;
 8008f7e:	3101      	adds	r1, #1
    if (huart->RxXferCount == 0U)
 8008f80:	b292      	uxth	r2, r2
    huart->pRxBuffPtr++;
 8008f82:	6581      	str	r1, [r0, #88]	; 0x58
    if (huart->RxXferCount == 0U)
 8008f84:	2a00      	cmp	r2, #0
 8008f86:	d1ec      	bne.n	8008f62 <UART_RxISR_8BIT+0x16>
 8008f88:	f7ff bf86 	b.w	8008e98 <UART_RxISR_16BIT.part.0>

08008f8c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008f8c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008f90:	6802      	ldr	r2, [r0, #0]
  uint16_t  uhMask = huart->Mask;
 8008f92:	f8b0 b060 	ldrh.w	fp, [r0, #96]	; 0x60
{
 8008f96:	4604      	mov	r4, r0
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008f98:	69d0      	ldr	r0, [r2, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008f9a:	6817      	ldr	r7, [r2, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008f9c:	6896      	ldr	r6, [r2, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f9e:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8008fa2:	2922      	cmp	r1, #34	; 0x22
 8008fa4:	d006      	beq.n	8008fb4 <UART_RxISR_8BIT_FIFOEN+0x28>
 8008fa6:	4613      	mov	r3, r2
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008fa8:	6992      	ldr	r2, [r2, #24]
 8008faa:	f042 0208 	orr.w	r2, r2, #8
 8008fae:	619a      	str	r2, [r3, #24]
  }
}
 8008fb0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008fb4:	f8b4 3068 	ldrh.w	r3, [r4, #104]	; 0x68
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	f000 80b5 	beq.w	8009128 <UART_RxISR_8BIT_FIFOEN+0x19c>
 8008fbe:	0685      	lsls	r5, r0, #26
 8008fc0:	d57b      	bpl.n	80090ba <UART_RxISR_8BIT_FIFOEN+0x12e>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008fc2:	f8df a170 	ldr.w	sl, [pc, #368]	; 8009134 <UART_RxISR_8BIT_FIFOEN+0x1a8>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008fc6:	f407 7780 	and.w	r7, r7, #256	; 0x100
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008fca:	f006 0601 	and.w	r6, r6, #1
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008fce:	fa5f fb8b 	uxtb.w	fp, fp
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fd2:	f04f 0800 	mov.w	r8, #0
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008fd6:	f04f 0904 	mov.w	r9, #4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008fda:	6a52      	ldr	r2, [r2, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008fdc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008fde:	ea0b 0202 	and.w	r2, fp, r2
 8008fe2:	701a      	strb	r2, [r3, #0]
      huart->RxXferCount--;
 8008fe4:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008fe8:	6823      	ldr	r3, [r4, #0]
      huart->pRxBuffPtr++;
 8008fea:	6da2      	ldr	r2, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8008fec:	3901      	subs	r1, #1
 8008fee:	b289      	uxth	r1, r1
 8008ff0:	f8a4 105e 	strh.w	r1, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008ff4:	69dd      	ldr	r5, [r3, #28]
      huart->pRxBuffPtr++;
 8008ff6:	3201      	adds	r2, #1
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008ff8:	0768      	lsls	r0, r5, #29
      huart->pRxBuffPtr++;
 8008ffa:	65a2      	str	r2, [r4, #88]	; 0x58
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008ffc:	d01a      	beq.n	8009034 <UART_RxISR_8BIT_FIFOEN+0xa8>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008ffe:	07e9      	lsls	r1, r5, #31
 8009000:	d508      	bpl.n	8009014 <UART_RxISR_8BIT_FIFOEN+0x88>
 8009002:	b13f      	cbz	r7, 8009014 <UART_RxISR_8BIT_FIFOEN+0x88>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009004:	2201      	movs	r2, #1
 8009006:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009008:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800900c:	f042 0201 	orr.w	r2, r2, #1
 8009010:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009014:	07aa      	lsls	r2, r5, #30
 8009016:	d515      	bpl.n	8009044 <UART_RxISR_8BIT_FIFOEN+0xb8>
 8009018:	b14e      	cbz	r6, 800902e <UART_RxISR_8BIT_FIFOEN+0xa2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800901a:	2202      	movs	r2, #2
 800901c:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800901e:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009022:	0768      	lsls	r0, r5, #29
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009024:	f042 0204 	orr.w	r2, r2, #4
 8009028:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800902c:	d40e      	bmi.n	800904c <UART_RxISR_8BIT_FIFOEN+0xc0>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800902e:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8009032:	b9bb      	cbnz	r3, 8009064 <UART_RxISR_8BIT_FIFOEN+0xd8>
      if (huart->RxXferCount == 0U)
 8009034:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8009038:	b29b      	uxth	r3, r3
 800903a:	b1eb      	cbz	r3, 8009078 <UART_RxISR_8BIT_FIFOEN+0xec>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800903c:	06ab      	lsls	r3, r5, #26
 800903e:	d53c      	bpl.n	80090ba <UART_RxISR_8BIT_FIFOEN+0x12e>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009040:	6822      	ldr	r2, [r4, #0]
 8009042:	e7ca      	b.n	8008fda <UART_RxISR_8BIT_FIFOEN+0x4e>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009044:	0769      	lsls	r1, r5, #29
 8009046:	d5f2      	bpl.n	800902e <UART_RxISR_8BIT_FIFOEN+0xa2>
 8009048:	2e00      	cmp	r6, #0
 800904a:	d0f0      	beq.n	800902e <UART_RxISR_8BIT_FIFOEN+0xa2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800904c:	f8c3 9020 	str.w	r9, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009050:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8009054:	f043 0302 	orr.w	r3, r3, #2
 8009058:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800905c:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8009060:	2b00      	cmp	r3, #0
 8009062:	d0e7      	beq.n	8009034 <UART_RxISR_8BIT_FIFOEN+0xa8>
          HAL_UART_ErrorCallback(huart);
 8009064:	4620      	mov	r0, r4
 8009066:	f7ff fce7 	bl	8008a38 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800906a:	f8c4 808c 	str.w	r8, [r4, #140]	; 0x8c
      if (huart->RxXferCount == 0U)
 800906e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8009072:	b29b      	uxth	r3, r3
 8009074:	2b00      	cmp	r3, #0
 8009076:	d1e1      	bne.n	800903c <UART_RxISR_8BIT_FIFOEN+0xb0>
 8009078:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800907a:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800907e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009082:	e843 2100 	strex	r1, r2, [r3]
 8009086:	2900      	cmp	r1, #0
 8009088:	d1f7      	bne.n	800907a <UART_RxISR_8BIT_FIFOEN+0xee>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800908a:	f103 0208 	add.w	r2, r3, #8
 800908e:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009092:	ea02 020a 	and.w	r2, r2, sl
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009096:	f103 0008 	add.w	r0, r3, #8
 800909a:	e840 2100 	strex	r1, r2, [r0]
 800909e:	2900      	cmp	r1, #0
 80090a0:	d1f3      	bne.n	800908a <UART_RxISR_8BIT_FIFOEN+0xfe>
        huart->RxState = HAL_UART_STATE_READY;
 80090a2:	2220      	movs	r2, #32
 80090a4:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090a8:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 80090aa:	6721      	str	r1, [r4, #112]	; 0x70
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090ac:	2a01      	cmp	r2, #1
 80090ae:	d027      	beq.n	8009100 <UART_RxISR_8BIT_FIFOEN+0x174>
          HAL_UART_RxCpltCallback(huart);
 80090b0:	4620      	mov	r0, r4
 80090b2:	f7fa fecb 	bl	8003e4c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80090b6:	06ab      	lsls	r3, r5, #26
 80090b8:	d4c2      	bmi.n	8009040 <UART_RxISR_8BIT_FIFOEN+0xb4>
    rxdatacount = huart->RxXferCount;
 80090ba:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80090be:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	f43f af75 	beq.w	8008fb0 <UART_RxISR_8BIT_FIFOEN+0x24>
 80090c6:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 80090ca:	429a      	cmp	r2, r3
 80090cc:	f67f af70 	bls.w	8008fb0 <UART_RxISR_8BIT_FIFOEN+0x24>
 80090d0:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090d2:	f103 0208 	add.w	r2, r3, #8
 80090d6:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80090da:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090de:	f103 0008 	add.w	r0, r3, #8
 80090e2:	e840 2100 	strex	r1, r2, [r0]
 80090e6:	2900      	cmp	r1, #0
 80090e8:	d1f3      	bne.n	80090d2 <UART_RxISR_8BIT_FIFOEN+0x146>
      huart->RxISR = UART_RxISR_8BIT;
 80090ea:	4a11      	ldr	r2, [pc, #68]	; (8009130 <UART_RxISR_8BIT_FIFOEN+0x1a4>)
 80090ec:	6722      	str	r2, [r4, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ee:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80090f2:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090f6:	e843 2100 	strex	r1, r2, [r3]
 80090fa:	2900      	cmp	r1, #0
 80090fc:	d1f7      	bne.n	80090ee <UART_RxISR_8BIT_FIFOEN+0x162>
 80090fe:	e757      	b.n	8008fb0 <UART_RxISR_8BIT_FIFOEN+0x24>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009100:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009102:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009106:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800910a:	e843 2100 	strex	r1, r2, [r3]
 800910e:	2900      	cmp	r1, #0
 8009110:	d1f7      	bne.n	8009102 <UART_RxISR_8BIT_FIFOEN+0x176>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009112:	69da      	ldr	r2, [r3, #28]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009114:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009118:	06d2      	lsls	r2, r2, #27
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800911a:	bf44      	itt	mi
 800911c:	2210      	movmi	r2, #16
 800911e:	621a      	strmi	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009120:	4620      	mov	r0, r4
 8009122:	f7ff fcff 	bl	8008b24 <HAL_UARTEx_RxEventCallback>
 8009126:	e789      	b.n	800903c <UART_RxISR_8BIT_FIFOEN+0xb0>
    rxdatacount = huart->RxXferCount;
 8009128:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800912c:	e740      	b.n	8008fb0 <UART_RxISR_8BIT_FIFOEN+0x24>
 800912e:	bf00      	nop
 8009130:	08008f4d 	.word	0x08008f4d
 8009134:	effffffe 	.word	0xeffffffe

08009138 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009138:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800913c:	6803      	ldr	r3, [r0, #0]
  uint16_t  uhMask = huart->Mask;
 800913e:	f8b0 a060 	ldrh.w	sl, [r0, #96]	; 0x60
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009142:	69d9      	ldr	r1, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009144:	681e      	ldr	r6, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009146:	689d      	ldr	r5, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009148:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800914c:	2a22      	cmp	r2, #34	; 0x22
 800914e:	d005      	beq.n	800915c <UART_RxISR_16BIT_FIFOEN+0x24>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009150:	699a      	ldr	r2, [r3, #24]
 8009152:	f042 0208 	orr.w	r2, r2, #8
 8009156:	619a      	str	r2, [r3, #24]
  }
}
 8009158:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800915c:	f8b0 2068 	ldrh.w	r2, [r0, #104]	; 0x68
 8009160:	4683      	mov	fp, r0
 8009162:	2a00      	cmp	r2, #0
 8009164:	f000 80b9 	beq.w	80092da <UART_RxISR_16BIT_FIFOEN+0x1a2>
 8009168:	068c      	lsls	r4, r1, #26
 800916a:	d57c      	bpl.n	8009266 <UART_RxISR_16BIT_FIFOEN+0x12e>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800916c:	f8df 9174 	ldr.w	r9, [pc, #372]	; 80092e4 <UART_RxISR_16BIT_FIFOEN+0x1ac>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009170:	f406 7680 	and.w	r6, r6, #256	; 0x100
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009174:	f005 0501 	and.w	r5, r5, #1
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009178:	2700      	movs	r7, #0
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800917a:	f04f 0804 	mov.w	r8, #4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800917e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
      *tmp = (uint16_t)(uhdata & uhMask);
 8009180:	f8db 1058 	ldr.w	r1, [fp, #88]	; 0x58
 8009184:	ea0a 0202 	and.w	r2, sl, r2
 8009188:	f821 2b02 	strh.w	r2, [r1], #2
      huart->RxXferCount--;
 800918c:	f8bb 205e 	ldrh.w	r2, [fp, #94]	; 0x5e
      huart->pRxBuffPtr += 2U;
 8009190:	f8cb 1058 	str.w	r1, [fp, #88]	; 0x58
      huart->RxXferCount--;
 8009194:	3a01      	subs	r2, #1
 8009196:	b292      	uxth	r2, r2
 8009198:	f8ab 205e 	strh.w	r2, [fp, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800919c:	69dc      	ldr	r4, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800919e:	0760      	lsls	r0, r4, #29
 80091a0:	d01a      	beq.n	80091d8 <UART_RxISR_16BIT_FIFOEN+0xa0>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80091a2:	07e1      	lsls	r1, r4, #31
 80091a4:	d508      	bpl.n	80091b8 <UART_RxISR_16BIT_FIFOEN+0x80>
 80091a6:	b13e      	cbz	r6, 80091b8 <UART_RxISR_16BIT_FIFOEN+0x80>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80091a8:	2201      	movs	r2, #1
 80091aa:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80091ac:	f8db 208c 	ldr.w	r2, [fp, #140]	; 0x8c
 80091b0:	f042 0201 	orr.w	r2, r2, #1
 80091b4:	f8cb 208c 	str.w	r2, [fp, #140]	; 0x8c
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091b8:	07a2      	lsls	r2, r4, #30
 80091ba:	d516      	bpl.n	80091ea <UART_RxISR_16BIT_FIFOEN+0xb2>
 80091bc:	b14d      	cbz	r5, 80091d2 <UART_RxISR_16BIT_FIFOEN+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80091be:	2202      	movs	r2, #2
 80091c0:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80091c2:	f8db 208c 	ldr.w	r2, [fp, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091c6:	0760      	lsls	r0, r4, #29
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80091c8:	f042 0204 	orr.w	r2, r2, #4
 80091cc:	f8cb 208c 	str.w	r2, [fp, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091d0:	d40f      	bmi.n	80091f2 <UART_RxISR_16BIT_FIFOEN+0xba>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80091d2:	f8db 308c 	ldr.w	r3, [fp, #140]	; 0x8c
 80091d6:	b9c3      	cbnz	r3, 800920a <UART_RxISR_16BIT_FIFOEN+0xd2>
      if (huart->RxXferCount == 0U)
 80091d8:	f8bb 305e 	ldrh.w	r3, [fp, #94]	; 0x5e
 80091dc:	b29b      	uxth	r3, r3
 80091de:	b1f3      	cbz	r3, 800921e <UART_RxISR_16BIT_FIFOEN+0xe6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80091e0:	06a3      	lsls	r3, r4, #26
 80091e2:	d540      	bpl.n	8009266 <UART_RxISR_16BIT_FIFOEN+0x12e>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80091e4:	f8db 3000 	ldr.w	r3, [fp]
 80091e8:	e7c9      	b.n	800917e <UART_RxISR_16BIT_FIFOEN+0x46>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091ea:	0761      	lsls	r1, r4, #29
 80091ec:	d5f1      	bpl.n	80091d2 <UART_RxISR_16BIT_FIFOEN+0x9a>
 80091ee:	2d00      	cmp	r5, #0
 80091f0:	d0ef      	beq.n	80091d2 <UART_RxISR_16BIT_FIFOEN+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80091f2:	f8c3 8020 	str.w	r8, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80091f6:	f8db 308c 	ldr.w	r3, [fp, #140]	; 0x8c
 80091fa:	f043 0302 	orr.w	r3, r3, #2
 80091fe:	f8cb 308c 	str.w	r3, [fp, #140]	; 0x8c
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009202:	f8db 308c 	ldr.w	r3, [fp, #140]	; 0x8c
 8009206:	2b00      	cmp	r3, #0
 8009208:	d0e6      	beq.n	80091d8 <UART_RxISR_16BIT_FIFOEN+0xa0>
          HAL_UART_ErrorCallback(huart);
 800920a:	4658      	mov	r0, fp
 800920c:	f7ff fc14 	bl	8008a38 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009210:	f8cb 708c 	str.w	r7, [fp, #140]	; 0x8c
      if (huart->RxXferCount == 0U)
 8009214:	f8bb 305e 	ldrh.w	r3, [fp, #94]	; 0x5e
 8009218:	b29b      	uxth	r3, r3
 800921a:	2b00      	cmp	r3, #0
 800921c:	d1e0      	bne.n	80091e0 <UART_RxISR_16BIT_FIFOEN+0xa8>
 800921e:	f8db 3000 	ldr.w	r3, [fp]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009222:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009226:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800922a:	e843 2100 	strex	r1, r2, [r3]
 800922e:	2900      	cmp	r1, #0
 8009230:	d1f7      	bne.n	8009222 <UART_RxISR_16BIT_FIFOEN+0xea>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009232:	f103 0208 	add.w	r2, r3, #8
 8009236:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800923a:	ea02 0209 	and.w	r2, r2, r9
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800923e:	f103 0008 	add.w	r0, r3, #8
 8009242:	e840 2100 	strex	r1, r2, [r0]
 8009246:	2900      	cmp	r1, #0
 8009248:	d1f3      	bne.n	8009232 <UART_RxISR_16BIT_FIFOEN+0xfa>
        huart->RxState = HAL_UART_STATE_READY;
 800924a:	2220      	movs	r2, #32
 800924c:	f8cb 2088 	str.w	r2, [fp, #136]	; 0x88
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009250:	f8db 206c 	ldr.w	r2, [fp, #108]	; 0x6c
        huart->RxISR = NULL;
 8009254:	f8cb 1070 	str.w	r1, [fp, #112]	; 0x70
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009258:	2a01      	cmp	r2, #1
 800925a:	d029      	beq.n	80092b0 <UART_RxISR_16BIT_FIFOEN+0x178>
          HAL_UART_RxCpltCallback(huart);
 800925c:	4658      	mov	r0, fp
 800925e:	f7fa fdf5 	bl	8003e4c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009262:	06a3      	lsls	r3, r4, #26
 8009264:	d4be      	bmi.n	80091e4 <UART_RxISR_16BIT_FIFOEN+0xac>
    rxdatacount = huart->RxXferCount;
 8009266:	f8bb 305e 	ldrh.w	r3, [fp, #94]	; 0x5e
 800926a:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800926c:	2b00      	cmp	r3, #0
 800926e:	f43f af73 	beq.w	8009158 <UART_RxISR_16BIT_FIFOEN+0x20>
 8009272:	f8bb 2068 	ldrh.w	r2, [fp, #104]	; 0x68
 8009276:	429a      	cmp	r2, r3
 8009278:	f67f af6e 	bls.w	8009158 <UART_RxISR_16BIT_FIFOEN+0x20>
 800927c:	f8db 3000 	ldr.w	r3, [fp]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009280:	f103 0208 	add.w	r2, r3, #8
 8009284:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009288:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800928c:	f103 0008 	add.w	r0, r3, #8
 8009290:	e840 2100 	strex	r1, r2, [r0]
 8009294:	2900      	cmp	r1, #0
 8009296:	d1f3      	bne.n	8009280 <UART_RxISR_16BIT_FIFOEN+0x148>
      huart->RxISR = UART_RxISR_16BIT;
 8009298:	4a11      	ldr	r2, [pc, #68]	; (80092e0 <UART_RxISR_16BIT_FIFOEN+0x1a8>)
 800929a:	f8cb 2070 	str.w	r2, [fp, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800929e:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80092a2:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092a6:	e843 2100 	strex	r1, r2, [r3]
 80092aa:	2900      	cmp	r1, #0
 80092ac:	d1f7      	bne.n	800929e <UART_RxISR_16BIT_FIFOEN+0x166>
 80092ae:	e753      	b.n	8009158 <UART_RxISR_16BIT_FIFOEN+0x20>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092b0:	f8cb 106c 	str.w	r1, [fp, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092b4:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092b8:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092bc:	e843 2100 	strex	r1, r2, [r3]
 80092c0:	2900      	cmp	r1, #0
 80092c2:	d1f7      	bne.n	80092b4 <UART_RxISR_16BIT_FIFOEN+0x17c>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80092c4:	69da      	ldr	r2, [r3, #28]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80092c6:	f8bb 105c 	ldrh.w	r1, [fp, #92]	; 0x5c
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80092ca:	06d2      	lsls	r2, r2, #27
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80092cc:	bf44      	itt	mi
 80092ce:	2210      	movmi	r2, #16
 80092d0:	621a      	strmi	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80092d2:	4658      	mov	r0, fp
 80092d4:	f7ff fc26 	bl	8008b24 <HAL_UARTEx_RxEventCallback>
 80092d8:	e782      	b.n	80091e0 <UART_RxISR_16BIT_FIFOEN+0xa8>
    rxdatacount = huart->RxXferCount;
 80092da:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80092de:	e73b      	b.n	8009158 <UART_RxISR_16BIT_FIFOEN+0x20>
 80092e0:	08008f01 	.word	0x08008f01
 80092e4:	effffffe 	.word	0xeffffffe

080092e8 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80092e8:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 80092ea:	b508      	push	{r3, lr}
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092ec:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80092ee:	2b01      	cmp	r3, #1
 80092f0:	d002      	beq.n	80092f8 <UART_DMARxHalfCplt+0x10>
    HAL_UART_RxHalfCpltCallback(huart);
 80092f2:	f7ff fb9f 	bl	8008a34 <HAL_UART_RxHalfCpltCallback>
}
 80092f6:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80092f8:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 80092fc:	0849      	lsrs	r1, r1, #1
 80092fe:	f7ff fc11 	bl	8008b24 <HAL_UARTEx_RxEventCallback>
}
 8009302:	bd08      	pop	{r3, pc}

08009304 <UART_DMAReceiveCplt>:
{
 8009304:	b508      	push	{r3, lr}
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009306:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009308:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800930a:	681a      	ldr	r2, [r3, #0]
 800930c:	f012 0220 	ands.w	r2, r2, #32
 8009310:	d128      	bne.n	8009364 <UART_DMAReceiveCplt+0x60>
    huart->RxXferCount = 0U;
 8009312:	6803      	ldr	r3, [r0, #0]
 8009314:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009318:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800931c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009320:	e843 2100 	strex	r1, r2, [r3]
 8009324:	2900      	cmp	r1, #0
 8009326:	d1f7      	bne.n	8009318 <UART_DMAReceiveCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009328:	f103 0208 	add.w	r2, r3, #8
 800932c:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009330:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009334:	f103 0c08 	add.w	ip, r3, #8
 8009338:	e84c 2100 	strex	r1, r2, [ip]
 800933c:	2900      	cmp	r1, #0
 800933e:	d1f3      	bne.n	8009328 <UART_DMAReceiveCplt+0x24>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009340:	f103 0208 	add.w	r2, r3, #8
 8009344:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009348:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800934c:	f103 0c08 	add.w	ip, r3, #8
 8009350:	e84c 2100 	strex	r1, r2, [ip]
 8009354:	2900      	cmp	r1, #0
 8009356:	d1f3      	bne.n	8009340 <UART_DMAReceiveCplt+0x3c>
    huart->RxState = HAL_UART_STATE_READY;
 8009358:	2220      	movs	r2, #32
 800935a:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800935e:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8009360:	2a01      	cmp	r2, #1
 8009362:	d005      	beq.n	8009370 <UART_DMAReceiveCplt+0x6c>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009364:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8009366:	2b01      	cmp	r3, #1
 8009368:	d013      	beq.n	8009392 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 800936a:	f7fa fd6f 	bl	8003e4c <HAL_UART_RxCpltCallback>
}
 800936e:	bd08      	pop	{r3, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009370:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009374:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009378:	e843 2100 	strex	r1, r2, [r3]
 800937c:	2900      	cmp	r1, #0
 800937e:	d0f1      	beq.n	8009364 <UART_DMAReceiveCplt+0x60>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009380:	e853 2f00 	ldrex	r2, [r3]
 8009384:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009388:	e843 2100 	strex	r1, r2, [r3]
 800938c:	2900      	cmp	r1, #0
 800938e:	d1ef      	bne.n	8009370 <UART_DMAReceiveCplt+0x6c>
 8009390:	e7e8      	b.n	8009364 <UART_DMAReceiveCplt+0x60>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009392:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8009396:	f7ff fbc5 	bl	8008b24 <HAL_UARTEx_RxEventCallback>
}
 800939a:	bd08      	pop	{r3, pc}

0800939c <UART_SetConfig>:
{
 800939c:	b538      	push	{r3, r4, r5, lr}
 800939e:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 80093a0:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80093a2:	6882      	ldr	r2, [r0, #8]
 80093a4:	6900      	ldr	r0, [r0, #16]
 80093a6:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80093a8:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80093aa:	4302      	orrs	r2, r0
 80093ac:	430a      	orrs	r2, r1
 80093ae:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80093b0:	49b2      	ldr	r1, [pc, #712]	; (800967c <UART_SetConfig+0x2e0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80093b2:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80093b4:	4029      	ands	r1, r5
 80093b6:	430a      	orrs	r2, r1
 80093b8:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093ba:	685a      	ldr	r2, [r3, #4]
 80093bc:	68e1      	ldr	r1, [r4, #12]
 80093be:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80093c2:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80093c4:	49ae      	ldr	r1, [pc, #696]	; (8009680 <UART_SetConfig+0x2e4>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093c6:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80093c8:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80093ca:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80093cc:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80093ce:	f000 8081 	beq.w	80094d4 <UART_SetConfig+0x138>
    tmpreg |= huart->Init.OneBitSampling;
 80093d2:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80093d4:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 80093d8:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 80093dc:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80093de:	430a      	orrs	r2, r1
 80093e0:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80093e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093e4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80093e6:	f022 020f 	bic.w	r2, r2, #15
 80093ea:	430a      	orrs	r2, r1
 80093ec:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80093ee:	4aa5      	ldr	r2, [pc, #660]	; (8009684 <UART_SetConfig+0x2e8>)
 80093f0:	4293      	cmp	r3, r2
 80093f2:	d027      	beq.n	8009444 <UART_SetConfig+0xa8>
 80093f4:	4aa4      	ldr	r2, [pc, #656]	; (8009688 <UART_SetConfig+0x2ec>)
 80093f6:	4293      	cmp	r3, r2
 80093f8:	d04b      	beq.n	8009492 <UART_SetConfig+0xf6>
 80093fa:	4aa4      	ldr	r2, [pc, #656]	; (800968c <UART_SetConfig+0x2f0>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	f000 8111 	beq.w	8009624 <UART_SetConfig+0x288>
 8009402:	4aa3      	ldr	r2, [pc, #652]	; (8009690 <UART_SetConfig+0x2f4>)
 8009404:	4293      	cmp	r3, r2
 8009406:	f000 80b9 	beq.w	800957c <UART_SetConfig+0x1e0>
 800940a:	4aa2      	ldr	r2, [pc, #648]	; (8009694 <UART_SetConfig+0x2f8>)
 800940c:	4293      	cmp	r3, r2
 800940e:	d111      	bne.n	8009434 <UART_SetConfig+0x98>
 8009410:	4ba1      	ldr	r3, [pc, #644]	; (8009698 <UART_SetConfig+0x2fc>)
 8009412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009416:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800941a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800941e:	f000 8126 	beq.w	800966e <UART_SetConfig+0x2d2>
 8009422:	f200 80d5 	bhi.w	80095d0 <UART_SetConfig+0x234>
 8009426:	2b00      	cmp	r3, #0
 8009428:	f000 80d9 	beq.w	80095de <UART_SetConfig+0x242>
 800942c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009430:	f000 80b0 	beq.w	8009594 <UART_SetConfig+0x1f8>
        ret = HAL_ERROR;
 8009434:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8009436:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8009438:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->TxISR = NULL;
 800943c:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 8009440:	66a2      	str	r2, [r4, #104]	; 0x68
}
 8009442:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009444:	4b94      	ldr	r3, [pc, #592]	; (8009698 <UART_SetConfig+0x2fc>)
 8009446:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800944a:	f003 0303 	and.w	r3, r3, #3
 800944e:	3b01      	subs	r3, #1
 8009450:	2b02      	cmp	r3, #2
 8009452:	f240 808d 	bls.w	8009570 <UART_SetConfig+0x1d4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009456:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800945a:	f000 8103 	beq.w	8009664 <UART_SetConfig+0x2c8>
        pclk = HAL_RCC_GetPCLK2Freq();
 800945e:	f7fd ff17 	bl	8007290 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8009462:	2800      	cmp	r0, #0
 8009464:	f000 80dc 	beq.w	8009620 <UART_SetConfig+0x284>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009468:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800946a:	6862      	ldr	r2, [r4, #4]
 800946c:	4b8b      	ldr	r3, [pc, #556]	; (800969c <UART_SetConfig+0x300>)
 800946e:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8009472:	fbb0 f3f3 	udiv	r3, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009476:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800947a:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800947e:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009482:	f1a3 0210 	sub.w	r2, r3, #16
 8009486:	428a      	cmp	r2, r1
 8009488:	d8d4      	bhi.n	8009434 <UART_SetConfig+0x98>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800948a:	6822      	ldr	r2, [r4, #0]
 800948c:	2000      	movs	r0, #0
 800948e:	60d3      	str	r3, [r2, #12]
 8009490:	e7d1      	b.n	8009436 <UART_SetConfig+0x9a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009492:	4b81      	ldr	r3, [pc, #516]	; (8009698 <UART_SetConfig+0x2fc>)
 8009494:	4a82      	ldr	r2, [pc, #520]	; (80096a0 <UART_SetConfig+0x304>)
 8009496:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800949a:	f003 030c 	and.w	r3, r3, #12
 800949e:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80094a0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80094a4:	d07c      	beq.n	80095a0 <UART_SetConfig+0x204>
    switch (clocksource)
 80094a6:	2b08      	cmp	r3, #8
 80094a8:	d8c4      	bhi.n	8009434 <UART_SetConfig+0x98>
 80094aa:	a201      	add	r2, pc, #4	; (adr r2, 80094b0 <UART_SetConfig+0x114>)
 80094ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094b0:	080095d9 	.word	0x080095d9
 80094b4:	0800945f 	.word	0x0800945f
 80094b8:	0800965b 	.word	0x0800965b
 80094bc:	08009435 	.word	0x08009435
 80094c0:	0800959b 	.word	0x0800959b
 80094c4:	08009435 	.word	0x08009435
 80094c8:	08009435 	.word	0x08009435
 80094cc:	08009435 	.word	0x08009435
 80094d0:	0800964b 	.word	0x0800964b
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80094d4:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 80094d8:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 80094dc:	4311      	orrs	r1, r2
 80094de:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80094e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094e2:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 80094e4:	486c      	ldr	r0, [pc, #432]	; (8009698 <UART_SetConfig+0x2fc>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80094e6:	f022 020f 	bic.w	r2, r2, #15
 80094ea:	430a      	orrs	r2, r1
 80094ec:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80094ee:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 80094f2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80094f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80094fa:	f000 80ac 	beq.w	8009656 <UART_SetConfig+0x2ba>
 80094fe:	d80b      	bhi.n	8009518 <UART_SetConfig+0x17c>
 8009500:	2b00      	cmp	r3, #0
 8009502:	d038      	beq.n	8009576 <UART_SetConfig+0x1da>
 8009504:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009508:	d194      	bne.n	8009434 <UART_SetConfig+0x98>
        pclk = HAL_RCC_GetSysClockFreq();
 800950a:	f7fd fd73 	bl	8006ff4 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800950e:	2800      	cmp	r0, #0
 8009510:	f000 8086 	beq.w	8009620 <UART_SetConfig+0x284>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009514:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009516:	e004      	b.n	8009522 <UART_SetConfig+0x186>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009518:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800951c:	d18a      	bne.n	8009434 <UART_SetConfig+0x98>
        pclk = (uint32_t) LSE_VALUE;
 800951e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009522:	4b5e      	ldr	r3, [pc, #376]	; (800969c <UART_SetConfig+0x300>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009524:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009526:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 800952a:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800952e:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8009532:	4299      	cmp	r1, r3
 8009534:	f63f af7e 	bhi.w	8009434 <UART_SetConfig+0x98>
 8009538:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800953c:	f63f af7a 	bhi.w	8009434 <UART_SetConfig+0x98>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009540:	2300      	movs	r3, #0
 8009542:	4619      	mov	r1, r3
 8009544:	f7f7 fbc8 	bl	8000cd8 <__aeabi_uldivmod>
 8009548:	086a      	lsrs	r2, r5, #1
 800954a:	0203      	lsls	r3, r0, #8
 800954c:	0209      	lsls	r1, r1, #8
 800954e:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8009552:	1898      	adds	r0, r3, r2
 8009554:	f141 0100 	adc.w	r1, r1, #0
 8009558:	462a      	mov	r2, r5
 800955a:	2300      	movs	r3, #0
 800955c:	f7f7 fbbc 	bl	8000cd8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009560:	4a50      	ldr	r2, [pc, #320]	; (80096a4 <UART_SetConfig+0x308>)
 8009562:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8009566:	4291      	cmp	r1, r2
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009568:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800956a:	f63f af63 	bhi.w	8009434 <UART_SetConfig+0x98>
 800956e:	e78c      	b.n	800948a <UART_SetConfig+0xee>
 8009570:	4a4d      	ldr	r2, [pc, #308]	; (80096a8 <UART_SetConfig+0x30c>)
 8009572:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 8009574:	e794      	b.n	80094a0 <UART_SetConfig+0x104>
        pclk = HAL_RCC_GetPCLK1Freq();
 8009576:	f7fd fe79 	bl	800726c <HAL_RCC_GetPCLK1Freq>
        break;
 800957a:	e7c8      	b.n	800950e <UART_SetConfig+0x172>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800957c:	4b46      	ldr	r3, [pc, #280]	; (8009698 <UART_SetConfig+0x2fc>)
 800957e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009582:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009586:	2b80      	cmp	r3, #128	; 0x80
 8009588:	d071      	beq.n	800966e <UART_SetConfig+0x2d2>
 800958a:	d861      	bhi.n	8009650 <UART_SetConfig+0x2b4>
 800958c:	b33b      	cbz	r3, 80095de <UART_SetConfig+0x242>
 800958e:	2b40      	cmp	r3, #64	; 0x40
 8009590:	f47f af50 	bne.w	8009434 <UART_SetConfig+0x98>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009594:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8009598:	d061      	beq.n	800965e <UART_SetConfig+0x2c2>
        pclk = HAL_RCC_GetSysClockFreq();
 800959a:	f7fd fd2b 	bl	8006ff4 <HAL_RCC_GetSysClockFreq>
        break;
 800959e:	e760      	b.n	8009462 <UART_SetConfig+0xc6>
    switch (clocksource)
 80095a0:	2b08      	cmp	r3, #8
 80095a2:	f63f af47 	bhi.w	8009434 <UART_SetConfig+0x98>
 80095a6:	a201      	add	r2, pc, #4	; (adr r2, 80095ac <UART_SetConfig+0x210>)
 80095a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095ac:	080095e5 	.word	0x080095e5
 80095b0:	08009665 	.word	0x08009665
 80095b4:	0800966b 	.word	0x0800966b
 80095b8:	08009435 	.word	0x08009435
 80095bc:	0800965f 	.word	0x0800965f
 80095c0:	08009435 	.word	0x08009435
 80095c4:	08009435 	.word	0x08009435
 80095c8:	08009435 	.word	0x08009435
 80095cc:	080095ed 	.word	0x080095ed
  UART_GETCLOCKSOURCE(huart, clocksource);
 80095d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80095d4:	d036      	beq.n	8009644 <UART_SetConfig+0x2a8>
 80095d6:	e72d      	b.n	8009434 <UART_SetConfig+0x98>
        pclk = HAL_RCC_GetPCLK1Freq();
 80095d8:	f7fd fe48 	bl	800726c <HAL_RCC_GetPCLK1Freq>
        break;
 80095dc:	e741      	b.n	8009462 <UART_SetConfig+0xc6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80095de:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80095e2:	d1f9      	bne.n	80095d8 <UART_SetConfig+0x23c>
        pclk = HAL_RCC_GetPCLK1Freq();
 80095e4:	f7fd fe42 	bl	800726c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80095e8:	b1d0      	cbz	r0, 8009620 <UART_SetConfig+0x284>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80095ea:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80095ec:	6862      	ldr	r2, [r4, #4]
 80095ee:	4b2b      	ldr	r3, [pc, #172]	; (800969c <UART_SetConfig+0x300>)
 80095f0:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 80095f4:	fbb0 f0f1 	udiv	r0, r0, r1
 80095f8:	0853      	lsrs	r3, r2, #1
 80095fa:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80095fe:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009602:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009606:	f1a3 0210 	sub.w	r2, r3, #16
 800960a:	428a      	cmp	r2, r1
 800960c:	f63f af12 	bhi.w	8009434 <UART_SetConfig+0x98>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009610:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8009614:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009616:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009618:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 800961c:	4313      	orrs	r3, r2
 800961e:	60cb      	str	r3, [r1, #12]
 8009620:	2000      	movs	r0, #0
 8009622:	e708      	b.n	8009436 <UART_SetConfig+0x9a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009624:	4b1c      	ldr	r3, [pc, #112]	; (8009698 <UART_SetConfig+0x2fc>)
 8009626:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800962a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800962e:	2b20      	cmp	r3, #32
 8009630:	d01d      	beq.n	800966e <UART_SetConfig+0x2d2>
 8009632:	d804      	bhi.n	800963e <UART_SetConfig+0x2a2>
 8009634:	2b00      	cmp	r3, #0
 8009636:	d0d2      	beq.n	80095de <UART_SetConfig+0x242>
 8009638:	2b10      	cmp	r3, #16
 800963a:	d0ab      	beq.n	8009594 <UART_SetConfig+0x1f8>
 800963c:	e6fa      	b.n	8009434 <UART_SetConfig+0x98>
 800963e:	2b30      	cmp	r3, #48	; 0x30
 8009640:	f47f aef8 	bne.w	8009434 <UART_SetConfig+0x98>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009644:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8009648:	d0d0      	beq.n	80095ec <UART_SetConfig+0x250>
    switch (clocksource)
 800964a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800964e:	e70c      	b.n	800946a <UART_SetConfig+0xce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009650:	2bc0      	cmp	r3, #192	; 0xc0
 8009652:	d0f7      	beq.n	8009644 <UART_SetConfig+0x2a8>
 8009654:	e6ee      	b.n	8009434 <UART_SetConfig+0x98>
 8009656:	4815      	ldr	r0, [pc, #84]	; (80096ac <UART_SetConfig+0x310>)
 8009658:	e763      	b.n	8009522 <UART_SetConfig+0x186>
        pclk = (uint32_t) HSI_VALUE;
 800965a:	4814      	ldr	r0, [pc, #80]	; (80096ac <UART_SetConfig+0x310>)
 800965c:	e705      	b.n	800946a <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetSysClockFreq();
 800965e:	f7fd fcc9 	bl	8006ff4 <HAL_RCC_GetSysClockFreq>
        break;
 8009662:	e7c1      	b.n	80095e8 <UART_SetConfig+0x24c>
        pclk = HAL_RCC_GetPCLK2Freq();
 8009664:	f7fd fe14 	bl	8007290 <HAL_RCC_GetPCLK2Freq>
        break;
 8009668:	e7be      	b.n	80095e8 <UART_SetConfig+0x24c>
        pclk = (uint32_t) HSI_VALUE;
 800966a:	4810      	ldr	r0, [pc, #64]	; (80096ac <UART_SetConfig+0x310>)
 800966c:	e7be      	b.n	80095ec <UART_SetConfig+0x250>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800966e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8009672:	480e      	ldr	r0, [pc, #56]	; (80096ac <UART_SetConfig+0x310>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009674:	f47f aef9 	bne.w	800946a <UART_SetConfig+0xce>
 8009678:	e7b8      	b.n	80095ec <UART_SetConfig+0x250>
 800967a:	bf00      	nop
 800967c:	cfff69f3 	.word	0xcfff69f3
 8009680:	40008000 	.word	0x40008000
 8009684:	40013800 	.word	0x40013800
 8009688:	40004400 	.word	0x40004400
 800968c:	40004800 	.word	0x40004800
 8009690:	40004c00 	.word	0x40004c00
 8009694:	40005000 	.word	0x40005000
 8009698:	40021000 	.word	0x40021000
 800969c:	0800de54 	.word	0x0800de54
 80096a0:	0800de44 	.word	0x0800de44
 80096a4:	000ffcff 	.word	0x000ffcff
 80096a8:	0800de40 	.word	0x0800de40
 80096ac:	00f42400 	.word	0x00f42400

080096b0 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80096b0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80096b2:	07da      	lsls	r2, r3, #31
{
 80096b4:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80096b6:	d506      	bpl.n	80096c6 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80096b8:	6801      	ldr	r1, [r0, #0]
 80096ba:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80096bc:	684a      	ldr	r2, [r1, #4]
 80096be:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80096c2:	4322      	orrs	r2, r4
 80096c4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80096c6:	079c      	lsls	r4, r3, #30
 80096c8:	d506      	bpl.n	80096d8 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80096ca:	6801      	ldr	r1, [r0, #0]
 80096cc:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80096ce:	684a      	ldr	r2, [r1, #4]
 80096d0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80096d4:	4322      	orrs	r2, r4
 80096d6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80096d8:	0759      	lsls	r1, r3, #29
 80096da:	d506      	bpl.n	80096ea <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80096dc:	6801      	ldr	r1, [r0, #0]
 80096de:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80096e0:	684a      	ldr	r2, [r1, #4]
 80096e2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80096e6:	4322      	orrs	r2, r4
 80096e8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80096ea:	071a      	lsls	r2, r3, #28
 80096ec:	d506      	bpl.n	80096fc <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80096ee:	6801      	ldr	r1, [r0, #0]
 80096f0:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80096f2:	684a      	ldr	r2, [r1, #4]
 80096f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80096f8:	4322      	orrs	r2, r4
 80096fa:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80096fc:	06dc      	lsls	r4, r3, #27
 80096fe:	d506      	bpl.n	800970e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009700:	6801      	ldr	r1, [r0, #0]
 8009702:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8009704:	688a      	ldr	r2, [r1, #8]
 8009706:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800970a:	4322      	orrs	r2, r4
 800970c:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800970e:	0699      	lsls	r1, r3, #26
 8009710:	d506      	bpl.n	8009720 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009712:	6801      	ldr	r1, [r0, #0]
 8009714:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8009716:	688a      	ldr	r2, [r1, #8]
 8009718:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800971c:	4322      	orrs	r2, r4
 800971e:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009720:	065a      	lsls	r2, r3, #25
 8009722:	d509      	bpl.n	8009738 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009724:	6801      	ldr	r1, [r0, #0]
 8009726:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8009728:	684a      	ldr	r2, [r1, #4]
 800972a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800972e:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009730:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009734:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009736:	d00b      	beq.n	8009750 <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009738:	061b      	lsls	r3, r3, #24
 800973a:	d506      	bpl.n	800974a <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800973c:	6802      	ldr	r2, [r0, #0]
 800973e:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8009740:	6853      	ldr	r3, [r2, #4]
 8009742:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8009746:	430b      	orrs	r3, r1
 8009748:	6053      	str	r3, [r2, #4]
}
 800974a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800974e:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009750:	684a      	ldr	r2, [r1, #4]
 8009752:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8009754:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8009758:	4322      	orrs	r2, r4
 800975a:	604a      	str	r2, [r1, #4]
 800975c:	e7ec      	b.n	8009738 <UART_AdvFeatureConfig+0x88>
 800975e:	bf00      	nop

08009760 <UART_WaitOnFlagUntilTimeout>:
{
 8009760:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009764:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009768:	6804      	ldr	r4, [r0, #0]
{
 800976a:	4607      	mov	r7, r0
 800976c:	460e      	mov	r6, r1
 800976e:	4615      	mov	r5, r2
 8009770:	4699      	mov	r9, r3
 8009772:	f1b8 3fff 	cmp.w	r8, #4294967295
 8009776:	d10a      	bne.n	800978e <UART_WaitOnFlagUntilTimeout+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009778:	69e3      	ldr	r3, [r4, #28]
 800977a:	ea36 0303 	bics.w	r3, r6, r3
 800977e:	bf0c      	ite	eq
 8009780:	2301      	moveq	r3, #1
 8009782:	2300      	movne	r3, #0
 8009784:	429d      	cmp	r5, r3
 8009786:	d0f7      	beq.n	8009778 <UART_WaitOnFlagUntilTimeout+0x18>
  return HAL_OK;
 8009788:	2000      	movs	r0, #0
}
 800978a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800978e:	69e2      	ldr	r2, [r4, #28]
 8009790:	ea36 0202 	bics.w	r2, r6, r2
 8009794:	bf0c      	ite	eq
 8009796:	2301      	moveq	r3, #1
 8009798:	2300      	movne	r3, #0
 800979a:	42ab      	cmp	r3, r5
 800979c:	d1f4      	bne.n	8009788 <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800979e:	f7f9 fa05 	bl	8002bac <HAL_GetTick>
 80097a2:	eba0 0009 	sub.w	r0, r0, r9
 80097a6:	4540      	cmp	r0, r8
 80097a8:	d833      	bhi.n	8009812 <UART_WaitOnFlagUntilTimeout+0xb2>
 80097aa:	f1b8 0f00 	cmp.w	r8, #0
 80097ae:	d030      	beq.n	8009812 <UART_WaitOnFlagUntilTimeout+0xb2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80097b0:	683c      	ldr	r4, [r7, #0]
 80097b2:	6823      	ldr	r3, [r4, #0]
 80097b4:	0758      	lsls	r0, r3, #29
 80097b6:	4622      	mov	r2, r4
 80097b8:	d5db      	bpl.n	8009772 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80097ba:	69e3      	ldr	r3, [r4, #28]
 80097bc:	0519      	lsls	r1, r3, #20
 80097be:	d5d8      	bpl.n	8009772 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80097c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80097c4:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097c6:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80097ca:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097ce:	e844 3100 	strex	r1, r3, [r4]
 80097d2:	b139      	cbz	r1, 80097e4 <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d4:	e852 3f00 	ldrex	r3, [r2]
 80097d8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097dc:	e842 3100 	strex	r1, r3, [r2]
 80097e0:	2900      	cmp	r1, #0
 80097e2:	d1f7      	bne.n	80097d4 <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097e4:	f102 0308 	add.w	r3, r2, #8
 80097e8:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097ec:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097f0:	f102 0008 	add.w	r0, r2, #8
 80097f4:	e840 3100 	strex	r1, r3, [r0]
 80097f8:	2900      	cmp	r1, #0
 80097fa:	d1f3      	bne.n	80097e4 <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 80097fc:	2320      	movs	r3, #32
 80097fe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
          __HAL_UNLOCK(huart);
 8009802:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8009806:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
          return HAL_TIMEOUT;
 800980a:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800980c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          return HAL_TIMEOUT;
 8009810:	e7bb      	b.n	800978a <UART_WaitOnFlagUntilTimeout+0x2a>
 8009812:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009814:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009818:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800981c:	e842 3100 	strex	r1, r3, [r2]
 8009820:	2900      	cmp	r1, #0
 8009822:	d1f7      	bne.n	8009814 <UART_WaitOnFlagUntilTimeout+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009824:	f102 0308 	add.w	r3, r2, #8
 8009828:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800982c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009830:	f102 0008 	add.w	r0, r2, #8
 8009834:	e840 3100 	strex	r1, r3, [r0]
 8009838:	2900      	cmp	r1, #0
 800983a:	d1f3      	bne.n	8009824 <UART_WaitOnFlagUntilTimeout+0xc4>
        huart->gState = HAL_UART_STATE_READY;
 800983c:	2320      	movs	r3, #32
 800983e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        __HAL_UNLOCK(huart);
 8009842:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8009846:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        return HAL_TIMEOUT;
 800984a:	2003      	movs	r0, #3
 800984c:	e79d      	b.n	800978a <UART_WaitOnFlagUntilTimeout+0x2a>
 800984e:	bf00      	nop

08009850 <HAL_UART_Transmit>:
{
 8009850:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009854:	4605      	mov	r5, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8009856:	f8d0 0084 	ldr.w	r0, [r0, #132]	; 0x84
 800985a:	2820      	cmp	r0, #32
{
 800985c:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 800985e:	f040 8090 	bne.w	8009982 <HAL_UART_Transmit+0x132>
    if ((pData == NULL) || (Size == 0U))
 8009862:	4689      	mov	r9, r1
 8009864:	2900      	cmp	r1, #0
 8009866:	d048      	beq.n	80098fa <HAL_UART_Transmit+0xaa>
 8009868:	4614      	mov	r4, r2
 800986a:	2a00      	cmp	r2, #0
 800986c:	d045      	beq.n	80098fa <HAL_UART_Transmit+0xaa>
 800986e:	461e      	mov	r6, r3
    __HAL_LOCK(huart);
 8009870:	f895 3080 	ldrb.w	r3, [r5, #128]	; 0x80
 8009874:	2b01      	cmp	r3, #1
 8009876:	f000 8084 	beq.w	8009982 <HAL_UART_Transmit+0x132>
 800987a:	2301      	movs	r3, #1
 800987c:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009880:	f04f 0800 	mov.w	r8, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009884:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009886:	f8c5 808c 	str.w	r8, [r5, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800988a:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
    tickstart = HAL_GetTick();
 800988e:	f7f9 f98d 	bl	8002bac <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009892:	68ab      	ldr	r3, [r5, #8]
    huart->TxXferSize  = Size;
 8009894:	f8a5 4054 	strh.w	r4, [r5, #84]	; 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009898:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferCount = Size;
 800989c:	f8a5 4056 	strh.w	r4, [r5, #86]	; 0x56
    tickstart = HAL_GetTick();
 80098a0:	4607      	mov	r7, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098a2:	d072      	beq.n	800998a <HAL_UART_Transmit+0x13a>
    while (huart->TxXferCount > 0U)
 80098a4:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
    __HAL_UNLOCK(huart);
 80098a8:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 80098aa:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 80098ac:	f885 2080 	strb.w	r2, [r5, #128]	; 0x80
    while (huart->TxXferCount > 0U)
 80098b0:	b1b3      	cbz	r3, 80098e0 <HAL_UART_Transmit+0x90>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80098b2:	682c      	ldr	r4, [r5, #0]
 80098b4:	1c71      	adds	r1, r6, #1
 80098b6:	d124      	bne.n	8009902 <HAL_UART_Transmit+0xb2>
 80098b8:	69e2      	ldr	r2, [r4, #28]
 80098ba:	0612      	lsls	r2, r2, #24
 80098bc:	d5fc      	bpl.n	80098b8 <HAL_UART_Transmit+0x68>
      if (pdata8bits == NULL)
 80098be:	f1b9 0f00 	cmp.w	r9, #0
 80098c2:	d059      	beq.n	8009978 <HAL_UART_Transmit+0x128>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80098c4:	f819 3b01 	ldrb.w	r3, [r9], #1
 80098c8:	62a3      	str	r3, [r4, #40]	; 0x28
      huart->TxXferCount--;
 80098ca:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
 80098ce:	3b01      	subs	r3, #1
 80098d0:	b29b      	uxth	r3, r3
 80098d2:	f8a5 3056 	strh.w	r3, [r5, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80098d6:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
 80098da:	b29b      	uxth	r3, r3
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d1e9      	bne.n	80098b4 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80098e0:	9600      	str	r6, [sp, #0]
 80098e2:	463b      	mov	r3, r7
 80098e4:	2200      	movs	r2, #0
 80098e6:	2140      	movs	r1, #64	; 0x40
 80098e8:	4628      	mov	r0, r5
 80098ea:	f7ff ff39 	bl	8009760 <UART_WaitOnFlagUntilTimeout>
 80098ee:	2800      	cmp	r0, #0
 80098f0:	d171      	bne.n	80099d6 <HAL_UART_Transmit+0x186>
    huart->gState = HAL_UART_STATE_READY;
 80098f2:	2320      	movs	r3, #32
 80098f4:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
    return HAL_OK;
 80098f8:	e000      	b.n	80098fc <HAL_UART_Transmit+0xac>
      return  HAL_ERROR;
 80098fa:	2001      	movs	r0, #1
}
 80098fc:	b003      	add	sp, #12
 80098fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009902:	69e3      	ldr	r3, [r4, #28]
 8009904:	061b      	lsls	r3, r3, #24
 8009906:	d4da      	bmi.n	80098be <HAL_UART_Transmit+0x6e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009908:	f7f9 f950 	bl	8002bac <HAL_GetTick>
 800990c:	1bc0      	subs	r0, r0, r7
 800990e:	4286      	cmp	r6, r0
 8009910:	d341      	bcc.n	8009996 <HAL_UART_Transmit+0x146>
 8009912:	2e00      	cmp	r6, #0
 8009914:	d03f      	beq.n	8009996 <HAL_UART_Transmit+0x146>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009916:	682c      	ldr	r4, [r5, #0]
 8009918:	6822      	ldr	r2, [r4, #0]
 800991a:	0752      	lsls	r2, r2, #29
 800991c:	4623      	mov	r3, r4
 800991e:	d5c9      	bpl.n	80098b4 <HAL_UART_Transmit+0x64>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009920:	69e2      	ldr	r2, [r4, #28]
 8009922:	0510      	lsls	r0, r2, #20
 8009924:	d5c6      	bpl.n	80098b4 <HAL_UART_Transmit+0x64>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009926:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800992a:	6222      	str	r2, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800992c:	e854 2f00 	ldrex	r2, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009930:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009934:	e844 2100 	strex	r1, r2, [r4]
 8009938:	b139      	cbz	r1, 800994a <HAL_UART_Transmit+0xfa>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800993a:	e853 2f00 	ldrex	r2, [r3]
 800993e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009942:	e843 2100 	strex	r1, r2, [r3]
 8009946:	2900      	cmp	r1, #0
 8009948:	d1f7      	bne.n	800993a <HAL_UART_Transmit+0xea>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800994a:	f103 0208 	add.w	r2, r3, #8
 800994e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009952:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009956:	f103 0008 	add.w	r0, r3, #8
 800995a:	e840 2100 	strex	r1, r2, [r0]
 800995e:	2900      	cmp	r1, #0
 8009960:	d1f3      	bne.n	800994a <HAL_UART_Transmit+0xfa>
          huart->gState = HAL_UART_STATE_READY;
 8009962:	2320      	movs	r3, #32
 8009964:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
          __HAL_UNLOCK(huart);
 8009968:	f885 1080 	strb.w	r1, [r5, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800996c:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        return HAL_TIMEOUT;
 8009970:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009972:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
          return HAL_TIMEOUT;
 8009976:	e7c1      	b.n	80098fc <HAL_UART_Transmit+0xac>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009978:	f838 3b02 	ldrh.w	r3, [r8], #2
 800997c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009980:	e7a2      	b.n	80098c8 <HAL_UART_Transmit+0x78>
    return HAL_BUSY;
 8009982:	2002      	movs	r0, #2
}
 8009984:	b003      	add	sp, #12
 8009986:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800998a:	692b      	ldr	r3, [r5, #16]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d189      	bne.n	80098a4 <HAL_UART_Transmit+0x54>
 8009990:	46c8      	mov	r8, r9
      pdata8bits  = NULL;
 8009992:	4699      	mov	r9, r3
 8009994:	e786      	b.n	80098a4 <HAL_UART_Transmit+0x54>
 8009996:	682b      	ldr	r3, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009998:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800999c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099a0:	e843 2100 	strex	r1, r2, [r3]
 80099a4:	2900      	cmp	r1, #0
 80099a6:	d1f7      	bne.n	8009998 <HAL_UART_Transmit+0x148>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099a8:	f103 0208 	add.w	r2, r3, #8
 80099ac:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099b0:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099b4:	f103 0008 	add.w	r0, r3, #8
 80099b8:	e840 2100 	strex	r1, r2, [r0]
 80099bc:	2900      	cmp	r1, #0
 80099be:	d1f3      	bne.n	80099a8 <HAL_UART_Transmit+0x158>
        huart->gState = HAL_UART_STATE_READY;
 80099c0:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 80099c2:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 80099c4:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        __HAL_UNLOCK(huart);
 80099c8:	f885 1080 	strb.w	r1, [r5, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80099cc:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
}
 80099d0:	b003      	add	sp, #12
 80099d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return HAL_TIMEOUT;
 80099d6:	2003      	movs	r0, #3
 80099d8:	e790      	b.n	80098fc <HAL_UART_Transmit+0xac>
 80099da:	bf00      	nop

080099dc <HAL_UART_Init>:
  if (huart == NULL)
 80099dc:	2800      	cmp	r0, #0
 80099de:	d066      	beq.n	8009aae <HAL_UART_Init+0xd2>
{
 80099e0:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 80099e2:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 80099e6:	b082      	sub	sp, #8
 80099e8:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d04c      	beq.n	8009a88 <HAL_UART_Init+0xac>
  __HAL_UART_DISABLE(huart);
 80099ee:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80099f0:	2324      	movs	r3, #36	; 0x24
 80099f2:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 80099f6:	6813      	ldr	r3, [r2, #0]
 80099f8:	f023 0301 	bic.w	r3, r3, #1
  if (UART_SetConfig(huart) == HAL_ERROR)
 80099fc:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80099fe:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009a00:	f7ff fccc 	bl	800939c <UART_SetConfig>
 8009a04:	2801      	cmp	r0, #1
 8009a06:	d03c      	beq.n	8009a82 <HAL_UART_Init+0xa6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009a08:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d135      	bne.n	8009a7a <HAL_UART_Init+0x9e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a0e:	6823      	ldr	r3, [r4, #0]
 8009a10:	6859      	ldr	r1, [r3, #4]
 8009a12:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
 8009a16:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a18:	6899      	ldr	r1, [r3, #8]
 8009a1a:	f021 012a 	bic.w	r1, r1, #42	; 0x2a
 8009a1e:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8009a20:	6819      	ldr	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a22:	2500      	movs	r5, #0
  __HAL_UART_ENABLE(huart);
 8009a24:	f041 0101 	orr.w	r1, r1, #1
 8009a28:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a2a:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
  tickstart = HAL_GetTick();
 8009a2e:	f7f9 f8bd 	bl	8002bac <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009a32:	6823      	ldr	r3, [r4, #0]
 8009a34:	681a      	ldr	r2, [r3, #0]
 8009a36:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 8009a38:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009a3a:	d40e      	bmi.n	8009a5a <HAL_UART_Init+0x7e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	075b      	lsls	r3, r3, #29
 8009a40:	d427      	bmi.n	8009a92 <HAL_UART_Init+0xb6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a42:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8009a44:	2220      	movs	r2, #32
 8009a46:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8009a4a:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8009a4e:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  return HAL_OK;
 8009a52:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a54:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8009a56:	b002      	add	sp, #8
 8009a58:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009a5a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009a5e:	9300      	str	r3, [sp, #0]
 8009a60:	462a      	mov	r2, r5
 8009a62:	4603      	mov	r3, r0
 8009a64:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009a68:	4620      	mov	r0, r4
 8009a6a:	f7ff fe79 	bl	8009760 <UART_WaitOnFlagUntilTimeout>
 8009a6e:	b9e0      	cbnz	r0, 8009aaa <HAL_UART_Init+0xce>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009a70:	6823      	ldr	r3, [r4, #0]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	075b      	lsls	r3, r3, #29
 8009a76:	d40c      	bmi.n	8009a92 <HAL_UART_Init+0xb6>
 8009a78:	e7e3      	b.n	8009a42 <HAL_UART_Init+0x66>
    UART_AdvFeatureConfig(huart);
 8009a7a:	4620      	mov	r0, r4
 8009a7c:	f7ff fe18 	bl	80096b0 <UART_AdvFeatureConfig>
 8009a80:	e7c5      	b.n	8009a0e <HAL_UART_Init+0x32>
    return HAL_ERROR;
 8009a82:	2001      	movs	r0, #1
}
 8009a84:	b002      	add	sp, #8
 8009a86:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 8009a88:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 8009a8c:	f7fb f81e 	bl	8004acc <HAL_UART_MspInit>
 8009a90:	e7ad      	b.n	80099ee <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009a92:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009a96:	9300      	str	r3, [sp, #0]
 8009a98:	2200      	movs	r2, #0
 8009a9a:	4633      	mov	r3, r6
 8009a9c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009aa0:	4620      	mov	r0, r4
 8009aa2:	f7ff fe5d 	bl	8009760 <UART_WaitOnFlagUntilTimeout>
 8009aa6:	2800      	cmp	r0, #0
 8009aa8:	d0cb      	beq.n	8009a42 <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 8009aaa:	2003      	movs	r0, #3
 8009aac:	e7d3      	b.n	8009a56 <HAL_UART_Init+0x7a>
    return HAL_ERROR;
 8009aae:	2001      	movs	r0, #1
}
 8009ab0:	4770      	bx	lr
 8009ab2:	bf00      	nop

08009ab4 <UART_Start_Receive_DMA>:
{
 8009ab4:	b570      	push	{r4, r5, r6, lr}
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009ab6:	2322      	movs	r3, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ab8:	2500      	movs	r5, #0
 8009aba:	f8c0 508c 	str.w	r5, [r0, #140]	; 0x8c
{
 8009abe:	4604      	mov	r4, r0
  huart->pRxBuffPtr = pData;
 8009ac0:	6581      	str	r1, [r0, #88]	; 0x58
  huart->RxXferSize = Size;
 8009ac2:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009ac6:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  if (huart->hdmarx != NULL)
 8009aca:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 8009acc:	b168      	cbz	r0, 8009aea <UART_Start_Receive_DMA+0x36>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009ace:	4e20      	ldr	r6, [pc, #128]	; (8009b50 <UART_Start_Receive_DMA+0x9c>)
    huart->hdmarx->XferAbortCallback = NULL;
 8009ad0:	6385      	str	r5, [r0, #56]	; 0x38
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009ad2:	4613      	mov	r3, r2
 8009ad4:	460a      	mov	r2, r1
 8009ad6:	6821      	ldr	r1, [r4, #0]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009ad8:	62c6      	str	r6, [r0, #44]	; 0x2c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009ada:	4e1e      	ldr	r6, [pc, #120]	; (8009b54 <UART_Start_Receive_DMA+0xa0>)
 8009adc:	6306      	str	r6, [r0, #48]	; 0x30
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009ade:	4e1e      	ldr	r6, [pc, #120]	; (8009b58 <UART_Start_Receive_DMA+0xa4>)
 8009ae0:	6346      	str	r6, [r0, #52]	; 0x34
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009ae2:	3124      	adds	r1, #36	; 0x24
 8009ae4:	f7fc f988 	bl	8005df8 <HAL_DMA_Start_IT>
 8009ae8:	bb40      	cbnz	r0, 8009b3c <UART_Start_Receive_DMA+0x88>
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009aea:	6923      	ldr	r3, [r4, #16]
  __HAL_UNLOCK(huart);
 8009aec:	2200      	movs	r2, #0
 8009aee:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009af2:	b14b      	cbz	r3, 8009b08 <UART_Start_Receive_DMA+0x54>
 8009af4:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009af6:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009afa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009afe:	e843 2100 	strex	r1, r2, [r3]
 8009b02:	2900      	cmp	r1, #0
 8009b04:	d1f7      	bne.n	8009af6 <UART_Start_Receive_DMA+0x42>
 8009b06:	e000      	b.n	8009b0a <UART_Start_Receive_DMA+0x56>
 8009b08:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b0a:	f103 0208 	add.w	r2, r3, #8
 8009b0e:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b12:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b16:	f103 0008 	add.w	r0, r3, #8
 8009b1a:	e840 2100 	strex	r1, r2, [r0]
 8009b1e:	2900      	cmp	r1, #0
 8009b20:	d1f3      	bne.n	8009b0a <UART_Start_Receive_DMA+0x56>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b22:	f103 0208 	add.w	r2, r3, #8
 8009b26:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b2e:	f103 0108 	add.w	r1, r3, #8
 8009b32:	e841 2000 	strex	r0, r2, [r1]
 8009b36:	2800      	cmp	r0, #0
 8009b38:	d1f3      	bne.n	8009b22 <UART_Start_Receive_DMA+0x6e>
}
 8009b3a:	bd70      	pop	{r4, r5, r6, pc}
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009b3c:	2210      	movs	r2, #16
      huart->RxState = HAL_UART_STATE_READY;
 8009b3e:	2320      	movs	r3, #32
      __HAL_UNLOCK(huart);
 8009b40:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009b44:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
      return HAL_ERROR;
 8009b48:	2001      	movs	r0, #1
      huart->RxState = HAL_UART_STATE_READY;
 8009b4a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
}
 8009b4e:	bd70      	pop	{r4, r5, r6, pc}
 8009b50:	08009305 	.word	0x08009305
 8009b54:	080092e9 	.word	0x080092e9
 8009b58:	08008a3d 	.word	0x08008a3d

08009b5c <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8009b5c:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8009b60:	2b20      	cmp	r3, #32
 8009b62:	d120      	bne.n	8009ba6 <HAL_UART_Receive_DMA+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8009b64:	b1e9      	cbz	r1, 8009ba2 <HAL_UART_Receive_DMA+0x46>
 8009b66:	b1e2      	cbz	r2, 8009ba2 <HAL_UART_Receive_DMA+0x46>
    __HAL_LOCK(huart);
 8009b68:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8009b6c:	2b01      	cmp	r3, #1
 8009b6e:	d01a      	beq.n	8009ba6 <HAL_UART_Receive_DMA+0x4a>
{
 8009b70:	b430      	push	{r4, r5}
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009b72:	4b0e      	ldr	r3, [pc, #56]	; (8009bac <HAL_UART_Receive_DMA+0x50>)
 8009b74:	6804      	ldr	r4, [r0, #0]
    __HAL_LOCK(huart);
 8009b76:	2501      	movs	r5, #1
 8009b78:	f880 5080 	strb.w	r5, [r0, #128]	; 0x80
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009b7c:	429c      	cmp	r4, r3
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b7e:	f04f 0500 	mov.w	r5, #0
 8009b82:	66c5      	str	r5, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009b84:	d00a      	beq.n	8009b9c <HAL_UART_Receive_DMA+0x40>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009b86:	6863      	ldr	r3, [r4, #4]
 8009b88:	021b      	lsls	r3, r3, #8
 8009b8a:	d507      	bpl.n	8009b9c <HAL_UART_Receive_DMA+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b8c:	e854 3f00 	ldrex	r3, [r4]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009b90:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b94:	e844 3500 	strex	r5, r3, [r4]
 8009b98:	2d00      	cmp	r5, #0
 8009b9a:	d1f7      	bne.n	8009b8c <HAL_UART_Receive_DMA+0x30>
}
 8009b9c:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009b9e:	f7ff bf89 	b.w	8009ab4 <UART_Start_Receive_DMA>
      return HAL_ERROR;
 8009ba2:	2001      	movs	r0, #1
 8009ba4:	4770      	bx	lr
    return HAL_BUSY;
 8009ba6:	2002      	movs	r0, #2
}
 8009ba8:	4770      	bx	lr
 8009baa:	bf00      	nop
 8009bac:	40008000 	.word	0x40008000

08009bb0 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009bb0:	4770      	bx	lr
 8009bb2:	bf00      	nop

08009bb4 <HAL_UARTEx_RxFifoFullCallback>:
 8009bb4:	4770      	bx	lr
 8009bb6:	bf00      	nop

08009bb8 <HAL_UARTEx_TxFifoEmptyCallback>:
 8009bb8:	4770      	bx	lr
 8009bba:	bf00      	nop

08009bbc <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009bbc:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8009bc0:	2b01      	cmp	r3, #1
 8009bc2:	d017      	beq.n	8009bf4 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009bc4:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009bc6:	2324      	movs	r3, #36	; 0x24
{
 8009bc8:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 8009bca:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009bce:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009bd0:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009bd2:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 8009bd4:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009bd8:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 8009bdc:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009bde:	6643      	str	r3, [r0, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009be0:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009be2:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 8009be6:	2220      	movs	r2, #32
 8009be8:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84

  return HAL_OK;
}
 8009bec:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 8009bf0:	4618      	mov	r0, r3
}
 8009bf2:	4770      	bx	lr
  __HAL_LOCK(huart);
 8009bf4:	2002      	movs	r0, #2
}
 8009bf6:	4770      	bx	lr

08009bf8 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009bf8:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 8009bfc:	2a01      	cmp	r2, #1
 8009bfe:	d037      	beq.n	8009c70 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 8009c00:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009c02:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009c04:	2024      	movs	r0, #36	; 0x24
{
 8009c06:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8009c08:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009c0c:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009c0e:	6810      	ldr	r0, [r2, #0]
 8009c10:	f020 0001 	bic.w	r0, r0, #1
 8009c14:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009c16:	6890      	ldr	r0, [r2, #8]
 8009c18:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 8009c1c:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009c1e:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009c20:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009c22:	b310      	cbz	r0, 8009c6a <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009c24:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009c26:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 8009c28:	4d12      	ldr	r5, [pc, #72]	; (8009c74 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009c2a:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009c2e:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009c32:	4911      	ldr	r1, [pc, #68]	; (8009c78 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 8009c34:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009c38:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8009c3c:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8009c40:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009c44:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009c46:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009c48:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009c4c:	fbb1 f1f5 	udiv	r1, r1, r5
 8009c50:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 8009c54:	2100      	movs	r1, #0
 8009c56:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 8009c5a:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c5c:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8009c5e:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 8009c62:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8009c64:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 8009c68:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 8009c6a:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8009c6c:	4608      	mov	r0, r1
 8009c6e:	e7ef      	b.n	8009c50 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8009c70:	2002      	movs	r0, #2
}
 8009c72:	4770      	bx	lr
 8009c74:	0800de6c 	.word	0x0800de6c
 8009c78:	0800de74 	.word	0x0800de74

08009c7c <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 8009c7c:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 8009c80:	2a01      	cmp	r2, #1
 8009c82:	d037      	beq.n	8009cf4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 8009c84:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009c86:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009c88:	2024      	movs	r0, #36	; 0x24
{
 8009c8a:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8009c8c:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009c90:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8009c92:	6810      	ldr	r0, [r2, #0]
 8009c94:	f020 0001 	bic.w	r0, r0, #1
 8009c98:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009c9a:	6890      	ldr	r0, [r2, #8]
 8009c9c:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 8009ca0:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009ca2:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009ca4:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009ca6:	b310      	cbz	r0, 8009cee <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009ca8:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009caa:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 8009cac:	4d12      	ldr	r5, [pc, #72]	; (8009cf8 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009cae:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009cb2:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009cb6:	4911      	ldr	r1, [pc, #68]	; (8009cfc <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8009cb8:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009cbc:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8009cc0:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8009cc4:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009cc8:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009cca:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009ccc:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009cd0:	fbb1 f1f5 	udiv	r1, r1, r5
 8009cd4:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 8009cd8:	2100      	movs	r1, #0
 8009cda:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 8009cde:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ce0:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8009ce2:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 8009ce6:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8009ce8:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 8009cec:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 8009cee:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8009cf0:	4608      	mov	r0, r1
 8009cf2:	e7ef      	b.n	8009cd4 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8009cf4:	2002      	movs	r0, #2
}
 8009cf6:	4770      	bx	lr
 8009cf8:	0800de6c 	.word	0x0800de6c
 8009cfc:	0800de74 	.word	0x0800de74

08009d00 <__cvt>:
 8009d00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d04:	ec55 4b10 	vmov	r4, r5, d0
 8009d08:	2d00      	cmp	r5, #0
 8009d0a:	460e      	mov	r6, r1
 8009d0c:	4619      	mov	r1, r3
 8009d0e:	462b      	mov	r3, r5
 8009d10:	bfbb      	ittet	lt
 8009d12:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009d16:	461d      	movlt	r5, r3
 8009d18:	2300      	movge	r3, #0
 8009d1a:	232d      	movlt	r3, #45	; 0x2d
 8009d1c:	700b      	strb	r3, [r1, #0]
 8009d1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d20:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009d24:	4691      	mov	r9, r2
 8009d26:	f023 0820 	bic.w	r8, r3, #32
 8009d2a:	bfbc      	itt	lt
 8009d2c:	4622      	movlt	r2, r4
 8009d2e:	4614      	movlt	r4, r2
 8009d30:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009d34:	d005      	beq.n	8009d42 <__cvt+0x42>
 8009d36:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009d3a:	d100      	bne.n	8009d3e <__cvt+0x3e>
 8009d3c:	3601      	adds	r6, #1
 8009d3e:	2102      	movs	r1, #2
 8009d40:	e000      	b.n	8009d44 <__cvt+0x44>
 8009d42:	2103      	movs	r1, #3
 8009d44:	ab03      	add	r3, sp, #12
 8009d46:	9301      	str	r3, [sp, #4]
 8009d48:	ab02      	add	r3, sp, #8
 8009d4a:	9300      	str	r3, [sp, #0]
 8009d4c:	ec45 4b10 	vmov	d0, r4, r5
 8009d50:	4653      	mov	r3, sl
 8009d52:	4632      	mov	r2, r6
 8009d54:	f001 f810 	bl	800ad78 <_dtoa_r>
 8009d58:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009d5c:	4607      	mov	r7, r0
 8009d5e:	d102      	bne.n	8009d66 <__cvt+0x66>
 8009d60:	f019 0f01 	tst.w	r9, #1
 8009d64:	d022      	beq.n	8009dac <__cvt+0xac>
 8009d66:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009d6a:	eb07 0906 	add.w	r9, r7, r6
 8009d6e:	d110      	bne.n	8009d92 <__cvt+0x92>
 8009d70:	783b      	ldrb	r3, [r7, #0]
 8009d72:	2b30      	cmp	r3, #48	; 0x30
 8009d74:	d10a      	bne.n	8009d8c <__cvt+0x8c>
 8009d76:	2200      	movs	r2, #0
 8009d78:	2300      	movs	r3, #0
 8009d7a:	4620      	mov	r0, r4
 8009d7c:	4629      	mov	r1, r5
 8009d7e:	f7f6 fecb 	bl	8000b18 <__aeabi_dcmpeq>
 8009d82:	b918      	cbnz	r0, 8009d8c <__cvt+0x8c>
 8009d84:	f1c6 0601 	rsb	r6, r6, #1
 8009d88:	f8ca 6000 	str.w	r6, [sl]
 8009d8c:	f8da 3000 	ldr.w	r3, [sl]
 8009d90:	4499      	add	r9, r3
 8009d92:	2200      	movs	r2, #0
 8009d94:	2300      	movs	r3, #0
 8009d96:	4620      	mov	r0, r4
 8009d98:	4629      	mov	r1, r5
 8009d9a:	f7f6 febd 	bl	8000b18 <__aeabi_dcmpeq>
 8009d9e:	b108      	cbz	r0, 8009da4 <__cvt+0xa4>
 8009da0:	f8cd 900c 	str.w	r9, [sp, #12]
 8009da4:	2230      	movs	r2, #48	; 0x30
 8009da6:	9b03      	ldr	r3, [sp, #12]
 8009da8:	454b      	cmp	r3, r9
 8009daa:	d307      	bcc.n	8009dbc <__cvt+0xbc>
 8009dac:	9b03      	ldr	r3, [sp, #12]
 8009dae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009db0:	1bdb      	subs	r3, r3, r7
 8009db2:	4638      	mov	r0, r7
 8009db4:	6013      	str	r3, [r2, #0]
 8009db6:	b004      	add	sp, #16
 8009db8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dbc:	1c59      	adds	r1, r3, #1
 8009dbe:	9103      	str	r1, [sp, #12]
 8009dc0:	701a      	strb	r2, [r3, #0]
 8009dc2:	e7f0      	b.n	8009da6 <__cvt+0xa6>

08009dc4 <__exponent>:
 8009dc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009dc6:	4603      	mov	r3, r0
 8009dc8:	2900      	cmp	r1, #0
 8009dca:	bfb8      	it	lt
 8009dcc:	4249      	neglt	r1, r1
 8009dce:	f803 2b02 	strb.w	r2, [r3], #2
 8009dd2:	bfb4      	ite	lt
 8009dd4:	222d      	movlt	r2, #45	; 0x2d
 8009dd6:	222b      	movge	r2, #43	; 0x2b
 8009dd8:	2909      	cmp	r1, #9
 8009dda:	7042      	strb	r2, [r0, #1]
 8009ddc:	dd2a      	ble.n	8009e34 <__exponent+0x70>
 8009dde:	f10d 0207 	add.w	r2, sp, #7
 8009de2:	4617      	mov	r7, r2
 8009de4:	260a      	movs	r6, #10
 8009de6:	4694      	mov	ip, r2
 8009de8:	fb91 f5f6 	sdiv	r5, r1, r6
 8009dec:	fb06 1415 	mls	r4, r6, r5, r1
 8009df0:	3430      	adds	r4, #48	; 0x30
 8009df2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009df6:	460c      	mov	r4, r1
 8009df8:	2c63      	cmp	r4, #99	; 0x63
 8009dfa:	f102 32ff 	add.w	r2, r2, #4294967295
 8009dfe:	4629      	mov	r1, r5
 8009e00:	dcf1      	bgt.n	8009de6 <__exponent+0x22>
 8009e02:	3130      	adds	r1, #48	; 0x30
 8009e04:	f1ac 0402 	sub.w	r4, ip, #2
 8009e08:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009e0c:	1c41      	adds	r1, r0, #1
 8009e0e:	4622      	mov	r2, r4
 8009e10:	42ba      	cmp	r2, r7
 8009e12:	d30a      	bcc.n	8009e2a <__exponent+0x66>
 8009e14:	f10d 0209 	add.w	r2, sp, #9
 8009e18:	eba2 020c 	sub.w	r2, r2, ip
 8009e1c:	42bc      	cmp	r4, r7
 8009e1e:	bf88      	it	hi
 8009e20:	2200      	movhi	r2, #0
 8009e22:	4413      	add	r3, r2
 8009e24:	1a18      	subs	r0, r3, r0
 8009e26:	b003      	add	sp, #12
 8009e28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e2a:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009e2e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009e32:	e7ed      	b.n	8009e10 <__exponent+0x4c>
 8009e34:	2330      	movs	r3, #48	; 0x30
 8009e36:	3130      	adds	r1, #48	; 0x30
 8009e38:	7083      	strb	r3, [r0, #2]
 8009e3a:	70c1      	strb	r1, [r0, #3]
 8009e3c:	1d03      	adds	r3, r0, #4
 8009e3e:	e7f1      	b.n	8009e24 <__exponent+0x60>

08009e40 <_printf_float>:
 8009e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e44:	ed2d 8b02 	vpush	{d8}
 8009e48:	b08d      	sub	sp, #52	; 0x34
 8009e4a:	460c      	mov	r4, r1
 8009e4c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009e50:	4616      	mov	r6, r2
 8009e52:	461f      	mov	r7, r3
 8009e54:	4605      	mov	r5, r0
 8009e56:	f000 fe8f 	bl	800ab78 <_localeconv_r>
 8009e5a:	f8d0 a000 	ldr.w	sl, [r0]
 8009e5e:	4650      	mov	r0, sl
 8009e60:	f7f6 fa2e 	bl	80002c0 <strlen>
 8009e64:	2300      	movs	r3, #0
 8009e66:	930a      	str	r3, [sp, #40]	; 0x28
 8009e68:	6823      	ldr	r3, [r4, #0]
 8009e6a:	9305      	str	r3, [sp, #20]
 8009e6c:	f8d8 3000 	ldr.w	r3, [r8]
 8009e70:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009e74:	3307      	adds	r3, #7
 8009e76:	f023 0307 	bic.w	r3, r3, #7
 8009e7a:	f103 0208 	add.w	r2, r3, #8
 8009e7e:	f8c8 2000 	str.w	r2, [r8]
 8009e82:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009e86:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009e8a:	9307      	str	r3, [sp, #28]
 8009e8c:	f8cd 8018 	str.w	r8, [sp, #24]
 8009e90:	ee08 0a10 	vmov	s16, r0
 8009e94:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009e98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009e9c:	4b9e      	ldr	r3, [pc, #632]	; (800a118 <_printf_float+0x2d8>)
 8009e9e:	f04f 32ff 	mov.w	r2, #4294967295
 8009ea2:	f7f6 fe6b 	bl	8000b7c <__aeabi_dcmpun>
 8009ea6:	bb88      	cbnz	r0, 8009f0c <_printf_float+0xcc>
 8009ea8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009eac:	4b9a      	ldr	r3, [pc, #616]	; (800a118 <_printf_float+0x2d8>)
 8009eae:	f04f 32ff 	mov.w	r2, #4294967295
 8009eb2:	f7f6 fe45 	bl	8000b40 <__aeabi_dcmple>
 8009eb6:	bb48      	cbnz	r0, 8009f0c <_printf_float+0xcc>
 8009eb8:	2200      	movs	r2, #0
 8009eba:	2300      	movs	r3, #0
 8009ebc:	4640      	mov	r0, r8
 8009ebe:	4649      	mov	r1, r9
 8009ec0:	f7f6 fe34 	bl	8000b2c <__aeabi_dcmplt>
 8009ec4:	b110      	cbz	r0, 8009ecc <_printf_float+0x8c>
 8009ec6:	232d      	movs	r3, #45	; 0x2d
 8009ec8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ecc:	4a93      	ldr	r2, [pc, #588]	; (800a11c <_printf_float+0x2dc>)
 8009ece:	4b94      	ldr	r3, [pc, #592]	; (800a120 <_printf_float+0x2e0>)
 8009ed0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009ed4:	bf94      	ite	ls
 8009ed6:	4690      	movls	r8, r2
 8009ed8:	4698      	movhi	r8, r3
 8009eda:	2303      	movs	r3, #3
 8009edc:	6123      	str	r3, [r4, #16]
 8009ede:	9b05      	ldr	r3, [sp, #20]
 8009ee0:	f023 0304 	bic.w	r3, r3, #4
 8009ee4:	6023      	str	r3, [r4, #0]
 8009ee6:	f04f 0900 	mov.w	r9, #0
 8009eea:	9700      	str	r7, [sp, #0]
 8009eec:	4633      	mov	r3, r6
 8009eee:	aa0b      	add	r2, sp, #44	; 0x2c
 8009ef0:	4621      	mov	r1, r4
 8009ef2:	4628      	mov	r0, r5
 8009ef4:	f000 f9da 	bl	800a2ac <_printf_common>
 8009ef8:	3001      	adds	r0, #1
 8009efa:	f040 8090 	bne.w	800a01e <_printf_float+0x1de>
 8009efe:	f04f 30ff 	mov.w	r0, #4294967295
 8009f02:	b00d      	add	sp, #52	; 0x34
 8009f04:	ecbd 8b02 	vpop	{d8}
 8009f08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f0c:	4642      	mov	r2, r8
 8009f0e:	464b      	mov	r3, r9
 8009f10:	4640      	mov	r0, r8
 8009f12:	4649      	mov	r1, r9
 8009f14:	f7f6 fe32 	bl	8000b7c <__aeabi_dcmpun>
 8009f18:	b140      	cbz	r0, 8009f2c <_printf_float+0xec>
 8009f1a:	464b      	mov	r3, r9
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	bfbc      	itt	lt
 8009f20:	232d      	movlt	r3, #45	; 0x2d
 8009f22:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009f26:	4a7f      	ldr	r2, [pc, #508]	; (800a124 <_printf_float+0x2e4>)
 8009f28:	4b7f      	ldr	r3, [pc, #508]	; (800a128 <_printf_float+0x2e8>)
 8009f2a:	e7d1      	b.n	8009ed0 <_printf_float+0x90>
 8009f2c:	6863      	ldr	r3, [r4, #4]
 8009f2e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009f32:	9206      	str	r2, [sp, #24]
 8009f34:	1c5a      	adds	r2, r3, #1
 8009f36:	d13f      	bne.n	8009fb8 <_printf_float+0x178>
 8009f38:	2306      	movs	r3, #6
 8009f3a:	6063      	str	r3, [r4, #4]
 8009f3c:	9b05      	ldr	r3, [sp, #20]
 8009f3e:	6861      	ldr	r1, [r4, #4]
 8009f40:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009f44:	2300      	movs	r3, #0
 8009f46:	9303      	str	r3, [sp, #12]
 8009f48:	ab0a      	add	r3, sp, #40	; 0x28
 8009f4a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009f4e:	ab09      	add	r3, sp, #36	; 0x24
 8009f50:	ec49 8b10 	vmov	d0, r8, r9
 8009f54:	9300      	str	r3, [sp, #0]
 8009f56:	6022      	str	r2, [r4, #0]
 8009f58:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009f5c:	4628      	mov	r0, r5
 8009f5e:	f7ff fecf 	bl	8009d00 <__cvt>
 8009f62:	9b06      	ldr	r3, [sp, #24]
 8009f64:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009f66:	2b47      	cmp	r3, #71	; 0x47
 8009f68:	4680      	mov	r8, r0
 8009f6a:	d108      	bne.n	8009f7e <_printf_float+0x13e>
 8009f6c:	1cc8      	adds	r0, r1, #3
 8009f6e:	db02      	blt.n	8009f76 <_printf_float+0x136>
 8009f70:	6863      	ldr	r3, [r4, #4]
 8009f72:	4299      	cmp	r1, r3
 8009f74:	dd41      	ble.n	8009ffa <_printf_float+0x1ba>
 8009f76:	f1ab 0302 	sub.w	r3, fp, #2
 8009f7a:	fa5f fb83 	uxtb.w	fp, r3
 8009f7e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009f82:	d820      	bhi.n	8009fc6 <_printf_float+0x186>
 8009f84:	3901      	subs	r1, #1
 8009f86:	465a      	mov	r2, fp
 8009f88:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009f8c:	9109      	str	r1, [sp, #36]	; 0x24
 8009f8e:	f7ff ff19 	bl	8009dc4 <__exponent>
 8009f92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f94:	1813      	adds	r3, r2, r0
 8009f96:	2a01      	cmp	r2, #1
 8009f98:	4681      	mov	r9, r0
 8009f9a:	6123      	str	r3, [r4, #16]
 8009f9c:	dc02      	bgt.n	8009fa4 <_printf_float+0x164>
 8009f9e:	6822      	ldr	r2, [r4, #0]
 8009fa0:	07d2      	lsls	r2, r2, #31
 8009fa2:	d501      	bpl.n	8009fa8 <_printf_float+0x168>
 8009fa4:	3301      	adds	r3, #1
 8009fa6:	6123      	str	r3, [r4, #16]
 8009fa8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d09c      	beq.n	8009eea <_printf_float+0xaa>
 8009fb0:	232d      	movs	r3, #45	; 0x2d
 8009fb2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009fb6:	e798      	b.n	8009eea <_printf_float+0xaa>
 8009fb8:	9a06      	ldr	r2, [sp, #24]
 8009fba:	2a47      	cmp	r2, #71	; 0x47
 8009fbc:	d1be      	bne.n	8009f3c <_printf_float+0xfc>
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d1bc      	bne.n	8009f3c <_printf_float+0xfc>
 8009fc2:	2301      	movs	r3, #1
 8009fc4:	e7b9      	b.n	8009f3a <_printf_float+0xfa>
 8009fc6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009fca:	d118      	bne.n	8009ffe <_printf_float+0x1be>
 8009fcc:	2900      	cmp	r1, #0
 8009fce:	6863      	ldr	r3, [r4, #4]
 8009fd0:	dd0b      	ble.n	8009fea <_printf_float+0x1aa>
 8009fd2:	6121      	str	r1, [r4, #16]
 8009fd4:	b913      	cbnz	r3, 8009fdc <_printf_float+0x19c>
 8009fd6:	6822      	ldr	r2, [r4, #0]
 8009fd8:	07d0      	lsls	r0, r2, #31
 8009fda:	d502      	bpl.n	8009fe2 <_printf_float+0x1a2>
 8009fdc:	3301      	adds	r3, #1
 8009fde:	440b      	add	r3, r1
 8009fe0:	6123      	str	r3, [r4, #16]
 8009fe2:	65a1      	str	r1, [r4, #88]	; 0x58
 8009fe4:	f04f 0900 	mov.w	r9, #0
 8009fe8:	e7de      	b.n	8009fa8 <_printf_float+0x168>
 8009fea:	b913      	cbnz	r3, 8009ff2 <_printf_float+0x1b2>
 8009fec:	6822      	ldr	r2, [r4, #0]
 8009fee:	07d2      	lsls	r2, r2, #31
 8009ff0:	d501      	bpl.n	8009ff6 <_printf_float+0x1b6>
 8009ff2:	3302      	adds	r3, #2
 8009ff4:	e7f4      	b.n	8009fe0 <_printf_float+0x1a0>
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	e7f2      	b.n	8009fe0 <_printf_float+0x1a0>
 8009ffa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009ffe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a000:	4299      	cmp	r1, r3
 800a002:	db05      	blt.n	800a010 <_printf_float+0x1d0>
 800a004:	6823      	ldr	r3, [r4, #0]
 800a006:	6121      	str	r1, [r4, #16]
 800a008:	07d8      	lsls	r0, r3, #31
 800a00a:	d5ea      	bpl.n	8009fe2 <_printf_float+0x1a2>
 800a00c:	1c4b      	adds	r3, r1, #1
 800a00e:	e7e7      	b.n	8009fe0 <_printf_float+0x1a0>
 800a010:	2900      	cmp	r1, #0
 800a012:	bfd4      	ite	le
 800a014:	f1c1 0202 	rsble	r2, r1, #2
 800a018:	2201      	movgt	r2, #1
 800a01a:	4413      	add	r3, r2
 800a01c:	e7e0      	b.n	8009fe0 <_printf_float+0x1a0>
 800a01e:	6823      	ldr	r3, [r4, #0]
 800a020:	055a      	lsls	r2, r3, #21
 800a022:	d407      	bmi.n	800a034 <_printf_float+0x1f4>
 800a024:	6923      	ldr	r3, [r4, #16]
 800a026:	4642      	mov	r2, r8
 800a028:	4631      	mov	r1, r6
 800a02a:	4628      	mov	r0, r5
 800a02c:	47b8      	blx	r7
 800a02e:	3001      	adds	r0, #1
 800a030:	d12c      	bne.n	800a08c <_printf_float+0x24c>
 800a032:	e764      	b.n	8009efe <_printf_float+0xbe>
 800a034:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a038:	f240 80e0 	bls.w	800a1fc <_printf_float+0x3bc>
 800a03c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a040:	2200      	movs	r2, #0
 800a042:	2300      	movs	r3, #0
 800a044:	f7f6 fd68 	bl	8000b18 <__aeabi_dcmpeq>
 800a048:	2800      	cmp	r0, #0
 800a04a:	d034      	beq.n	800a0b6 <_printf_float+0x276>
 800a04c:	4a37      	ldr	r2, [pc, #220]	; (800a12c <_printf_float+0x2ec>)
 800a04e:	2301      	movs	r3, #1
 800a050:	4631      	mov	r1, r6
 800a052:	4628      	mov	r0, r5
 800a054:	47b8      	blx	r7
 800a056:	3001      	adds	r0, #1
 800a058:	f43f af51 	beq.w	8009efe <_printf_float+0xbe>
 800a05c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a060:	429a      	cmp	r2, r3
 800a062:	db02      	blt.n	800a06a <_printf_float+0x22a>
 800a064:	6823      	ldr	r3, [r4, #0]
 800a066:	07d8      	lsls	r0, r3, #31
 800a068:	d510      	bpl.n	800a08c <_printf_float+0x24c>
 800a06a:	ee18 3a10 	vmov	r3, s16
 800a06e:	4652      	mov	r2, sl
 800a070:	4631      	mov	r1, r6
 800a072:	4628      	mov	r0, r5
 800a074:	47b8      	blx	r7
 800a076:	3001      	adds	r0, #1
 800a078:	f43f af41 	beq.w	8009efe <_printf_float+0xbe>
 800a07c:	f04f 0800 	mov.w	r8, #0
 800a080:	f104 091a 	add.w	r9, r4, #26
 800a084:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a086:	3b01      	subs	r3, #1
 800a088:	4543      	cmp	r3, r8
 800a08a:	dc09      	bgt.n	800a0a0 <_printf_float+0x260>
 800a08c:	6823      	ldr	r3, [r4, #0]
 800a08e:	079b      	lsls	r3, r3, #30
 800a090:	f100 8107 	bmi.w	800a2a2 <_printf_float+0x462>
 800a094:	68e0      	ldr	r0, [r4, #12]
 800a096:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a098:	4298      	cmp	r0, r3
 800a09a:	bfb8      	it	lt
 800a09c:	4618      	movlt	r0, r3
 800a09e:	e730      	b.n	8009f02 <_printf_float+0xc2>
 800a0a0:	2301      	movs	r3, #1
 800a0a2:	464a      	mov	r2, r9
 800a0a4:	4631      	mov	r1, r6
 800a0a6:	4628      	mov	r0, r5
 800a0a8:	47b8      	blx	r7
 800a0aa:	3001      	adds	r0, #1
 800a0ac:	f43f af27 	beq.w	8009efe <_printf_float+0xbe>
 800a0b0:	f108 0801 	add.w	r8, r8, #1
 800a0b4:	e7e6      	b.n	800a084 <_printf_float+0x244>
 800a0b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	dc39      	bgt.n	800a130 <_printf_float+0x2f0>
 800a0bc:	4a1b      	ldr	r2, [pc, #108]	; (800a12c <_printf_float+0x2ec>)
 800a0be:	2301      	movs	r3, #1
 800a0c0:	4631      	mov	r1, r6
 800a0c2:	4628      	mov	r0, r5
 800a0c4:	47b8      	blx	r7
 800a0c6:	3001      	adds	r0, #1
 800a0c8:	f43f af19 	beq.w	8009efe <_printf_float+0xbe>
 800a0cc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a0d0:	4313      	orrs	r3, r2
 800a0d2:	d102      	bne.n	800a0da <_printf_float+0x29a>
 800a0d4:	6823      	ldr	r3, [r4, #0]
 800a0d6:	07d9      	lsls	r1, r3, #31
 800a0d8:	d5d8      	bpl.n	800a08c <_printf_float+0x24c>
 800a0da:	ee18 3a10 	vmov	r3, s16
 800a0de:	4652      	mov	r2, sl
 800a0e0:	4631      	mov	r1, r6
 800a0e2:	4628      	mov	r0, r5
 800a0e4:	47b8      	blx	r7
 800a0e6:	3001      	adds	r0, #1
 800a0e8:	f43f af09 	beq.w	8009efe <_printf_float+0xbe>
 800a0ec:	f04f 0900 	mov.w	r9, #0
 800a0f0:	f104 0a1a 	add.w	sl, r4, #26
 800a0f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0f6:	425b      	negs	r3, r3
 800a0f8:	454b      	cmp	r3, r9
 800a0fa:	dc01      	bgt.n	800a100 <_printf_float+0x2c0>
 800a0fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0fe:	e792      	b.n	800a026 <_printf_float+0x1e6>
 800a100:	2301      	movs	r3, #1
 800a102:	4652      	mov	r2, sl
 800a104:	4631      	mov	r1, r6
 800a106:	4628      	mov	r0, r5
 800a108:	47b8      	blx	r7
 800a10a:	3001      	adds	r0, #1
 800a10c:	f43f aef7 	beq.w	8009efe <_printf_float+0xbe>
 800a110:	f109 0901 	add.w	r9, r9, #1
 800a114:	e7ee      	b.n	800a0f4 <_printf_float+0x2b4>
 800a116:	bf00      	nop
 800a118:	7fefffff 	.word	0x7fefffff
 800a11c:	0800de7c 	.word	0x0800de7c
 800a120:	0800de80 	.word	0x0800de80
 800a124:	0800de84 	.word	0x0800de84
 800a128:	0800de88 	.word	0x0800de88
 800a12c:	0800de8c 	.word	0x0800de8c
 800a130:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a132:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a134:	429a      	cmp	r2, r3
 800a136:	bfa8      	it	ge
 800a138:	461a      	movge	r2, r3
 800a13a:	2a00      	cmp	r2, #0
 800a13c:	4691      	mov	r9, r2
 800a13e:	dc37      	bgt.n	800a1b0 <_printf_float+0x370>
 800a140:	f04f 0b00 	mov.w	fp, #0
 800a144:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a148:	f104 021a 	add.w	r2, r4, #26
 800a14c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a14e:	9305      	str	r3, [sp, #20]
 800a150:	eba3 0309 	sub.w	r3, r3, r9
 800a154:	455b      	cmp	r3, fp
 800a156:	dc33      	bgt.n	800a1c0 <_printf_float+0x380>
 800a158:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a15c:	429a      	cmp	r2, r3
 800a15e:	db3b      	blt.n	800a1d8 <_printf_float+0x398>
 800a160:	6823      	ldr	r3, [r4, #0]
 800a162:	07da      	lsls	r2, r3, #31
 800a164:	d438      	bmi.n	800a1d8 <_printf_float+0x398>
 800a166:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a16a:	eba2 0903 	sub.w	r9, r2, r3
 800a16e:	9b05      	ldr	r3, [sp, #20]
 800a170:	1ad2      	subs	r2, r2, r3
 800a172:	4591      	cmp	r9, r2
 800a174:	bfa8      	it	ge
 800a176:	4691      	movge	r9, r2
 800a178:	f1b9 0f00 	cmp.w	r9, #0
 800a17c:	dc35      	bgt.n	800a1ea <_printf_float+0x3aa>
 800a17e:	f04f 0800 	mov.w	r8, #0
 800a182:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a186:	f104 0a1a 	add.w	sl, r4, #26
 800a18a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a18e:	1a9b      	subs	r3, r3, r2
 800a190:	eba3 0309 	sub.w	r3, r3, r9
 800a194:	4543      	cmp	r3, r8
 800a196:	f77f af79 	ble.w	800a08c <_printf_float+0x24c>
 800a19a:	2301      	movs	r3, #1
 800a19c:	4652      	mov	r2, sl
 800a19e:	4631      	mov	r1, r6
 800a1a0:	4628      	mov	r0, r5
 800a1a2:	47b8      	blx	r7
 800a1a4:	3001      	adds	r0, #1
 800a1a6:	f43f aeaa 	beq.w	8009efe <_printf_float+0xbe>
 800a1aa:	f108 0801 	add.w	r8, r8, #1
 800a1ae:	e7ec      	b.n	800a18a <_printf_float+0x34a>
 800a1b0:	4613      	mov	r3, r2
 800a1b2:	4631      	mov	r1, r6
 800a1b4:	4642      	mov	r2, r8
 800a1b6:	4628      	mov	r0, r5
 800a1b8:	47b8      	blx	r7
 800a1ba:	3001      	adds	r0, #1
 800a1bc:	d1c0      	bne.n	800a140 <_printf_float+0x300>
 800a1be:	e69e      	b.n	8009efe <_printf_float+0xbe>
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	4631      	mov	r1, r6
 800a1c4:	4628      	mov	r0, r5
 800a1c6:	9205      	str	r2, [sp, #20]
 800a1c8:	47b8      	blx	r7
 800a1ca:	3001      	adds	r0, #1
 800a1cc:	f43f ae97 	beq.w	8009efe <_printf_float+0xbe>
 800a1d0:	9a05      	ldr	r2, [sp, #20]
 800a1d2:	f10b 0b01 	add.w	fp, fp, #1
 800a1d6:	e7b9      	b.n	800a14c <_printf_float+0x30c>
 800a1d8:	ee18 3a10 	vmov	r3, s16
 800a1dc:	4652      	mov	r2, sl
 800a1de:	4631      	mov	r1, r6
 800a1e0:	4628      	mov	r0, r5
 800a1e2:	47b8      	blx	r7
 800a1e4:	3001      	adds	r0, #1
 800a1e6:	d1be      	bne.n	800a166 <_printf_float+0x326>
 800a1e8:	e689      	b.n	8009efe <_printf_float+0xbe>
 800a1ea:	9a05      	ldr	r2, [sp, #20]
 800a1ec:	464b      	mov	r3, r9
 800a1ee:	4442      	add	r2, r8
 800a1f0:	4631      	mov	r1, r6
 800a1f2:	4628      	mov	r0, r5
 800a1f4:	47b8      	blx	r7
 800a1f6:	3001      	adds	r0, #1
 800a1f8:	d1c1      	bne.n	800a17e <_printf_float+0x33e>
 800a1fa:	e680      	b.n	8009efe <_printf_float+0xbe>
 800a1fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a1fe:	2a01      	cmp	r2, #1
 800a200:	dc01      	bgt.n	800a206 <_printf_float+0x3c6>
 800a202:	07db      	lsls	r3, r3, #31
 800a204:	d53a      	bpl.n	800a27c <_printf_float+0x43c>
 800a206:	2301      	movs	r3, #1
 800a208:	4642      	mov	r2, r8
 800a20a:	4631      	mov	r1, r6
 800a20c:	4628      	mov	r0, r5
 800a20e:	47b8      	blx	r7
 800a210:	3001      	adds	r0, #1
 800a212:	f43f ae74 	beq.w	8009efe <_printf_float+0xbe>
 800a216:	ee18 3a10 	vmov	r3, s16
 800a21a:	4652      	mov	r2, sl
 800a21c:	4631      	mov	r1, r6
 800a21e:	4628      	mov	r0, r5
 800a220:	47b8      	blx	r7
 800a222:	3001      	adds	r0, #1
 800a224:	f43f ae6b 	beq.w	8009efe <_printf_float+0xbe>
 800a228:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a22c:	2200      	movs	r2, #0
 800a22e:	2300      	movs	r3, #0
 800a230:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800a234:	f7f6 fc70 	bl	8000b18 <__aeabi_dcmpeq>
 800a238:	b9d8      	cbnz	r0, 800a272 <_printf_float+0x432>
 800a23a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a23e:	f108 0201 	add.w	r2, r8, #1
 800a242:	4631      	mov	r1, r6
 800a244:	4628      	mov	r0, r5
 800a246:	47b8      	blx	r7
 800a248:	3001      	adds	r0, #1
 800a24a:	d10e      	bne.n	800a26a <_printf_float+0x42a>
 800a24c:	e657      	b.n	8009efe <_printf_float+0xbe>
 800a24e:	2301      	movs	r3, #1
 800a250:	4652      	mov	r2, sl
 800a252:	4631      	mov	r1, r6
 800a254:	4628      	mov	r0, r5
 800a256:	47b8      	blx	r7
 800a258:	3001      	adds	r0, #1
 800a25a:	f43f ae50 	beq.w	8009efe <_printf_float+0xbe>
 800a25e:	f108 0801 	add.w	r8, r8, #1
 800a262:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a264:	3b01      	subs	r3, #1
 800a266:	4543      	cmp	r3, r8
 800a268:	dcf1      	bgt.n	800a24e <_printf_float+0x40e>
 800a26a:	464b      	mov	r3, r9
 800a26c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a270:	e6da      	b.n	800a028 <_printf_float+0x1e8>
 800a272:	f04f 0800 	mov.w	r8, #0
 800a276:	f104 0a1a 	add.w	sl, r4, #26
 800a27a:	e7f2      	b.n	800a262 <_printf_float+0x422>
 800a27c:	2301      	movs	r3, #1
 800a27e:	4642      	mov	r2, r8
 800a280:	e7df      	b.n	800a242 <_printf_float+0x402>
 800a282:	2301      	movs	r3, #1
 800a284:	464a      	mov	r2, r9
 800a286:	4631      	mov	r1, r6
 800a288:	4628      	mov	r0, r5
 800a28a:	47b8      	blx	r7
 800a28c:	3001      	adds	r0, #1
 800a28e:	f43f ae36 	beq.w	8009efe <_printf_float+0xbe>
 800a292:	f108 0801 	add.w	r8, r8, #1
 800a296:	68e3      	ldr	r3, [r4, #12]
 800a298:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a29a:	1a5b      	subs	r3, r3, r1
 800a29c:	4543      	cmp	r3, r8
 800a29e:	dcf0      	bgt.n	800a282 <_printf_float+0x442>
 800a2a0:	e6f8      	b.n	800a094 <_printf_float+0x254>
 800a2a2:	f04f 0800 	mov.w	r8, #0
 800a2a6:	f104 0919 	add.w	r9, r4, #25
 800a2aa:	e7f4      	b.n	800a296 <_printf_float+0x456>

0800a2ac <_printf_common>:
 800a2ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2b0:	4616      	mov	r6, r2
 800a2b2:	4699      	mov	r9, r3
 800a2b4:	688a      	ldr	r2, [r1, #8]
 800a2b6:	690b      	ldr	r3, [r1, #16]
 800a2b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a2bc:	4293      	cmp	r3, r2
 800a2be:	bfb8      	it	lt
 800a2c0:	4613      	movlt	r3, r2
 800a2c2:	6033      	str	r3, [r6, #0]
 800a2c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a2c8:	4607      	mov	r7, r0
 800a2ca:	460c      	mov	r4, r1
 800a2cc:	b10a      	cbz	r2, 800a2d2 <_printf_common+0x26>
 800a2ce:	3301      	adds	r3, #1
 800a2d0:	6033      	str	r3, [r6, #0]
 800a2d2:	6823      	ldr	r3, [r4, #0]
 800a2d4:	0699      	lsls	r1, r3, #26
 800a2d6:	bf42      	ittt	mi
 800a2d8:	6833      	ldrmi	r3, [r6, #0]
 800a2da:	3302      	addmi	r3, #2
 800a2dc:	6033      	strmi	r3, [r6, #0]
 800a2de:	6825      	ldr	r5, [r4, #0]
 800a2e0:	f015 0506 	ands.w	r5, r5, #6
 800a2e4:	d106      	bne.n	800a2f4 <_printf_common+0x48>
 800a2e6:	f104 0a19 	add.w	sl, r4, #25
 800a2ea:	68e3      	ldr	r3, [r4, #12]
 800a2ec:	6832      	ldr	r2, [r6, #0]
 800a2ee:	1a9b      	subs	r3, r3, r2
 800a2f0:	42ab      	cmp	r3, r5
 800a2f2:	dc26      	bgt.n	800a342 <_printf_common+0x96>
 800a2f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a2f8:	1e13      	subs	r3, r2, #0
 800a2fa:	6822      	ldr	r2, [r4, #0]
 800a2fc:	bf18      	it	ne
 800a2fe:	2301      	movne	r3, #1
 800a300:	0692      	lsls	r2, r2, #26
 800a302:	d42b      	bmi.n	800a35c <_printf_common+0xb0>
 800a304:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a308:	4649      	mov	r1, r9
 800a30a:	4638      	mov	r0, r7
 800a30c:	47c0      	blx	r8
 800a30e:	3001      	adds	r0, #1
 800a310:	d01e      	beq.n	800a350 <_printf_common+0xa4>
 800a312:	6823      	ldr	r3, [r4, #0]
 800a314:	6922      	ldr	r2, [r4, #16]
 800a316:	f003 0306 	and.w	r3, r3, #6
 800a31a:	2b04      	cmp	r3, #4
 800a31c:	bf02      	ittt	eq
 800a31e:	68e5      	ldreq	r5, [r4, #12]
 800a320:	6833      	ldreq	r3, [r6, #0]
 800a322:	1aed      	subeq	r5, r5, r3
 800a324:	68a3      	ldr	r3, [r4, #8]
 800a326:	bf0c      	ite	eq
 800a328:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a32c:	2500      	movne	r5, #0
 800a32e:	4293      	cmp	r3, r2
 800a330:	bfc4      	itt	gt
 800a332:	1a9b      	subgt	r3, r3, r2
 800a334:	18ed      	addgt	r5, r5, r3
 800a336:	2600      	movs	r6, #0
 800a338:	341a      	adds	r4, #26
 800a33a:	42b5      	cmp	r5, r6
 800a33c:	d11a      	bne.n	800a374 <_printf_common+0xc8>
 800a33e:	2000      	movs	r0, #0
 800a340:	e008      	b.n	800a354 <_printf_common+0xa8>
 800a342:	2301      	movs	r3, #1
 800a344:	4652      	mov	r2, sl
 800a346:	4649      	mov	r1, r9
 800a348:	4638      	mov	r0, r7
 800a34a:	47c0      	blx	r8
 800a34c:	3001      	adds	r0, #1
 800a34e:	d103      	bne.n	800a358 <_printf_common+0xac>
 800a350:	f04f 30ff 	mov.w	r0, #4294967295
 800a354:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a358:	3501      	adds	r5, #1
 800a35a:	e7c6      	b.n	800a2ea <_printf_common+0x3e>
 800a35c:	18e1      	adds	r1, r4, r3
 800a35e:	1c5a      	adds	r2, r3, #1
 800a360:	2030      	movs	r0, #48	; 0x30
 800a362:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a366:	4422      	add	r2, r4
 800a368:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a36c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a370:	3302      	adds	r3, #2
 800a372:	e7c7      	b.n	800a304 <_printf_common+0x58>
 800a374:	2301      	movs	r3, #1
 800a376:	4622      	mov	r2, r4
 800a378:	4649      	mov	r1, r9
 800a37a:	4638      	mov	r0, r7
 800a37c:	47c0      	blx	r8
 800a37e:	3001      	adds	r0, #1
 800a380:	d0e6      	beq.n	800a350 <_printf_common+0xa4>
 800a382:	3601      	adds	r6, #1
 800a384:	e7d9      	b.n	800a33a <_printf_common+0x8e>
	...

0800a388 <_printf_i>:
 800a388:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a38c:	7e0f      	ldrb	r7, [r1, #24]
 800a38e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a390:	2f78      	cmp	r7, #120	; 0x78
 800a392:	4691      	mov	r9, r2
 800a394:	4680      	mov	r8, r0
 800a396:	460c      	mov	r4, r1
 800a398:	469a      	mov	sl, r3
 800a39a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a39e:	d807      	bhi.n	800a3b0 <_printf_i+0x28>
 800a3a0:	2f62      	cmp	r7, #98	; 0x62
 800a3a2:	d80a      	bhi.n	800a3ba <_printf_i+0x32>
 800a3a4:	2f00      	cmp	r7, #0
 800a3a6:	f000 80d4 	beq.w	800a552 <_printf_i+0x1ca>
 800a3aa:	2f58      	cmp	r7, #88	; 0x58
 800a3ac:	f000 80c0 	beq.w	800a530 <_printf_i+0x1a8>
 800a3b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a3b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a3b8:	e03a      	b.n	800a430 <_printf_i+0xa8>
 800a3ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a3be:	2b15      	cmp	r3, #21
 800a3c0:	d8f6      	bhi.n	800a3b0 <_printf_i+0x28>
 800a3c2:	a101      	add	r1, pc, #4	; (adr r1, 800a3c8 <_printf_i+0x40>)
 800a3c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a3c8:	0800a421 	.word	0x0800a421
 800a3cc:	0800a435 	.word	0x0800a435
 800a3d0:	0800a3b1 	.word	0x0800a3b1
 800a3d4:	0800a3b1 	.word	0x0800a3b1
 800a3d8:	0800a3b1 	.word	0x0800a3b1
 800a3dc:	0800a3b1 	.word	0x0800a3b1
 800a3e0:	0800a435 	.word	0x0800a435
 800a3e4:	0800a3b1 	.word	0x0800a3b1
 800a3e8:	0800a3b1 	.word	0x0800a3b1
 800a3ec:	0800a3b1 	.word	0x0800a3b1
 800a3f0:	0800a3b1 	.word	0x0800a3b1
 800a3f4:	0800a539 	.word	0x0800a539
 800a3f8:	0800a461 	.word	0x0800a461
 800a3fc:	0800a4f3 	.word	0x0800a4f3
 800a400:	0800a3b1 	.word	0x0800a3b1
 800a404:	0800a3b1 	.word	0x0800a3b1
 800a408:	0800a55b 	.word	0x0800a55b
 800a40c:	0800a3b1 	.word	0x0800a3b1
 800a410:	0800a461 	.word	0x0800a461
 800a414:	0800a3b1 	.word	0x0800a3b1
 800a418:	0800a3b1 	.word	0x0800a3b1
 800a41c:	0800a4fb 	.word	0x0800a4fb
 800a420:	682b      	ldr	r3, [r5, #0]
 800a422:	1d1a      	adds	r2, r3, #4
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	602a      	str	r2, [r5, #0]
 800a428:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a42c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a430:	2301      	movs	r3, #1
 800a432:	e09f      	b.n	800a574 <_printf_i+0x1ec>
 800a434:	6820      	ldr	r0, [r4, #0]
 800a436:	682b      	ldr	r3, [r5, #0]
 800a438:	0607      	lsls	r7, r0, #24
 800a43a:	f103 0104 	add.w	r1, r3, #4
 800a43e:	6029      	str	r1, [r5, #0]
 800a440:	d501      	bpl.n	800a446 <_printf_i+0xbe>
 800a442:	681e      	ldr	r6, [r3, #0]
 800a444:	e003      	b.n	800a44e <_printf_i+0xc6>
 800a446:	0646      	lsls	r6, r0, #25
 800a448:	d5fb      	bpl.n	800a442 <_printf_i+0xba>
 800a44a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a44e:	2e00      	cmp	r6, #0
 800a450:	da03      	bge.n	800a45a <_printf_i+0xd2>
 800a452:	232d      	movs	r3, #45	; 0x2d
 800a454:	4276      	negs	r6, r6
 800a456:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a45a:	485a      	ldr	r0, [pc, #360]	; (800a5c4 <_printf_i+0x23c>)
 800a45c:	230a      	movs	r3, #10
 800a45e:	e012      	b.n	800a486 <_printf_i+0xfe>
 800a460:	682b      	ldr	r3, [r5, #0]
 800a462:	6820      	ldr	r0, [r4, #0]
 800a464:	1d19      	adds	r1, r3, #4
 800a466:	6029      	str	r1, [r5, #0]
 800a468:	0605      	lsls	r5, r0, #24
 800a46a:	d501      	bpl.n	800a470 <_printf_i+0xe8>
 800a46c:	681e      	ldr	r6, [r3, #0]
 800a46e:	e002      	b.n	800a476 <_printf_i+0xee>
 800a470:	0641      	lsls	r1, r0, #25
 800a472:	d5fb      	bpl.n	800a46c <_printf_i+0xe4>
 800a474:	881e      	ldrh	r6, [r3, #0]
 800a476:	4853      	ldr	r0, [pc, #332]	; (800a5c4 <_printf_i+0x23c>)
 800a478:	2f6f      	cmp	r7, #111	; 0x6f
 800a47a:	bf0c      	ite	eq
 800a47c:	2308      	moveq	r3, #8
 800a47e:	230a      	movne	r3, #10
 800a480:	2100      	movs	r1, #0
 800a482:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a486:	6865      	ldr	r5, [r4, #4]
 800a488:	60a5      	str	r5, [r4, #8]
 800a48a:	2d00      	cmp	r5, #0
 800a48c:	bfa2      	ittt	ge
 800a48e:	6821      	ldrge	r1, [r4, #0]
 800a490:	f021 0104 	bicge.w	r1, r1, #4
 800a494:	6021      	strge	r1, [r4, #0]
 800a496:	b90e      	cbnz	r6, 800a49c <_printf_i+0x114>
 800a498:	2d00      	cmp	r5, #0
 800a49a:	d04b      	beq.n	800a534 <_printf_i+0x1ac>
 800a49c:	4615      	mov	r5, r2
 800a49e:	fbb6 f1f3 	udiv	r1, r6, r3
 800a4a2:	fb03 6711 	mls	r7, r3, r1, r6
 800a4a6:	5dc7      	ldrb	r7, [r0, r7]
 800a4a8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a4ac:	4637      	mov	r7, r6
 800a4ae:	42bb      	cmp	r3, r7
 800a4b0:	460e      	mov	r6, r1
 800a4b2:	d9f4      	bls.n	800a49e <_printf_i+0x116>
 800a4b4:	2b08      	cmp	r3, #8
 800a4b6:	d10b      	bne.n	800a4d0 <_printf_i+0x148>
 800a4b8:	6823      	ldr	r3, [r4, #0]
 800a4ba:	07de      	lsls	r6, r3, #31
 800a4bc:	d508      	bpl.n	800a4d0 <_printf_i+0x148>
 800a4be:	6923      	ldr	r3, [r4, #16]
 800a4c0:	6861      	ldr	r1, [r4, #4]
 800a4c2:	4299      	cmp	r1, r3
 800a4c4:	bfde      	ittt	le
 800a4c6:	2330      	movle	r3, #48	; 0x30
 800a4c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a4cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a4d0:	1b52      	subs	r2, r2, r5
 800a4d2:	6122      	str	r2, [r4, #16]
 800a4d4:	f8cd a000 	str.w	sl, [sp]
 800a4d8:	464b      	mov	r3, r9
 800a4da:	aa03      	add	r2, sp, #12
 800a4dc:	4621      	mov	r1, r4
 800a4de:	4640      	mov	r0, r8
 800a4e0:	f7ff fee4 	bl	800a2ac <_printf_common>
 800a4e4:	3001      	adds	r0, #1
 800a4e6:	d14a      	bne.n	800a57e <_printf_i+0x1f6>
 800a4e8:	f04f 30ff 	mov.w	r0, #4294967295
 800a4ec:	b004      	add	sp, #16
 800a4ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4f2:	6823      	ldr	r3, [r4, #0]
 800a4f4:	f043 0320 	orr.w	r3, r3, #32
 800a4f8:	6023      	str	r3, [r4, #0]
 800a4fa:	4833      	ldr	r0, [pc, #204]	; (800a5c8 <_printf_i+0x240>)
 800a4fc:	2778      	movs	r7, #120	; 0x78
 800a4fe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a502:	6823      	ldr	r3, [r4, #0]
 800a504:	6829      	ldr	r1, [r5, #0]
 800a506:	061f      	lsls	r7, r3, #24
 800a508:	f851 6b04 	ldr.w	r6, [r1], #4
 800a50c:	d402      	bmi.n	800a514 <_printf_i+0x18c>
 800a50e:	065f      	lsls	r7, r3, #25
 800a510:	bf48      	it	mi
 800a512:	b2b6      	uxthmi	r6, r6
 800a514:	07df      	lsls	r7, r3, #31
 800a516:	bf48      	it	mi
 800a518:	f043 0320 	orrmi.w	r3, r3, #32
 800a51c:	6029      	str	r1, [r5, #0]
 800a51e:	bf48      	it	mi
 800a520:	6023      	strmi	r3, [r4, #0]
 800a522:	b91e      	cbnz	r6, 800a52c <_printf_i+0x1a4>
 800a524:	6823      	ldr	r3, [r4, #0]
 800a526:	f023 0320 	bic.w	r3, r3, #32
 800a52a:	6023      	str	r3, [r4, #0]
 800a52c:	2310      	movs	r3, #16
 800a52e:	e7a7      	b.n	800a480 <_printf_i+0xf8>
 800a530:	4824      	ldr	r0, [pc, #144]	; (800a5c4 <_printf_i+0x23c>)
 800a532:	e7e4      	b.n	800a4fe <_printf_i+0x176>
 800a534:	4615      	mov	r5, r2
 800a536:	e7bd      	b.n	800a4b4 <_printf_i+0x12c>
 800a538:	682b      	ldr	r3, [r5, #0]
 800a53a:	6826      	ldr	r6, [r4, #0]
 800a53c:	6961      	ldr	r1, [r4, #20]
 800a53e:	1d18      	adds	r0, r3, #4
 800a540:	6028      	str	r0, [r5, #0]
 800a542:	0635      	lsls	r5, r6, #24
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	d501      	bpl.n	800a54c <_printf_i+0x1c4>
 800a548:	6019      	str	r1, [r3, #0]
 800a54a:	e002      	b.n	800a552 <_printf_i+0x1ca>
 800a54c:	0670      	lsls	r0, r6, #25
 800a54e:	d5fb      	bpl.n	800a548 <_printf_i+0x1c0>
 800a550:	8019      	strh	r1, [r3, #0]
 800a552:	2300      	movs	r3, #0
 800a554:	6123      	str	r3, [r4, #16]
 800a556:	4615      	mov	r5, r2
 800a558:	e7bc      	b.n	800a4d4 <_printf_i+0x14c>
 800a55a:	682b      	ldr	r3, [r5, #0]
 800a55c:	1d1a      	adds	r2, r3, #4
 800a55e:	602a      	str	r2, [r5, #0]
 800a560:	681d      	ldr	r5, [r3, #0]
 800a562:	6862      	ldr	r2, [r4, #4]
 800a564:	2100      	movs	r1, #0
 800a566:	4628      	mov	r0, r5
 800a568:	f7f5 fe5a 	bl	8000220 <memchr>
 800a56c:	b108      	cbz	r0, 800a572 <_printf_i+0x1ea>
 800a56e:	1b40      	subs	r0, r0, r5
 800a570:	6060      	str	r0, [r4, #4]
 800a572:	6863      	ldr	r3, [r4, #4]
 800a574:	6123      	str	r3, [r4, #16]
 800a576:	2300      	movs	r3, #0
 800a578:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a57c:	e7aa      	b.n	800a4d4 <_printf_i+0x14c>
 800a57e:	6923      	ldr	r3, [r4, #16]
 800a580:	462a      	mov	r2, r5
 800a582:	4649      	mov	r1, r9
 800a584:	4640      	mov	r0, r8
 800a586:	47d0      	blx	sl
 800a588:	3001      	adds	r0, #1
 800a58a:	d0ad      	beq.n	800a4e8 <_printf_i+0x160>
 800a58c:	6823      	ldr	r3, [r4, #0]
 800a58e:	079b      	lsls	r3, r3, #30
 800a590:	d413      	bmi.n	800a5ba <_printf_i+0x232>
 800a592:	68e0      	ldr	r0, [r4, #12]
 800a594:	9b03      	ldr	r3, [sp, #12]
 800a596:	4298      	cmp	r0, r3
 800a598:	bfb8      	it	lt
 800a59a:	4618      	movlt	r0, r3
 800a59c:	e7a6      	b.n	800a4ec <_printf_i+0x164>
 800a59e:	2301      	movs	r3, #1
 800a5a0:	4632      	mov	r2, r6
 800a5a2:	4649      	mov	r1, r9
 800a5a4:	4640      	mov	r0, r8
 800a5a6:	47d0      	blx	sl
 800a5a8:	3001      	adds	r0, #1
 800a5aa:	d09d      	beq.n	800a4e8 <_printf_i+0x160>
 800a5ac:	3501      	adds	r5, #1
 800a5ae:	68e3      	ldr	r3, [r4, #12]
 800a5b0:	9903      	ldr	r1, [sp, #12]
 800a5b2:	1a5b      	subs	r3, r3, r1
 800a5b4:	42ab      	cmp	r3, r5
 800a5b6:	dcf2      	bgt.n	800a59e <_printf_i+0x216>
 800a5b8:	e7eb      	b.n	800a592 <_printf_i+0x20a>
 800a5ba:	2500      	movs	r5, #0
 800a5bc:	f104 0619 	add.w	r6, r4, #25
 800a5c0:	e7f5      	b.n	800a5ae <_printf_i+0x226>
 800a5c2:	bf00      	nop
 800a5c4:	0800de8e 	.word	0x0800de8e
 800a5c8:	0800de9f 	.word	0x0800de9f

0800a5cc <std>:
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	b510      	push	{r4, lr}
 800a5d0:	4604      	mov	r4, r0
 800a5d2:	e9c0 3300 	strd	r3, r3, [r0]
 800a5d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a5da:	6083      	str	r3, [r0, #8]
 800a5dc:	8181      	strh	r1, [r0, #12]
 800a5de:	6643      	str	r3, [r0, #100]	; 0x64
 800a5e0:	81c2      	strh	r2, [r0, #14]
 800a5e2:	6183      	str	r3, [r0, #24]
 800a5e4:	4619      	mov	r1, r3
 800a5e6:	2208      	movs	r2, #8
 800a5e8:	305c      	adds	r0, #92	; 0x5c
 800a5ea:	f000 fabd 	bl	800ab68 <memset>
 800a5ee:	4b05      	ldr	r3, [pc, #20]	; (800a604 <std+0x38>)
 800a5f0:	6263      	str	r3, [r4, #36]	; 0x24
 800a5f2:	4b05      	ldr	r3, [pc, #20]	; (800a608 <std+0x3c>)
 800a5f4:	62a3      	str	r3, [r4, #40]	; 0x28
 800a5f6:	4b05      	ldr	r3, [pc, #20]	; (800a60c <std+0x40>)
 800a5f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a5fa:	4b05      	ldr	r3, [pc, #20]	; (800a610 <std+0x44>)
 800a5fc:	6224      	str	r4, [r4, #32]
 800a5fe:	6323      	str	r3, [r4, #48]	; 0x30
 800a600:	bd10      	pop	{r4, pc}
 800a602:	bf00      	nop
 800a604:	0800a975 	.word	0x0800a975
 800a608:	0800a997 	.word	0x0800a997
 800a60c:	0800a9cf 	.word	0x0800a9cf
 800a610:	0800a9f3 	.word	0x0800a9f3

0800a614 <stdio_exit_handler>:
 800a614:	4a02      	ldr	r2, [pc, #8]	; (800a620 <stdio_exit_handler+0xc>)
 800a616:	4903      	ldr	r1, [pc, #12]	; (800a624 <stdio_exit_handler+0x10>)
 800a618:	4803      	ldr	r0, [pc, #12]	; (800a628 <stdio_exit_handler+0x14>)
 800a61a:	f000 b869 	b.w	800a6f0 <_fwalk_sglue>
 800a61e:	bf00      	nop
 800a620:	20000014 	.word	0x20000014
 800a624:	0800c899 	.word	0x0800c899
 800a628:	20000020 	.word	0x20000020

0800a62c <cleanup_stdio>:
 800a62c:	6841      	ldr	r1, [r0, #4]
 800a62e:	4b0c      	ldr	r3, [pc, #48]	; (800a660 <cleanup_stdio+0x34>)
 800a630:	4299      	cmp	r1, r3
 800a632:	b510      	push	{r4, lr}
 800a634:	4604      	mov	r4, r0
 800a636:	d001      	beq.n	800a63c <cleanup_stdio+0x10>
 800a638:	f002 f92e 	bl	800c898 <_fflush_r>
 800a63c:	68a1      	ldr	r1, [r4, #8]
 800a63e:	4b09      	ldr	r3, [pc, #36]	; (800a664 <cleanup_stdio+0x38>)
 800a640:	4299      	cmp	r1, r3
 800a642:	d002      	beq.n	800a64a <cleanup_stdio+0x1e>
 800a644:	4620      	mov	r0, r4
 800a646:	f002 f927 	bl	800c898 <_fflush_r>
 800a64a:	68e1      	ldr	r1, [r4, #12]
 800a64c:	4b06      	ldr	r3, [pc, #24]	; (800a668 <cleanup_stdio+0x3c>)
 800a64e:	4299      	cmp	r1, r3
 800a650:	d004      	beq.n	800a65c <cleanup_stdio+0x30>
 800a652:	4620      	mov	r0, r4
 800a654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a658:	f002 b91e 	b.w	800c898 <_fflush_r>
 800a65c:	bd10      	pop	{r4, pc}
 800a65e:	bf00      	nop
 800a660:	200019dc 	.word	0x200019dc
 800a664:	20001a44 	.word	0x20001a44
 800a668:	20001aac 	.word	0x20001aac

0800a66c <global_stdio_init.part.0>:
 800a66c:	b510      	push	{r4, lr}
 800a66e:	4b0b      	ldr	r3, [pc, #44]	; (800a69c <global_stdio_init.part.0+0x30>)
 800a670:	4c0b      	ldr	r4, [pc, #44]	; (800a6a0 <global_stdio_init.part.0+0x34>)
 800a672:	4a0c      	ldr	r2, [pc, #48]	; (800a6a4 <global_stdio_init.part.0+0x38>)
 800a674:	601a      	str	r2, [r3, #0]
 800a676:	4620      	mov	r0, r4
 800a678:	2200      	movs	r2, #0
 800a67a:	2104      	movs	r1, #4
 800a67c:	f7ff ffa6 	bl	800a5cc <std>
 800a680:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a684:	2201      	movs	r2, #1
 800a686:	2109      	movs	r1, #9
 800a688:	f7ff ffa0 	bl	800a5cc <std>
 800a68c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a690:	2202      	movs	r2, #2
 800a692:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a696:	2112      	movs	r1, #18
 800a698:	f7ff bf98 	b.w	800a5cc <std>
 800a69c:	20001b14 	.word	0x20001b14
 800a6a0:	200019dc 	.word	0x200019dc
 800a6a4:	0800a615 	.word	0x0800a615

0800a6a8 <__sfp_lock_acquire>:
 800a6a8:	4801      	ldr	r0, [pc, #4]	; (800a6b0 <__sfp_lock_acquire+0x8>)
 800a6aa:	f000 bad9 	b.w	800ac60 <__retarget_lock_acquire_recursive>
 800a6ae:	bf00      	nop
 800a6b0:	20001b1d 	.word	0x20001b1d

0800a6b4 <__sfp_lock_release>:
 800a6b4:	4801      	ldr	r0, [pc, #4]	; (800a6bc <__sfp_lock_release+0x8>)
 800a6b6:	f000 bad4 	b.w	800ac62 <__retarget_lock_release_recursive>
 800a6ba:	bf00      	nop
 800a6bc:	20001b1d 	.word	0x20001b1d

0800a6c0 <__sinit>:
 800a6c0:	b510      	push	{r4, lr}
 800a6c2:	4604      	mov	r4, r0
 800a6c4:	f7ff fff0 	bl	800a6a8 <__sfp_lock_acquire>
 800a6c8:	6a23      	ldr	r3, [r4, #32]
 800a6ca:	b11b      	cbz	r3, 800a6d4 <__sinit+0x14>
 800a6cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6d0:	f7ff bff0 	b.w	800a6b4 <__sfp_lock_release>
 800a6d4:	4b04      	ldr	r3, [pc, #16]	; (800a6e8 <__sinit+0x28>)
 800a6d6:	6223      	str	r3, [r4, #32]
 800a6d8:	4b04      	ldr	r3, [pc, #16]	; (800a6ec <__sinit+0x2c>)
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d1f5      	bne.n	800a6cc <__sinit+0xc>
 800a6e0:	f7ff ffc4 	bl	800a66c <global_stdio_init.part.0>
 800a6e4:	e7f2      	b.n	800a6cc <__sinit+0xc>
 800a6e6:	bf00      	nop
 800a6e8:	0800a62d 	.word	0x0800a62d
 800a6ec:	20001b14 	.word	0x20001b14

0800a6f0 <_fwalk_sglue>:
 800a6f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6f4:	4607      	mov	r7, r0
 800a6f6:	4688      	mov	r8, r1
 800a6f8:	4614      	mov	r4, r2
 800a6fa:	2600      	movs	r6, #0
 800a6fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a700:	f1b9 0901 	subs.w	r9, r9, #1
 800a704:	d505      	bpl.n	800a712 <_fwalk_sglue+0x22>
 800a706:	6824      	ldr	r4, [r4, #0]
 800a708:	2c00      	cmp	r4, #0
 800a70a:	d1f7      	bne.n	800a6fc <_fwalk_sglue+0xc>
 800a70c:	4630      	mov	r0, r6
 800a70e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a712:	89ab      	ldrh	r3, [r5, #12]
 800a714:	2b01      	cmp	r3, #1
 800a716:	d907      	bls.n	800a728 <_fwalk_sglue+0x38>
 800a718:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a71c:	3301      	adds	r3, #1
 800a71e:	d003      	beq.n	800a728 <_fwalk_sglue+0x38>
 800a720:	4629      	mov	r1, r5
 800a722:	4638      	mov	r0, r7
 800a724:	47c0      	blx	r8
 800a726:	4306      	orrs	r6, r0
 800a728:	3568      	adds	r5, #104	; 0x68
 800a72a:	e7e9      	b.n	800a700 <_fwalk_sglue+0x10>

0800a72c <iprintf>:
 800a72c:	b40f      	push	{r0, r1, r2, r3}
 800a72e:	b507      	push	{r0, r1, r2, lr}
 800a730:	4906      	ldr	r1, [pc, #24]	; (800a74c <iprintf+0x20>)
 800a732:	ab04      	add	r3, sp, #16
 800a734:	6808      	ldr	r0, [r1, #0]
 800a736:	f853 2b04 	ldr.w	r2, [r3], #4
 800a73a:	6881      	ldr	r1, [r0, #8]
 800a73c:	9301      	str	r3, [sp, #4]
 800a73e:	f001 ff0b 	bl	800c558 <_vfiprintf_r>
 800a742:	b003      	add	sp, #12
 800a744:	f85d eb04 	ldr.w	lr, [sp], #4
 800a748:	b004      	add	sp, #16
 800a74a:	4770      	bx	lr
 800a74c:	2000006c 	.word	0x2000006c

0800a750 <_puts_r>:
 800a750:	6a03      	ldr	r3, [r0, #32]
 800a752:	b570      	push	{r4, r5, r6, lr}
 800a754:	6884      	ldr	r4, [r0, #8]
 800a756:	4605      	mov	r5, r0
 800a758:	460e      	mov	r6, r1
 800a75a:	b90b      	cbnz	r3, 800a760 <_puts_r+0x10>
 800a75c:	f7ff ffb0 	bl	800a6c0 <__sinit>
 800a760:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a762:	07db      	lsls	r3, r3, #31
 800a764:	d405      	bmi.n	800a772 <_puts_r+0x22>
 800a766:	89a3      	ldrh	r3, [r4, #12]
 800a768:	0598      	lsls	r0, r3, #22
 800a76a:	d402      	bmi.n	800a772 <_puts_r+0x22>
 800a76c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a76e:	f000 fa77 	bl	800ac60 <__retarget_lock_acquire_recursive>
 800a772:	89a3      	ldrh	r3, [r4, #12]
 800a774:	0719      	lsls	r1, r3, #28
 800a776:	d513      	bpl.n	800a7a0 <_puts_r+0x50>
 800a778:	6923      	ldr	r3, [r4, #16]
 800a77a:	b18b      	cbz	r3, 800a7a0 <_puts_r+0x50>
 800a77c:	3e01      	subs	r6, #1
 800a77e:	68a3      	ldr	r3, [r4, #8]
 800a780:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a784:	3b01      	subs	r3, #1
 800a786:	60a3      	str	r3, [r4, #8]
 800a788:	b9e9      	cbnz	r1, 800a7c6 <_puts_r+0x76>
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	da2e      	bge.n	800a7ec <_puts_r+0x9c>
 800a78e:	4622      	mov	r2, r4
 800a790:	210a      	movs	r1, #10
 800a792:	4628      	mov	r0, r5
 800a794:	f000 f952 	bl	800aa3c <__swbuf_r>
 800a798:	3001      	adds	r0, #1
 800a79a:	d007      	beq.n	800a7ac <_puts_r+0x5c>
 800a79c:	250a      	movs	r5, #10
 800a79e:	e007      	b.n	800a7b0 <_puts_r+0x60>
 800a7a0:	4621      	mov	r1, r4
 800a7a2:	4628      	mov	r0, r5
 800a7a4:	f000 f988 	bl	800aab8 <__swsetup_r>
 800a7a8:	2800      	cmp	r0, #0
 800a7aa:	d0e7      	beq.n	800a77c <_puts_r+0x2c>
 800a7ac:	f04f 35ff 	mov.w	r5, #4294967295
 800a7b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a7b2:	07da      	lsls	r2, r3, #31
 800a7b4:	d405      	bmi.n	800a7c2 <_puts_r+0x72>
 800a7b6:	89a3      	ldrh	r3, [r4, #12]
 800a7b8:	059b      	lsls	r3, r3, #22
 800a7ba:	d402      	bmi.n	800a7c2 <_puts_r+0x72>
 800a7bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a7be:	f000 fa50 	bl	800ac62 <__retarget_lock_release_recursive>
 800a7c2:	4628      	mov	r0, r5
 800a7c4:	bd70      	pop	{r4, r5, r6, pc}
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	da04      	bge.n	800a7d4 <_puts_r+0x84>
 800a7ca:	69a2      	ldr	r2, [r4, #24]
 800a7cc:	429a      	cmp	r2, r3
 800a7ce:	dc06      	bgt.n	800a7de <_puts_r+0x8e>
 800a7d0:	290a      	cmp	r1, #10
 800a7d2:	d004      	beq.n	800a7de <_puts_r+0x8e>
 800a7d4:	6823      	ldr	r3, [r4, #0]
 800a7d6:	1c5a      	adds	r2, r3, #1
 800a7d8:	6022      	str	r2, [r4, #0]
 800a7da:	7019      	strb	r1, [r3, #0]
 800a7dc:	e7cf      	b.n	800a77e <_puts_r+0x2e>
 800a7de:	4622      	mov	r2, r4
 800a7e0:	4628      	mov	r0, r5
 800a7e2:	f000 f92b 	bl	800aa3c <__swbuf_r>
 800a7e6:	3001      	adds	r0, #1
 800a7e8:	d1c9      	bne.n	800a77e <_puts_r+0x2e>
 800a7ea:	e7df      	b.n	800a7ac <_puts_r+0x5c>
 800a7ec:	6823      	ldr	r3, [r4, #0]
 800a7ee:	250a      	movs	r5, #10
 800a7f0:	1c5a      	adds	r2, r3, #1
 800a7f2:	6022      	str	r2, [r4, #0]
 800a7f4:	701d      	strb	r5, [r3, #0]
 800a7f6:	e7db      	b.n	800a7b0 <_puts_r+0x60>

0800a7f8 <puts>:
 800a7f8:	4b02      	ldr	r3, [pc, #8]	; (800a804 <puts+0xc>)
 800a7fa:	4601      	mov	r1, r0
 800a7fc:	6818      	ldr	r0, [r3, #0]
 800a7fe:	f7ff bfa7 	b.w	800a750 <_puts_r>
 800a802:	bf00      	nop
 800a804:	2000006c 	.word	0x2000006c

0800a808 <setbuf>:
 800a808:	fab1 f281 	clz	r2, r1
 800a80c:	0952      	lsrs	r2, r2, #5
 800a80e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a812:	0052      	lsls	r2, r2, #1
 800a814:	f000 b800 	b.w	800a818 <setvbuf>

0800a818 <setvbuf>:
 800a818:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a81c:	461d      	mov	r5, r3
 800a81e:	4b54      	ldr	r3, [pc, #336]	; (800a970 <setvbuf+0x158>)
 800a820:	681f      	ldr	r7, [r3, #0]
 800a822:	4604      	mov	r4, r0
 800a824:	460e      	mov	r6, r1
 800a826:	4690      	mov	r8, r2
 800a828:	b127      	cbz	r7, 800a834 <setvbuf+0x1c>
 800a82a:	6a3b      	ldr	r3, [r7, #32]
 800a82c:	b913      	cbnz	r3, 800a834 <setvbuf+0x1c>
 800a82e:	4638      	mov	r0, r7
 800a830:	f7ff ff46 	bl	800a6c0 <__sinit>
 800a834:	f1b8 0f02 	cmp.w	r8, #2
 800a838:	d006      	beq.n	800a848 <setvbuf+0x30>
 800a83a:	f1b8 0f01 	cmp.w	r8, #1
 800a83e:	f200 8094 	bhi.w	800a96a <setvbuf+0x152>
 800a842:	2d00      	cmp	r5, #0
 800a844:	f2c0 8091 	blt.w	800a96a <setvbuf+0x152>
 800a848:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a84a:	07da      	lsls	r2, r3, #31
 800a84c:	d405      	bmi.n	800a85a <setvbuf+0x42>
 800a84e:	89a3      	ldrh	r3, [r4, #12]
 800a850:	059b      	lsls	r3, r3, #22
 800a852:	d402      	bmi.n	800a85a <setvbuf+0x42>
 800a854:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a856:	f000 fa03 	bl	800ac60 <__retarget_lock_acquire_recursive>
 800a85a:	4621      	mov	r1, r4
 800a85c:	4638      	mov	r0, r7
 800a85e:	f002 f81b 	bl	800c898 <_fflush_r>
 800a862:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a864:	b141      	cbz	r1, 800a878 <setvbuf+0x60>
 800a866:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a86a:	4299      	cmp	r1, r3
 800a86c:	d002      	beq.n	800a874 <setvbuf+0x5c>
 800a86e:	4638      	mov	r0, r7
 800a870:	f001 f874 	bl	800b95c <_free_r>
 800a874:	2300      	movs	r3, #0
 800a876:	6363      	str	r3, [r4, #52]	; 0x34
 800a878:	2300      	movs	r3, #0
 800a87a:	61a3      	str	r3, [r4, #24]
 800a87c:	6063      	str	r3, [r4, #4]
 800a87e:	89a3      	ldrh	r3, [r4, #12]
 800a880:	0618      	lsls	r0, r3, #24
 800a882:	d503      	bpl.n	800a88c <setvbuf+0x74>
 800a884:	6921      	ldr	r1, [r4, #16]
 800a886:	4638      	mov	r0, r7
 800a888:	f001 f868 	bl	800b95c <_free_r>
 800a88c:	89a3      	ldrh	r3, [r4, #12]
 800a88e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800a892:	f023 0303 	bic.w	r3, r3, #3
 800a896:	f1b8 0f02 	cmp.w	r8, #2
 800a89a:	81a3      	strh	r3, [r4, #12]
 800a89c:	d05f      	beq.n	800a95e <setvbuf+0x146>
 800a89e:	ab01      	add	r3, sp, #4
 800a8a0:	466a      	mov	r2, sp
 800a8a2:	4621      	mov	r1, r4
 800a8a4:	4638      	mov	r0, r7
 800a8a6:	f002 f81f 	bl	800c8e8 <__swhatbuf_r>
 800a8aa:	89a3      	ldrh	r3, [r4, #12]
 800a8ac:	4318      	orrs	r0, r3
 800a8ae:	81a0      	strh	r0, [r4, #12]
 800a8b0:	bb2d      	cbnz	r5, 800a8fe <setvbuf+0xe6>
 800a8b2:	9d00      	ldr	r5, [sp, #0]
 800a8b4:	4628      	mov	r0, r5
 800a8b6:	f001 f89d 	bl	800b9f4 <malloc>
 800a8ba:	4606      	mov	r6, r0
 800a8bc:	2800      	cmp	r0, #0
 800a8be:	d150      	bne.n	800a962 <setvbuf+0x14a>
 800a8c0:	f8dd 9000 	ldr.w	r9, [sp]
 800a8c4:	45a9      	cmp	r9, r5
 800a8c6:	d13e      	bne.n	800a946 <setvbuf+0x12e>
 800a8c8:	f04f 35ff 	mov.w	r5, #4294967295
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	60a2      	str	r2, [r4, #8]
 800a8d0:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800a8d4:	6022      	str	r2, [r4, #0]
 800a8d6:	6122      	str	r2, [r4, #16]
 800a8d8:	2201      	movs	r2, #1
 800a8da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8de:	6162      	str	r2, [r4, #20]
 800a8e0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a8e2:	f043 0302 	orr.w	r3, r3, #2
 800a8e6:	07d1      	lsls	r1, r2, #31
 800a8e8:	81a3      	strh	r3, [r4, #12]
 800a8ea:	d404      	bmi.n	800a8f6 <setvbuf+0xde>
 800a8ec:	059b      	lsls	r3, r3, #22
 800a8ee:	d402      	bmi.n	800a8f6 <setvbuf+0xde>
 800a8f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a8f2:	f000 f9b6 	bl	800ac62 <__retarget_lock_release_recursive>
 800a8f6:	4628      	mov	r0, r5
 800a8f8:	b003      	add	sp, #12
 800a8fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a8fe:	2e00      	cmp	r6, #0
 800a900:	d0d8      	beq.n	800a8b4 <setvbuf+0x9c>
 800a902:	6a3b      	ldr	r3, [r7, #32]
 800a904:	b913      	cbnz	r3, 800a90c <setvbuf+0xf4>
 800a906:	4638      	mov	r0, r7
 800a908:	f7ff feda 	bl	800a6c0 <__sinit>
 800a90c:	f1b8 0f01 	cmp.w	r8, #1
 800a910:	bf08      	it	eq
 800a912:	89a3      	ldrheq	r3, [r4, #12]
 800a914:	6026      	str	r6, [r4, #0]
 800a916:	bf04      	itt	eq
 800a918:	f043 0301 	orreq.w	r3, r3, #1
 800a91c:	81a3      	strheq	r3, [r4, #12]
 800a91e:	89a3      	ldrh	r3, [r4, #12]
 800a920:	f013 0208 	ands.w	r2, r3, #8
 800a924:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800a928:	d01d      	beq.n	800a966 <setvbuf+0x14e>
 800a92a:	07da      	lsls	r2, r3, #31
 800a92c:	bf41      	itttt	mi
 800a92e:	2200      	movmi	r2, #0
 800a930:	426d      	negmi	r5, r5
 800a932:	60a2      	strmi	r2, [r4, #8]
 800a934:	61a5      	strmi	r5, [r4, #24]
 800a936:	bf58      	it	pl
 800a938:	60a5      	strpl	r5, [r4, #8]
 800a93a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800a93c:	f015 0501 	ands.w	r5, r5, #1
 800a940:	d0d4      	beq.n	800a8ec <setvbuf+0xd4>
 800a942:	2500      	movs	r5, #0
 800a944:	e7d7      	b.n	800a8f6 <setvbuf+0xde>
 800a946:	4648      	mov	r0, r9
 800a948:	f001 f854 	bl	800b9f4 <malloc>
 800a94c:	4606      	mov	r6, r0
 800a94e:	2800      	cmp	r0, #0
 800a950:	d0ba      	beq.n	800a8c8 <setvbuf+0xb0>
 800a952:	89a3      	ldrh	r3, [r4, #12]
 800a954:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a958:	81a3      	strh	r3, [r4, #12]
 800a95a:	464d      	mov	r5, r9
 800a95c:	e7d1      	b.n	800a902 <setvbuf+0xea>
 800a95e:	2500      	movs	r5, #0
 800a960:	e7b4      	b.n	800a8cc <setvbuf+0xb4>
 800a962:	46a9      	mov	r9, r5
 800a964:	e7f5      	b.n	800a952 <setvbuf+0x13a>
 800a966:	60a2      	str	r2, [r4, #8]
 800a968:	e7e7      	b.n	800a93a <setvbuf+0x122>
 800a96a:	f04f 35ff 	mov.w	r5, #4294967295
 800a96e:	e7c2      	b.n	800a8f6 <setvbuf+0xde>
 800a970:	2000006c 	.word	0x2000006c

0800a974 <__sread>:
 800a974:	b510      	push	{r4, lr}
 800a976:	460c      	mov	r4, r1
 800a978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a97c:	f000 f922 	bl	800abc4 <_read_r>
 800a980:	2800      	cmp	r0, #0
 800a982:	bfab      	itete	ge
 800a984:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a986:	89a3      	ldrhlt	r3, [r4, #12]
 800a988:	181b      	addge	r3, r3, r0
 800a98a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a98e:	bfac      	ite	ge
 800a990:	6563      	strge	r3, [r4, #84]	; 0x54
 800a992:	81a3      	strhlt	r3, [r4, #12]
 800a994:	bd10      	pop	{r4, pc}

0800a996 <__swrite>:
 800a996:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a99a:	461f      	mov	r7, r3
 800a99c:	898b      	ldrh	r3, [r1, #12]
 800a99e:	05db      	lsls	r3, r3, #23
 800a9a0:	4605      	mov	r5, r0
 800a9a2:	460c      	mov	r4, r1
 800a9a4:	4616      	mov	r6, r2
 800a9a6:	d505      	bpl.n	800a9b4 <__swrite+0x1e>
 800a9a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9ac:	2302      	movs	r3, #2
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	f000 f8f6 	bl	800aba0 <_lseek_r>
 800a9b4:	89a3      	ldrh	r3, [r4, #12]
 800a9b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a9ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a9be:	81a3      	strh	r3, [r4, #12]
 800a9c0:	4632      	mov	r2, r6
 800a9c2:	463b      	mov	r3, r7
 800a9c4:	4628      	mov	r0, r5
 800a9c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9ca:	f000 b90d 	b.w	800abe8 <_write_r>

0800a9ce <__sseek>:
 800a9ce:	b510      	push	{r4, lr}
 800a9d0:	460c      	mov	r4, r1
 800a9d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9d6:	f000 f8e3 	bl	800aba0 <_lseek_r>
 800a9da:	1c43      	adds	r3, r0, #1
 800a9dc:	89a3      	ldrh	r3, [r4, #12]
 800a9de:	bf15      	itete	ne
 800a9e0:	6560      	strne	r0, [r4, #84]	; 0x54
 800a9e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a9e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a9ea:	81a3      	strheq	r3, [r4, #12]
 800a9ec:	bf18      	it	ne
 800a9ee:	81a3      	strhne	r3, [r4, #12]
 800a9f0:	bd10      	pop	{r4, pc}

0800a9f2 <__sclose>:
 800a9f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9f6:	f000 b8c3 	b.w	800ab80 <_close_r>
	...

0800a9fc <_vsiprintf_r>:
 800a9fc:	b500      	push	{lr}
 800a9fe:	b09b      	sub	sp, #108	; 0x6c
 800aa00:	9100      	str	r1, [sp, #0]
 800aa02:	9104      	str	r1, [sp, #16]
 800aa04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800aa08:	9105      	str	r1, [sp, #20]
 800aa0a:	9102      	str	r1, [sp, #8]
 800aa0c:	4905      	ldr	r1, [pc, #20]	; (800aa24 <_vsiprintf_r+0x28>)
 800aa0e:	9103      	str	r1, [sp, #12]
 800aa10:	4669      	mov	r1, sp
 800aa12:	f001 fc79 	bl	800c308 <_svfiprintf_r>
 800aa16:	9b00      	ldr	r3, [sp, #0]
 800aa18:	2200      	movs	r2, #0
 800aa1a:	701a      	strb	r2, [r3, #0]
 800aa1c:	b01b      	add	sp, #108	; 0x6c
 800aa1e:	f85d fb04 	ldr.w	pc, [sp], #4
 800aa22:	bf00      	nop
 800aa24:	ffff0208 	.word	0xffff0208

0800aa28 <vsiprintf>:
 800aa28:	4613      	mov	r3, r2
 800aa2a:	460a      	mov	r2, r1
 800aa2c:	4601      	mov	r1, r0
 800aa2e:	4802      	ldr	r0, [pc, #8]	; (800aa38 <vsiprintf+0x10>)
 800aa30:	6800      	ldr	r0, [r0, #0]
 800aa32:	f7ff bfe3 	b.w	800a9fc <_vsiprintf_r>
 800aa36:	bf00      	nop
 800aa38:	2000006c 	.word	0x2000006c

0800aa3c <__swbuf_r>:
 800aa3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa3e:	460e      	mov	r6, r1
 800aa40:	4614      	mov	r4, r2
 800aa42:	4605      	mov	r5, r0
 800aa44:	b118      	cbz	r0, 800aa4e <__swbuf_r+0x12>
 800aa46:	6a03      	ldr	r3, [r0, #32]
 800aa48:	b90b      	cbnz	r3, 800aa4e <__swbuf_r+0x12>
 800aa4a:	f7ff fe39 	bl	800a6c0 <__sinit>
 800aa4e:	69a3      	ldr	r3, [r4, #24]
 800aa50:	60a3      	str	r3, [r4, #8]
 800aa52:	89a3      	ldrh	r3, [r4, #12]
 800aa54:	071a      	lsls	r2, r3, #28
 800aa56:	d525      	bpl.n	800aaa4 <__swbuf_r+0x68>
 800aa58:	6923      	ldr	r3, [r4, #16]
 800aa5a:	b31b      	cbz	r3, 800aaa4 <__swbuf_r+0x68>
 800aa5c:	6823      	ldr	r3, [r4, #0]
 800aa5e:	6922      	ldr	r2, [r4, #16]
 800aa60:	1a98      	subs	r0, r3, r2
 800aa62:	6963      	ldr	r3, [r4, #20]
 800aa64:	b2f6      	uxtb	r6, r6
 800aa66:	4283      	cmp	r3, r0
 800aa68:	4637      	mov	r7, r6
 800aa6a:	dc04      	bgt.n	800aa76 <__swbuf_r+0x3a>
 800aa6c:	4621      	mov	r1, r4
 800aa6e:	4628      	mov	r0, r5
 800aa70:	f001 ff12 	bl	800c898 <_fflush_r>
 800aa74:	b9e0      	cbnz	r0, 800aab0 <__swbuf_r+0x74>
 800aa76:	68a3      	ldr	r3, [r4, #8]
 800aa78:	3b01      	subs	r3, #1
 800aa7a:	60a3      	str	r3, [r4, #8]
 800aa7c:	6823      	ldr	r3, [r4, #0]
 800aa7e:	1c5a      	adds	r2, r3, #1
 800aa80:	6022      	str	r2, [r4, #0]
 800aa82:	701e      	strb	r6, [r3, #0]
 800aa84:	6962      	ldr	r2, [r4, #20]
 800aa86:	1c43      	adds	r3, r0, #1
 800aa88:	429a      	cmp	r2, r3
 800aa8a:	d004      	beq.n	800aa96 <__swbuf_r+0x5a>
 800aa8c:	89a3      	ldrh	r3, [r4, #12]
 800aa8e:	07db      	lsls	r3, r3, #31
 800aa90:	d506      	bpl.n	800aaa0 <__swbuf_r+0x64>
 800aa92:	2e0a      	cmp	r6, #10
 800aa94:	d104      	bne.n	800aaa0 <__swbuf_r+0x64>
 800aa96:	4621      	mov	r1, r4
 800aa98:	4628      	mov	r0, r5
 800aa9a:	f001 fefd 	bl	800c898 <_fflush_r>
 800aa9e:	b938      	cbnz	r0, 800aab0 <__swbuf_r+0x74>
 800aaa0:	4638      	mov	r0, r7
 800aaa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aaa4:	4621      	mov	r1, r4
 800aaa6:	4628      	mov	r0, r5
 800aaa8:	f000 f806 	bl	800aab8 <__swsetup_r>
 800aaac:	2800      	cmp	r0, #0
 800aaae:	d0d5      	beq.n	800aa5c <__swbuf_r+0x20>
 800aab0:	f04f 37ff 	mov.w	r7, #4294967295
 800aab4:	e7f4      	b.n	800aaa0 <__swbuf_r+0x64>
	...

0800aab8 <__swsetup_r>:
 800aab8:	b538      	push	{r3, r4, r5, lr}
 800aaba:	4b2a      	ldr	r3, [pc, #168]	; (800ab64 <__swsetup_r+0xac>)
 800aabc:	4605      	mov	r5, r0
 800aabe:	6818      	ldr	r0, [r3, #0]
 800aac0:	460c      	mov	r4, r1
 800aac2:	b118      	cbz	r0, 800aacc <__swsetup_r+0x14>
 800aac4:	6a03      	ldr	r3, [r0, #32]
 800aac6:	b90b      	cbnz	r3, 800aacc <__swsetup_r+0x14>
 800aac8:	f7ff fdfa 	bl	800a6c0 <__sinit>
 800aacc:	89a3      	ldrh	r3, [r4, #12]
 800aace:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aad2:	0718      	lsls	r0, r3, #28
 800aad4:	d422      	bmi.n	800ab1c <__swsetup_r+0x64>
 800aad6:	06d9      	lsls	r1, r3, #27
 800aad8:	d407      	bmi.n	800aaea <__swsetup_r+0x32>
 800aada:	2309      	movs	r3, #9
 800aadc:	602b      	str	r3, [r5, #0]
 800aade:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800aae2:	81a3      	strh	r3, [r4, #12]
 800aae4:	f04f 30ff 	mov.w	r0, #4294967295
 800aae8:	e034      	b.n	800ab54 <__swsetup_r+0x9c>
 800aaea:	0758      	lsls	r0, r3, #29
 800aaec:	d512      	bpl.n	800ab14 <__swsetup_r+0x5c>
 800aaee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aaf0:	b141      	cbz	r1, 800ab04 <__swsetup_r+0x4c>
 800aaf2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aaf6:	4299      	cmp	r1, r3
 800aaf8:	d002      	beq.n	800ab00 <__swsetup_r+0x48>
 800aafa:	4628      	mov	r0, r5
 800aafc:	f000 ff2e 	bl	800b95c <_free_r>
 800ab00:	2300      	movs	r3, #0
 800ab02:	6363      	str	r3, [r4, #52]	; 0x34
 800ab04:	89a3      	ldrh	r3, [r4, #12]
 800ab06:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ab0a:	81a3      	strh	r3, [r4, #12]
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	6063      	str	r3, [r4, #4]
 800ab10:	6923      	ldr	r3, [r4, #16]
 800ab12:	6023      	str	r3, [r4, #0]
 800ab14:	89a3      	ldrh	r3, [r4, #12]
 800ab16:	f043 0308 	orr.w	r3, r3, #8
 800ab1a:	81a3      	strh	r3, [r4, #12]
 800ab1c:	6923      	ldr	r3, [r4, #16]
 800ab1e:	b94b      	cbnz	r3, 800ab34 <__swsetup_r+0x7c>
 800ab20:	89a3      	ldrh	r3, [r4, #12]
 800ab22:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ab26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ab2a:	d003      	beq.n	800ab34 <__swsetup_r+0x7c>
 800ab2c:	4621      	mov	r1, r4
 800ab2e:	4628      	mov	r0, r5
 800ab30:	f001 ff00 	bl	800c934 <__smakebuf_r>
 800ab34:	89a0      	ldrh	r0, [r4, #12]
 800ab36:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ab3a:	f010 0301 	ands.w	r3, r0, #1
 800ab3e:	d00a      	beq.n	800ab56 <__swsetup_r+0x9e>
 800ab40:	2300      	movs	r3, #0
 800ab42:	60a3      	str	r3, [r4, #8]
 800ab44:	6963      	ldr	r3, [r4, #20]
 800ab46:	425b      	negs	r3, r3
 800ab48:	61a3      	str	r3, [r4, #24]
 800ab4a:	6923      	ldr	r3, [r4, #16]
 800ab4c:	b943      	cbnz	r3, 800ab60 <__swsetup_r+0xa8>
 800ab4e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ab52:	d1c4      	bne.n	800aade <__swsetup_r+0x26>
 800ab54:	bd38      	pop	{r3, r4, r5, pc}
 800ab56:	0781      	lsls	r1, r0, #30
 800ab58:	bf58      	it	pl
 800ab5a:	6963      	ldrpl	r3, [r4, #20]
 800ab5c:	60a3      	str	r3, [r4, #8]
 800ab5e:	e7f4      	b.n	800ab4a <__swsetup_r+0x92>
 800ab60:	2000      	movs	r0, #0
 800ab62:	e7f7      	b.n	800ab54 <__swsetup_r+0x9c>
 800ab64:	2000006c 	.word	0x2000006c

0800ab68 <memset>:
 800ab68:	4402      	add	r2, r0
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	4293      	cmp	r3, r2
 800ab6e:	d100      	bne.n	800ab72 <memset+0xa>
 800ab70:	4770      	bx	lr
 800ab72:	f803 1b01 	strb.w	r1, [r3], #1
 800ab76:	e7f9      	b.n	800ab6c <memset+0x4>

0800ab78 <_localeconv_r>:
 800ab78:	4800      	ldr	r0, [pc, #0]	; (800ab7c <_localeconv_r+0x4>)
 800ab7a:	4770      	bx	lr
 800ab7c:	20000160 	.word	0x20000160

0800ab80 <_close_r>:
 800ab80:	b538      	push	{r3, r4, r5, lr}
 800ab82:	4d06      	ldr	r5, [pc, #24]	; (800ab9c <_close_r+0x1c>)
 800ab84:	2300      	movs	r3, #0
 800ab86:	4604      	mov	r4, r0
 800ab88:	4608      	mov	r0, r1
 800ab8a:	602b      	str	r3, [r5, #0]
 800ab8c:	f7f9 fdd6 	bl	800473c <_close>
 800ab90:	1c43      	adds	r3, r0, #1
 800ab92:	d102      	bne.n	800ab9a <_close_r+0x1a>
 800ab94:	682b      	ldr	r3, [r5, #0]
 800ab96:	b103      	cbz	r3, 800ab9a <_close_r+0x1a>
 800ab98:	6023      	str	r3, [r4, #0]
 800ab9a:	bd38      	pop	{r3, r4, r5, pc}
 800ab9c:	20001b18 	.word	0x20001b18

0800aba0 <_lseek_r>:
 800aba0:	b538      	push	{r3, r4, r5, lr}
 800aba2:	4d07      	ldr	r5, [pc, #28]	; (800abc0 <_lseek_r+0x20>)
 800aba4:	4604      	mov	r4, r0
 800aba6:	4608      	mov	r0, r1
 800aba8:	4611      	mov	r1, r2
 800abaa:	2200      	movs	r2, #0
 800abac:	602a      	str	r2, [r5, #0]
 800abae:	461a      	mov	r2, r3
 800abb0:	f7f9 fdd0 	bl	8004754 <_lseek>
 800abb4:	1c43      	adds	r3, r0, #1
 800abb6:	d102      	bne.n	800abbe <_lseek_r+0x1e>
 800abb8:	682b      	ldr	r3, [r5, #0]
 800abba:	b103      	cbz	r3, 800abbe <_lseek_r+0x1e>
 800abbc:	6023      	str	r3, [r4, #0]
 800abbe:	bd38      	pop	{r3, r4, r5, pc}
 800abc0:	20001b18 	.word	0x20001b18

0800abc4 <_read_r>:
 800abc4:	b538      	push	{r3, r4, r5, lr}
 800abc6:	4d07      	ldr	r5, [pc, #28]	; (800abe4 <_read_r+0x20>)
 800abc8:	4604      	mov	r4, r0
 800abca:	4608      	mov	r0, r1
 800abcc:	4611      	mov	r1, r2
 800abce:	2200      	movs	r2, #0
 800abd0:	602a      	str	r2, [r5, #0]
 800abd2:	461a      	mov	r2, r3
 800abd4:	f7f9 fd96 	bl	8004704 <_read>
 800abd8:	1c43      	adds	r3, r0, #1
 800abda:	d102      	bne.n	800abe2 <_read_r+0x1e>
 800abdc:	682b      	ldr	r3, [r5, #0]
 800abde:	b103      	cbz	r3, 800abe2 <_read_r+0x1e>
 800abe0:	6023      	str	r3, [r4, #0]
 800abe2:	bd38      	pop	{r3, r4, r5, pc}
 800abe4:	20001b18 	.word	0x20001b18

0800abe8 <_write_r>:
 800abe8:	b538      	push	{r3, r4, r5, lr}
 800abea:	4d07      	ldr	r5, [pc, #28]	; (800ac08 <_write_r+0x20>)
 800abec:	4604      	mov	r4, r0
 800abee:	4608      	mov	r0, r1
 800abf0:	4611      	mov	r1, r2
 800abf2:	2200      	movs	r2, #0
 800abf4:	602a      	str	r2, [r5, #0]
 800abf6:	461a      	mov	r2, r3
 800abf8:	f7f9 fd92 	bl	8004720 <_write>
 800abfc:	1c43      	adds	r3, r0, #1
 800abfe:	d102      	bne.n	800ac06 <_write_r+0x1e>
 800ac00:	682b      	ldr	r3, [r5, #0]
 800ac02:	b103      	cbz	r3, 800ac06 <_write_r+0x1e>
 800ac04:	6023      	str	r3, [r4, #0]
 800ac06:	bd38      	pop	{r3, r4, r5, pc}
 800ac08:	20001b18 	.word	0x20001b18

0800ac0c <__errno>:
 800ac0c:	4b01      	ldr	r3, [pc, #4]	; (800ac14 <__errno+0x8>)
 800ac0e:	6818      	ldr	r0, [r3, #0]
 800ac10:	4770      	bx	lr
 800ac12:	bf00      	nop
 800ac14:	2000006c 	.word	0x2000006c

0800ac18 <__libc_init_array>:
 800ac18:	b570      	push	{r4, r5, r6, lr}
 800ac1a:	4d0d      	ldr	r5, [pc, #52]	; (800ac50 <__libc_init_array+0x38>)
 800ac1c:	4c0d      	ldr	r4, [pc, #52]	; (800ac54 <__libc_init_array+0x3c>)
 800ac1e:	1b64      	subs	r4, r4, r5
 800ac20:	10a4      	asrs	r4, r4, #2
 800ac22:	2600      	movs	r6, #0
 800ac24:	42a6      	cmp	r6, r4
 800ac26:	d109      	bne.n	800ac3c <__libc_init_array+0x24>
 800ac28:	4d0b      	ldr	r5, [pc, #44]	; (800ac58 <__libc_init_array+0x40>)
 800ac2a:	4c0c      	ldr	r4, [pc, #48]	; (800ac5c <__libc_init_array+0x44>)
 800ac2c:	f003 f8a2 	bl	800dd74 <_init>
 800ac30:	1b64      	subs	r4, r4, r5
 800ac32:	10a4      	asrs	r4, r4, #2
 800ac34:	2600      	movs	r6, #0
 800ac36:	42a6      	cmp	r6, r4
 800ac38:	d105      	bne.n	800ac46 <__libc_init_array+0x2e>
 800ac3a:	bd70      	pop	{r4, r5, r6, pc}
 800ac3c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac40:	4798      	blx	r3
 800ac42:	3601      	adds	r6, #1
 800ac44:	e7ee      	b.n	800ac24 <__libc_init_array+0xc>
 800ac46:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac4a:	4798      	blx	r3
 800ac4c:	3601      	adds	r6, #1
 800ac4e:	e7f2      	b.n	800ac36 <__libc_init_array+0x1e>
 800ac50:	0800e3d0 	.word	0x0800e3d0
 800ac54:	0800e3d0 	.word	0x0800e3d0
 800ac58:	0800e3d0 	.word	0x0800e3d0
 800ac5c:	0800e3d4 	.word	0x0800e3d4

0800ac60 <__retarget_lock_acquire_recursive>:
 800ac60:	4770      	bx	lr

0800ac62 <__retarget_lock_release_recursive>:
 800ac62:	4770      	bx	lr

0800ac64 <quorem>:
 800ac64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac68:	6903      	ldr	r3, [r0, #16]
 800ac6a:	690c      	ldr	r4, [r1, #16]
 800ac6c:	42a3      	cmp	r3, r4
 800ac6e:	4607      	mov	r7, r0
 800ac70:	db7e      	blt.n	800ad70 <quorem+0x10c>
 800ac72:	3c01      	subs	r4, #1
 800ac74:	f101 0814 	add.w	r8, r1, #20
 800ac78:	f100 0514 	add.w	r5, r0, #20
 800ac7c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ac80:	9301      	str	r3, [sp, #4]
 800ac82:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ac86:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ac8a:	3301      	adds	r3, #1
 800ac8c:	429a      	cmp	r2, r3
 800ac8e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ac92:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ac96:	fbb2 f6f3 	udiv	r6, r2, r3
 800ac9a:	d331      	bcc.n	800ad00 <quorem+0x9c>
 800ac9c:	f04f 0e00 	mov.w	lr, #0
 800aca0:	4640      	mov	r0, r8
 800aca2:	46ac      	mov	ip, r5
 800aca4:	46f2      	mov	sl, lr
 800aca6:	f850 2b04 	ldr.w	r2, [r0], #4
 800acaa:	b293      	uxth	r3, r2
 800acac:	fb06 e303 	mla	r3, r6, r3, lr
 800acb0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800acb4:	0c1a      	lsrs	r2, r3, #16
 800acb6:	b29b      	uxth	r3, r3
 800acb8:	ebaa 0303 	sub.w	r3, sl, r3
 800acbc:	f8dc a000 	ldr.w	sl, [ip]
 800acc0:	fa13 f38a 	uxtah	r3, r3, sl
 800acc4:	fb06 220e 	mla	r2, r6, lr, r2
 800acc8:	9300      	str	r3, [sp, #0]
 800acca:	9b00      	ldr	r3, [sp, #0]
 800accc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800acd0:	b292      	uxth	r2, r2
 800acd2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800acd6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800acda:	f8bd 3000 	ldrh.w	r3, [sp]
 800acde:	4581      	cmp	r9, r0
 800ace0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ace4:	f84c 3b04 	str.w	r3, [ip], #4
 800ace8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800acec:	d2db      	bcs.n	800aca6 <quorem+0x42>
 800acee:	f855 300b 	ldr.w	r3, [r5, fp]
 800acf2:	b92b      	cbnz	r3, 800ad00 <quorem+0x9c>
 800acf4:	9b01      	ldr	r3, [sp, #4]
 800acf6:	3b04      	subs	r3, #4
 800acf8:	429d      	cmp	r5, r3
 800acfa:	461a      	mov	r2, r3
 800acfc:	d32c      	bcc.n	800ad58 <quorem+0xf4>
 800acfe:	613c      	str	r4, [r7, #16]
 800ad00:	4638      	mov	r0, r7
 800ad02:	f001 f9a7 	bl	800c054 <__mcmp>
 800ad06:	2800      	cmp	r0, #0
 800ad08:	db22      	blt.n	800ad50 <quorem+0xec>
 800ad0a:	3601      	adds	r6, #1
 800ad0c:	4629      	mov	r1, r5
 800ad0e:	2000      	movs	r0, #0
 800ad10:	f858 2b04 	ldr.w	r2, [r8], #4
 800ad14:	f8d1 c000 	ldr.w	ip, [r1]
 800ad18:	b293      	uxth	r3, r2
 800ad1a:	1ac3      	subs	r3, r0, r3
 800ad1c:	0c12      	lsrs	r2, r2, #16
 800ad1e:	fa13 f38c 	uxtah	r3, r3, ip
 800ad22:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800ad26:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ad2a:	b29b      	uxth	r3, r3
 800ad2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ad30:	45c1      	cmp	r9, r8
 800ad32:	f841 3b04 	str.w	r3, [r1], #4
 800ad36:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ad3a:	d2e9      	bcs.n	800ad10 <quorem+0xac>
 800ad3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ad40:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ad44:	b922      	cbnz	r2, 800ad50 <quorem+0xec>
 800ad46:	3b04      	subs	r3, #4
 800ad48:	429d      	cmp	r5, r3
 800ad4a:	461a      	mov	r2, r3
 800ad4c:	d30a      	bcc.n	800ad64 <quorem+0x100>
 800ad4e:	613c      	str	r4, [r7, #16]
 800ad50:	4630      	mov	r0, r6
 800ad52:	b003      	add	sp, #12
 800ad54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad58:	6812      	ldr	r2, [r2, #0]
 800ad5a:	3b04      	subs	r3, #4
 800ad5c:	2a00      	cmp	r2, #0
 800ad5e:	d1ce      	bne.n	800acfe <quorem+0x9a>
 800ad60:	3c01      	subs	r4, #1
 800ad62:	e7c9      	b.n	800acf8 <quorem+0x94>
 800ad64:	6812      	ldr	r2, [r2, #0]
 800ad66:	3b04      	subs	r3, #4
 800ad68:	2a00      	cmp	r2, #0
 800ad6a:	d1f0      	bne.n	800ad4e <quorem+0xea>
 800ad6c:	3c01      	subs	r4, #1
 800ad6e:	e7eb      	b.n	800ad48 <quorem+0xe4>
 800ad70:	2000      	movs	r0, #0
 800ad72:	e7ee      	b.n	800ad52 <quorem+0xee>
 800ad74:	0000      	movs	r0, r0
	...

0800ad78 <_dtoa_r>:
 800ad78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad7c:	ed2d 8b04 	vpush	{d8-d9}
 800ad80:	69c5      	ldr	r5, [r0, #28]
 800ad82:	b093      	sub	sp, #76	; 0x4c
 800ad84:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ad88:	ec57 6b10 	vmov	r6, r7, d0
 800ad8c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ad90:	9107      	str	r1, [sp, #28]
 800ad92:	4604      	mov	r4, r0
 800ad94:	920a      	str	r2, [sp, #40]	; 0x28
 800ad96:	930d      	str	r3, [sp, #52]	; 0x34
 800ad98:	b975      	cbnz	r5, 800adb8 <_dtoa_r+0x40>
 800ad9a:	2010      	movs	r0, #16
 800ad9c:	f000 fe2a 	bl	800b9f4 <malloc>
 800ada0:	4602      	mov	r2, r0
 800ada2:	61e0      	str	r0, [r4, #28]
 800ada4:	b920      	cbnz	r0, 800adb0 <_dtoa_r+0x38>
 800ada6:	4bae      	ldr	r3, [pc, #696]	; (800b060 <_dtoa_r+0x2e8>)
 800ada8:	21ef      	movs	r1, #239	; 0xef
 800adaa:	48ae      	ldr	r0, [pc, #696]	; (800b064 <_dtoa_r+0x2ec>)
 800adac:	f001 fe58 	bl	800ca60 <__assert_func>
 800adb0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800adb4:	6005      	str	r5, [r0, #0]
 800adb6:	60c5      	str	r5, [r0, #12]
 800adb8:	69e3      	ldr	r3, [r4, #28]
 800adba:	6819      	ldr	r1, [r3, #0]
 800adbc:	b151      	cbz	r1, 800add4 <_dtoa_r+0x5c>
 800adbe:	685a      	ldr	r2, [r3, #4]
 800adc0:	604a      	str	r2, [r1, #4]
 800adc2:	2301      	movs	r3, #1
 800adc4:	4093      	lsls	r3, r2
 800adc6:	608b      	str	r3, [r1, #8]
 800adc8:	4620      	mov	r0, r4
 800adca:	f000 ff07 	bl	800bbdc <_Bfree>
 800adce:	69e3      	ldr	r3, [r4, #28]
 800add0:	2200      	movs	r2, #0
 800add2:	601a      	str	r2, [r3, #0]
 800add4:	1e3b      	subs	r3, r7, #0
 800add6:	bfbb      	ittet	lt
 800add8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800addc:	9303      	strlt	r3, [sp, #12]
 800adde:	2300      	movge	r3, #0
 800ade0:	2201      	movlt	r2, #1
 800ade2:	bfac      	ite	ge
 800ade4:	f8c8 3000 	strge.w	r3, [r8]
 800ade8:	f8c8 2000 	strlt.w	r2, [r8]
 800adec:	4b9e      	ldr	r3, [pc, #632]	; (800b068 <_dtoa_r+0x2f0>)
 800adee:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800adf2:	ea33 0308 	bics.w	r3, r3, r8
 800adf6:	d11b      	bne.n	800ae30 <_dtoa_r+0xb8>
 800adf8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800adfa:	f242 730f 	movw	r3, #9999	; 0x270f
 800adfe:	6013      	str	r3, [r2, #0]
 800ae00:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800ae04:	4333      	orrs	r3, r6
 800ae06:	f000 8593 	beq.w	800b930 <_dtoa_r+0xbb8>
 800ae0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae0c:	b963      	cbnz	r3, 800ae28 <_dtoa_r+0xb0>
 800ae0e:	4b97      	ldr	r3, [pc, #604]	; (800b06c <_dtoa_r+0x2f4>)
 800ae10:	e027      	b.n	800ae62 <_dtoa_r+0xea>
 800ae12:	4b97      	ldr	r3, [pc, #604]	; (800b070 <_dtoa_r+0x2f8>)
 800ae14:	9300      	str	r3, [sp, #0]
 800ae16:	3308      	adds	r3, #8
 800ae18:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ae1a:	6013      	str	r3, [r2, #0]
 800ae1c:	9800      	ldr	r0, [sp, #0]
 800ae1e:	b013      	add	sp, #76	; 0x4c
 800ae20:	ecbd 8b04 	vpop	{d8-d9}
 800ae24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae28:	4b90      	ldr	r3, [pc, #576]	; (800b06c <_dtoa_r+0x2f4>)
 800ae2a:	9300      	str	r3, [sp, #0]
 800ae2c:	3303      	adds	r3, #3
 800ae2e:	e7f3      	b.n	800ae18 <_dtoa_r+0xa0>
 800ae30:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ae34:	2200      	movs	r2, #0
 800ae36:	ec51 0b17 	vmov	r0, r1, d7
 800ae3a:	eeb0 8a47 	vmov.f32	s16, s14
 800ae3e:	eef0 8a67 	vmov.f32	s17, s15
 800ae42:	2300      	movs	r3, #0
 800ae44:	f7f5 fe68 	bl	8000b18 <__aeabi_dcmpeq>
 800ae48:	4681      	mov	r9, r0
 800ae4a:	b160      	cbz	r0, 800ae66 <_dtoa_r+0xee>
 800ae4c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ae4e:	2301      	movs	r3, #1
 800ae50:	6013      	str	r3, [r2, #0]
 800ae52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	f000 8568 	beq.w	800b92a <_dtoa_r+0xbb2>
 800ae5a:	4b86      	ldr	r3, [pc, #536]	; (800b074 <_dtoa_r+0x2fc>)
 800ae5c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ae5e:	6013      	str	r3, [r2, #0]
 800ae60:	3b01      	subs	r3, #1
 800ae62:	9300      	str	r3, [sp, #0]
 800ae64:	e7da      	b.n	800ae1c <_dtoa_r+0xa4>
 800ae66:	aa10      	add	r2, sp, #64	; 0x40
 800ae68:	a911      	add	r1, sp, #68	; 0x44
 800ae6a:	4620      	mov	r0, r4
 800ae6c:	eeb0 0a48 	vmov.f32	s0, s16
 800ae70:	eef0 0a68 	vmov.f32	s1, s17
 800ae74:	f001 f994 	bl	800c1a0 <__d2b>
 800ae78:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ae7c:	4682      	mov	sl, r0
 800ae7e:	2d00      	cmp	r5, #0
 800ae80:	d07f      	beq.n	800af82 <_dtoa_r+0x20a>
 800ae82:	ee18 3a90 	vmov	r3, s17
 800ae86:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ae8a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800ae8e:	ec51 0b18 	vmov	r0, r1, d8
 800ae92:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ae96:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ae9a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800ae9e:	4619      	mov	r1, r3
 800aea0:	2200      	movs	r2, #0
 800aea2:	4b75      	ldr	r3, [pc, #468]	; (800b078 <_dtoa_r+0x300>)
 800aea4:	f7f5 fa18 	bl	80002d8 <__aeabi_dsub>
 800aea8:	a367      	add	r3, pc, #412	; (adr r3, 800b048 <_dtoa_r+0x2d0>)
 800aeaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeae:	f7f5 fbcb 	bl	8000648 <__aeabi_dmul>
 800aeb2:	a367      	add	r3, pc, #412	; (adr r3, 800b050 <_dtoa_r+0x2d8>)
 800aeb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeb8:	f7f5 fa10 	bl	80002dc <__adddf3>
 800aebc:	4606      	mov	r6, r0
 800aebe:	4628      	mov	r0, r5
 800aec0:	460f      	mov	r7, r1
 800aec2:	f7f5 fb57 	bl	8000574 <__aeabi_i2d>
 800aec6:	a364      	add	r3, pc, #400	; (adr r3, 800b058 <_dtoa_r+0x2e0>)
 800aec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aecc:	f7f5 fbbc 	bl	8000648 <__aeabi_dmul>
 800aed0:	4602      	mov	r2, r0
 800aed2:	460b      	mov	r3, r1
 800aed4:	4630      	mov	r0, r6
 800aed6:	4639      	mov	r1, r7
 800aed8:	f7f5 fa00 	bl	80002dc <__adddf3>
 800aedc:	4606      	mov	r6, r0
 800aede:	460f      	mov	r7, r1
 800aee0:	f7f5 fe62 	bl	8000ba8 <__aeabi_d2iz>
 800aee4:	2200      	movs	r2, #0
 800aee6:	4683      	mov	fp, r0
 800aee8:	2300      	movs	r3, #0
 800aeea:	4630      	mov	r0, r6
 800aeec:	4639      	mov	r1, r7
 800aeee:	f7f5 fe1d 	bl	8000b2c <__aeabi_dcmplt>
 800aef2:	b148      	cbz	r0, 800af08 <_dtoa_r+0x190>
 800aef4:	4658      	mov	r0, fp
 800aef6:	f7f5 fb3d 	bl	8000574 <__aeabi_i2d>
 800aefa:	4632      	mov	r2, r6
 800aefc:	463b      	mov	r3, r7
 800aefe:	f7f5 fe0b 	bl	8000b18 <__aeabi_dcmpeq>
 800af02:	b908      	cbnz	r0, 800af08 <_dtoa_r+0x190>
 800af04:	f10b 3bff 	add.w	fp, fp, #4294967295
 800af08:	f1bb 0f16 	cmp.w	fp, #22
 800af0c:	d857      	bhi.n	800afbe <_dtoa_r+0x246>
 800af0e:	4b5b      	ldr	r3, [pc, #364]	; (800b07c <_dtoa_r+0x304>)
 800af10:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800af14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af18:	ec51 0b18 	vmov	r0, r1, d8
 800af1c:	f7f5 fe06 	bl	8000b2c <__aeabi_dcmplt>
 800af20:	2800      	cmp	r0, #0
 800af22:	d04e      	beq.n	800afc2 <_dtoa_r+0x24a>
 800af24:	f10b 3bff 	add.w	fp, fp, #4294967295
 800af28:	2300      	movs	r3, #0
 800af2a:	930c      	str	r3, [sp, #48]	; 0x30
 800af2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800af2e:	1b5b      	subs	r3, r3, r5
 800af30:	1e5a      	subs	r2, r3, #1
 800af32:	bf45      	ittet	mi
 800af34:	f1c3 0301 	rsbmi	r3, r3, #1
 800af38:	9305      	strmi	r3, [sp, #20]
 800af3a:	2300      	movpl	r3, #0
 800af3c:	2300      	movmi	r3, #0
 800af3e:	9206      	str	r2, [sp, #24]
 800af40:	bf54      	ite	pl
 800af42:	9305      	strpl	r3, [sp, #20]
 800af44:	9306      	strmi	r3, [sp, #24]
 800af46:	f1bb 0f00 	cmp.w	fp, #0
 800af4a:	db3c      	blt.n	800afc6 <_dtoa_r+0x24e>
 800af4c:	9b06      	ldr	r3, [sp, #24]
 800af4e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800af52:	445b      	add	r3, fp
 800af54:	9306      	str	r3, [sp, #24]
 800af56:	2300      	movs	r3, #0
 800af58:	9308      	str	r3, [sp, #32]
 800af5a:	9b07      	ldr	r3, [sp, #28]
 800af5c:	2b09      	cmp	r3, #9
 800af5e:	d868      	bhi.n	800b032 <_dtoa_r+0x2ba>
 800af60:	2b05      	cmp	r3, #5
 800af62:	bfc4      	itt	gt
 800af64:	3b04      	subgt	r3, #4
 800af66:	9307      	strgt	r3, [sp, #28]
 800af68:	9b07      	ldr	r3, [sp, #28]
 800af6a:	f1a3 0302 	sub.w	r3, r3, #2
 800af6e:	bfcc      	ite	gt
 800af70:	2500      	movgt	r5, #0
 800af72:	2501      	movle	r5, #1
 800af74:	2b03      	cmp	r3, #3
 800af76:	f200 8085 	bhi.w	800b084 <_dtoa_r+0x30c>
 800af7a:	e8df f003 	tbb	[pc, r3]
 800af7e:	3b2e      	.short	0x3b2e
 800af80:	5839      	.short	0x5839
 800af82:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800af86:	441d      	add	r5, r3
 800af88:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800af8c:	2b20      	cmp	r3, #32
 800af8e:	bfc1      	itttt	gt
 800af90:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800af94:	fa08 f803 	lslgt.w	r8, r8, r3
 800af98:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800af9c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800afa0:	bfd6      	itet	le
 800afa2:	f1c3 0320 	rsble	r3, r3, #32
 800afa6:	ea48 0003 	orrgt.w	r0, r8, r3
 800afaa:	fa06 f003 	lslle.w	r0, r6, r3
 800afae:	f7f5 fad1 	bl	8000554 <__aeabi_ui2d>
 800afb2:	2201      	movs	r2, #1
 800afb4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800afb8:	3d01      	subs	r5, #1
 800afba:	920e      	str	r2, [sp, #56]	; 0x38
 800afbc:	e76f      	b.n	800ae9e <_dtoa_r+0x126>
 800afbe:	2301      	movs	r3, #1
 800afc0:	e7b3      	b.n	800af2a <_dtoa_r+0x1b2>
 800afc2:	900c      	str	r0, [sp, #48]	; 0x30
 800afc4:	e7b2      	b.n	800af2c <_dtoa_r+0x1b4>
 800afc6:	9b05      	ldr	r3, [sp, #20]
 800afc8:	eba3 030b 	sub.w	r3, r3, fp
 800afcc:	9305      	str	r3, [sp, #20]
 800afce:	f1cb 0300 	rsb	r3, fp, #0
 800afd2:	9308      	str	r3, [sp, #32]
 800afd4:	2300      	movs	r3, #0
 800afd6:	930b      	str	r3, [sp, #44]	; 0x2c
 800afd8:	e7bf      	b.n	800af5a <_dtoa_r+0x1e2>
 800afda:	2300      	movs	r3, #0
 800afdc:	9309      	str	r3, [sp, #36]	; 0x24
 800afde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	dc52      	bgt.n	800b08a <_dtoa_r+0x312>
 800afe4:	2301      	movs	r3, #1
 800afe6:	9301      	str	r3, [sp, #4]
 800afe8:	9304      	str	r3, [sp, #16]
 800afea:	461a      	mov	r2, r3
 800afec:	920a      	str	r2, [sp, #40]	; 0x28
 800afee:	e00b      	b.n	800b008 <_dtoa_r+0x290>
 800aff0:	2301      	movs	r3, #1
 800aff2:	e7f3      	b.n	800afdc <_dtoa_r+0x264>
 800aff4:	2300      	movs	r3, #0
 800aff6:	9309      	str	r3, [sp, #36]	; 0x24
 800aff8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800affa:	445b      	add	r3, fp
 800affc:	9301      	str	r3, [sp, #4]
 800affe:	3301      	adds	r3, #1
 800b000:	2b01      	cmp	r3, #1
 800b002:	9304      	str	r3, [sp, #16]
 800b004:	bfb8      	it	lt
 800b006:	2301      	movlt	r3, #1
 800b008:	69e0      	ldr	r0, [r4, #28]
 800b00a:	2100      	movs	r1, #0
 800b00c:	2204      	movs	r2, #4
 800b00e:	f102 0614 	add.w	r6, r2, #20
 800b012:	429e      	cmp	r6, r3
 800b014:	d93d      	bls.n	800b092 <_dtoa_r+0x31a>
 800b016:	6041      	str	r1, [r0, #4]
 800b018:	4620      	mov	r0, r4
 800b01a:	f000 fd9f 	bl	800bb5c <_Balloc>
 800b01e:	9000      	str	r0, [sp, #0]
 800b020:	2800      	cmp	r0, #0
 800b022:	d139      	bne.n	800b098 <_dtoa_r+0x320>
 800b024:	4b16      	ldr	r3, [pc, #88]	; (800b080 <_dtoa_r+0x308>)
 800b026:	4602      	mov	r2, r0
 800b028:	f240 11af 	movw	r1, #431	; 0x1af
 800b02c:	e6bd      	b.n	800adaa <_dtoa_r+0x32>
 800b02e:	2301      	movs	r3, #1
 800b030:	e7e1      	b.n	800aff6 <_dtoa_r+0x27e>
 800b032:	2501      	movs	r5, #1
 800b034:	2300      	movs	r3, #0
 800b036:	9307      	str	r3, [sp, #28]
 800b038:	9509      	str	r5, [sp, #36]	; 0x24
 800b03a:	f04f 33ff 	mov.w	r3, #4294967295
 800b03e:	9301      	str	r3, [sp, #4]
 800b040:	9304      	str	r3, [sp, #16]
 800b042:	2200      	movs	r2, #0
 800b044:	2312      	movs	r3, #18
 800b046:	e7d1      	b.n	800afec <_dtoa_r+0x274>
 800b048:	636f4361 	.word	0x636f4361
 800b04c:	3fd287a7 	.word	0x3fd287a7
 800b050:	8b60c8b3 	.word	0x8b60c8b3
 800b054:	3fc68a28 	.word	0x3fc68a28
 800b058:	509f79fb 	.word	0x509f79fb
 800b05c:	3fd34413 	.word	0x3fd34413
 800b060:	0800debd 	.word	0x0800debd
 800b064:	0800ded4 	.word	0x0800ded4
 800b068:	7ff00000 	.word	0x7ff00000
 800b06c:	0800deb9 	.word	0x0800deb9
 800b070:	0800deb0 	.word	0x0800deb0
 800b074:	0800de8d 	.word	0x0800de8d
 800b078:	3ff80000 	.word	0x3ff80000
 800b07c:	0800dfc0 	.word	0x0800dfc0
 800b080:	0800df2c 	.word	0x0800df2c
 800b084:	2301      	movs	r3, #1
 800b086:	9309      	str	r3, [sp, #36]	; 0x24
 800b088:	e7d7      	b.n	800b03a <_dtoa_r+0x2c2>
 800b08a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b08c:	9301      	str	r3, [sp, #4]
 800b08e:	9304      	str	r3, [sp, #16]
 800b090:	e7ba      	b.n	800b008 <_dtoa_r+0x290>
 800b092:	3101      	adds	r1, #1
 800b094:	0052      	lsls	r2, r2, #1
 800b096:	e7ba      	b.n	800b00e <_dtoa_r+0x296>
 800b098:	69e3      	ldr	r3, [r4, #28]
 800b09a:	9a00      	ldr	r2, [sp, #0]
 800b09c:	601a      	str	r2, [r3, #0]
 800b09e:	9b04      	ldr	r3, [sp, #16]
 800b0a0:	2b0e      	cmp	r3, #14
 800b0a2:	f200 80a8 	bhi.w	800b1f6 <_dtoa_r+0x47e>
 800b0a6:	2d00      	cmp	r5, #0
 800b0a8:	f000 80a5 	beq.w	800b1f6 <_dtoa_r+0x47e>
 800b0ac:	f1bb 0f00 	cmp.w	fp, #0
 800b0b0:	dd38      	ble.n	800b124 <_dtoa_r+0x3ac>
 800b0b2:	4bc0      	ldr	r3, [pc, #768]	; (800b3b4 <_dtoa_r+0x63c>)
 800b0b4:	f00b 020f 	and.w	r2, fp, #15
 800b0b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b0bc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800b0c0:	e9d3 6700 	ldrd	r6, r7, [r3]
 800b0c4:	ea4f 182b 	mov.w	r8, fp, asr #4
 800b0c8:	d019      	beq.n	800b0fe <_dtoa_r+0x386>
 800b0ca:	4bbb      	ldr	r3, [pc, #748]	; (800b3b8 <_dtoa_r+0x640>)
 800b0cc:	ec51 0b18 	vmov	r0, r1, d8
 800b0d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b0d4:	f7f5 fbe2 	bl	800089c <__aeabi_ddiv>
 800b0d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b0dc:	f008 080f 	and.w	r8, r8, #15
 800b0e0:	2503      	movs	r5, #3
 800b0e2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800b3b8 <_dtoa_r+0x640>
 800b0e6:	f1b8 0f00 	cmp.w	r8, #0
 800b0ea:	d10a      	bne.n	800b102 <_dtoa_r+0x38a>
 800b0ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b0f0:	4632      	mov	r2, r6
 800b0f2:	463b      	mov	r3, r7
 800b0f4:	f7f5 fbd2 	bl	800089c <__aeabi_ddiv>
 800b0f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b0fc:	e02b      	b.n	800b156 <_dtoa_r+0x3de>
 800b0fe:	2502      	movs	r5, #2
 800b100:	e7ef      	b.n	800b0e2 <_dtoa_r+0x36a>
 800b102:	f018 0f01 	tst.w	r8, #1
 800b106:	d008      	beq.n	800b11a <_dtoa_r+0x3a2>
 800b108:	4630      	mov	r0, r6
 800b10a:	4639      	mov	r1, r7
 800b10c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b110:	f7f5 fa9a 	bl	8000648 <__aeabi_dmul>
 800b114:	3501      	adds	r5, #1
 800b116:	4606      	mov	r6, r0
 800b118:	460f      	mov	r7, r1
 800b11a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b11e:	f109 0908 	add.w	r9, r9, #8
 800b122:	e7e0      	b.n	800b0e6 <_dtoa_r+0x36e>
 800b124:	f000 809f 	beq.w	800b266 <_dtoa_r+0x4ee>
 800b128:	f1cb 0600 	rsb	r6, fp, #0
 800b12c:	4ba1      	ldr	r3, [pc, #644]	; (800b3b4 <_dtoa_r+0x63c>)
 800b12e:	4fa2      	ldr	r7, [pc, #648]	; (800b3b8 <_dtoa_r+0x640>)
 800b130:	f006 020f 	and.w	r2, r6, #15
 800b134:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b13c:	ec51 0b18 	vmov	r0, r1, d8
 800b140:	f7f5 fa82 	bl	8000648 <__aeabi_dmul>
 800b144:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b148:	1136      	asrs	r6, r6, #4
 800b14a:	2300      	movs	r3, #0
 800b14c:	2502      	movs	r5, #2
 800b14e:	2e00      	cmp	r6, #0
 800b150:	d17e      	bne.n	800b250 <_dtoa_r+0x4d8>
 800b152:	2b00      	cmp	r3, #0
 800b154:	d1d0      	bne.n	800b0f8 <_dtoa_r+0x380>
 800b156:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b158:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	f000 8084 	beq.w	800b26a <_dtoa_r+0x4f2>
 800b162:	4b96      	ldr	r3, [pc, #600]	; (800b3bc <_dtoa_r+0x644>)
 800b164:	2200      	movs	r2, #0
 800b166:	4640      	mov	r0, r8
 800b168:	4649      	mov	r1, r9
 800b16a:	f7f5 fcdf 	bl	8000b2c <__aeabi_dcmplt>
 800b16e:	2800      	cmp	r0, #0
 800b170:	d07b      	beq.n	800b26a <_dtoa_r+0x4f2>
 800b172:	9b04      	ldr	r3, [sp, #16]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d078      	beq.n	800b26a <_dtoa_r+0x4f2>
 800b178:	9b01      	ldr	r3, [sp, #4]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	dd39      	ble.n	800b1f2 <_dtoa_r+0x47a>
 800b17e:	4b90      	ldr	r3, [pc, #576]	; (800b3c0 <_dtoa_r+0x648>)
 800b180:	2200      	movs	r2, #0
 800b182:	4640      	mov	r0, r8
 800b184:	4649      	mov	r1, r9
 800b186:	f7f5 fa5f 	bl	8000648 <__aeabi_dmul>
 800b18a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b18e:	9e01      	ldr	r6, [sp, #4]
 800b190:	f10b 37ff 	add.w	r7, fp, #4294967295
 800b194:	3501      	adds	r5, #1
 800b196:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b19a:	4628      	mov	r0, r5
 800b19c:	f7f5 f9ea 	bl	8000574 <__aeabi_i2d>
 800b1a0:	4642      	mov	r2, r8
 800b1a2:	464b      	mov	r3, r9
 800b1a4:	f7f5 fa50 	bl	8000648 <__aeabi_dmul>
 800b1a8:	4b86      	ldr	r3, [pc, #536]	; (800b3c4 <_dtoa_r+0x64c>)
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	f7f5 f896 	bl	80002dc <__adddf3>
 800b1b0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b1b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b1b8:	9303      	str	r3, [sp, #12]
 800b1ba:	2e00      	cmp	r6, #0
 800b1bc:	d158      	bne.n	800b270 <_dtoa_r+0x4f8>
 800b1be:	4b82      	ldr	r3, [pc, #520]	; (800b3c8 <_dtoa_r+0x650>)
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	4640      	mov	r0, r8
 800b1c4:	4649      	mov	r1, r9
 800b1c6:	f7f5 f887 	bl	80002d8 <__aeabi_dsub>
 800b1ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b1ce:	4680      	mov	r8, r0
 800b1d0:	4689      	mov	r9, r1
 800b1d2:	f7f5 fcc9 	bl	8000b68 <__aeabi_dcmpgt>
 800b1d6:	2800      	cmp	r0, #0
 800b1d8:	f040 8296 	bne.w	800b708 <_dtoa_r+0x990>
 800b1dc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b1e0:	4640      	mov	r0, r8
 800b1e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b1e6:	4649      	mov	r1, r9
 800b1e8:	f7f5 fca0 	bl	8000b2c <__aeabi_dcmplt>
 800b1ec:	2800      	cmp	r0, #0
 800b1ee:	f040 8289 	bne.w	800b704 <_dtoa_r+0x98c>
 800b1f2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b1f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	f2c0 814e 	blt.w	800b49a <_dtoa_r+0x722>
 800b1fe:	f1bb 0f0e 	cmp.w	fp, #14
 800b202:	f300 814a 	bgt.w	800b49a <_dtoa_r+0x722>
 800b206:	4b6b      	ldr	r3, [pc, #428]	; (800b3b4 <_dtoa_r+0x63c>)
 800b208:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b20c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b210:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b212:	2b00      	cmp	r3, #0
 800b214:	f280 80dc 	bge.w	800b3d0 <_dtoa_r+0x658>
 800b218:	9b04      	ldr	r3, [sp, #16]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	f300 80d8 	bgt.w	800b3d0 <_dtoa_r+0x658>
 800b220:	f040 826f 	bne.w	800b702 <_dtoa_r+0x98a>
 800b224:	4b68      	ldr	r3, [pc, #416]	; (800b3c8 <_dtoa_r+0x650>)
 800b226:	2200      	movs	r2, #0
 800b228:	4640      	mov	r0, r8
 800b22a:	4649      	mov	r1, r9
 800b22c:	f7f5 fa0c 	bl	8000648 <__aeabi_dmul>
 800b230:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b234:	f7f5 fc8e 	bl	8000b54 <__aeabi_dcmpge>
 800b238:	9e04      	ldr	r6, [sp, #16]
 800b23a:	4637      	mov	r7, r6
 800b23c:	2800      	cmp	r0, #0
 800b23e:	f040 8245 	bne.w	800b6cc <_dtoa_r+0x954>
 800b242:	9d00      	ldr	r5, [sp, #0]
 800b244:	2331      	movs	r3, #49	; 0x31
 800b246:	f805 3b01 	strb.w	r3, [r5], #1
 800b24a:	f10b 0b01 	add.w	fp, fp, #1
 800b24e:	e241      	b.n	800b6d4 <_dtoa_r+0x95c>
 800b250:	07f2      	lsls	r2, r6, #31
 800b252:	d505      	bpl.n	800b260 <_dtoa_r+0x4e8>
 800b254:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b258:	f7f5 f9f6 	bl	8000648 <__aeabi_dmul>
 800b25c:	3501      	adds	r5, #1
 800b25e:	2301      	movs	r3, #1
 800b260:	1076      	asrs	r6, r6, #1
 800b262:	3708      	adds	r7, #8
 800b264:	e773      	b.n	800b14e <_dtoa_r+0x3d6>
 800b266:	2502      	movs	r5, #2
 800b268:	e775      	b.n	800b156 <_dtoa_r+0x3de>
 800b26a:	9e04      	ldr	r6, [sp, #16]
 800b26c:	465f      	mov	r7, fp
 800b26e:	e792      	b.n	800b196 <_dtoa_r+0x41e>
 800b270:	9900      	ldr	r1, [sp, #0]
 800b272:	4b50      	ldr	r3, [pc, #320]	; (800b3b4 <_dtoa_r+0x63c>)
 800b274:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b278:	4431      	add	r1, r6
 800b27a:	9102      	str	r1, [sp, #8]
 800b27c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b27e:	eeb0 9a47 	vmov.f32	s18, s14
 800b282:	eef0 9a67 	vmov.f32	s19, s15
 800b286:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b28a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b28e:	2900      	cmp	r1, #0
 800b290:	d044      	beq.n	800b31c <_dtoa_r+0x5a4>
 800b292:	494e      	ldr	r1, [pc, #312]	; (800b3cc <_dtoa_r+0x654>)
 800b294:	2000      	movs	r0, #0
 800b296:	f7f5 fb01 	bl	800089c <__aeabi_ddiv>
 800b29a:	ec53 2b19 	vmov	r2, r3, d9
 800b29e:	f7f5 f81b 	bl	80002d8 <__aeabi_dsub>
 800b2a2:	9d00      	ldr	r5, [sp, #0]
 800b2a4:	ec41 0b19 	vmov	d9, r0, r1
 800b2a8:	4649      	mov	r1, r9
 800b2aa:	4640      	mov	r0, r8
 800b2ac:	f7f5 fc7c 	bl	8000ba8 <__aeabi_d2iz>
 800b2b0:	4606      	mov	r6, r0
 800b2b2:	f7f5 f95f 	bl	8000574 <__aeabi_i2d>
 800b2b6:	4602      	mov	r2, r0
 800b2b8:	460b      	mov	r3, r1
 800b2ba:	4640      	mov	r0, r8
 800b2bc:	4649      	mov	r1, r9
 800b2be:	f7f5 f80b 	bl	80002d8 <__aeabi_dsub>
 800b2c2:	3630      	adds	r6, #48	; 0x30
 800b2c4:	f805 6b01 	strb.w	r6, [r5], #1
 800b2c8:	ec53 2b19 	vmov	r2, r3, d9
 800b2cc:	4680      	mov	r8, r0
 800b2ce:	4689      	mov	r9, r1
 800b2d0:	f7f5 fc2c 	bl	8000b2c <__aeabi_dcmplt>
 800b2d4:	2800      	cmp	r0, #0
 800b2d6:	d164      	bne.n	800b3a2 <_dtoa_r+0x62a>
 800b2d8:	4642      	mov	r2, r8
 800b2da:	464b      	mov	r3, r9
 800b2dc:	4937      	ldr	r1, [pc, #220]	; (800b3bc <_dtoa_r+0x644>)
 800b2de:	2000      	movs	r0, #0
 800b2e0:	f7f4 fffa 	bl	80002d8 <__aeabi_dsub>
 800b2e4:	ec53 2b19 	vmov	r2, r3, d9
 800b2e8:	f7f5 fc20 	bl	8000b2c <__aeabi_dcmplt>
 800b2ec:	2800      	cmp	r0, #0
 800b2ee:	f040 80b6 	bne.w	800b45e <_dtoa_r+0x6e6>
 800b2f2:	9b02      	ldr	r3, [sp, #8]
 800b2f4:	429d      	cmp	r5, r3
 800b2f6:	f43f af7c 	beq.w	800b1f2 <_dtoa_r+0x47a>
 800b2fa:	4b31      	ldr	r3, [pc, #196]	; (800b3c0 <_dtoa_r+0x648>)
 800b2fc:	ec51 0b19 	vmov	r0, r1, d9
 800b300:	2200      	movs	r2, #0
 800b302:	f7f5 f9a1 	bl	8000648 <__aeabi_dmul>
 800b306:	4b2e      	ldr	r3, [pc, #184]	; (800b3c0 <_dtoa_r+0x648>)
 800b308:	ec41 0b19 	vmov	d9, r0, r1
 800b30c:	2200      	movs	r2, #0
 800b30e:	4640      	mov	r0, r8
 800b310:	4649      	mov	r1, r9
 800b312:	f7f5 f999 	bl	8000648 <__aeabi_dmul>
 800b316:	4680      	mov	r8, r0
 800b318:	4689      	mov	r9, r1
 800b31a:	e7c5      	b.n	800b2a8 <_dtoa_r+0x530>
 800b31c:	ec51 0b17 	vmov	r0, r1, d7
 800b320:	f7f5 f992 	bl	8000648 <__aeabi_dmul>
 800b324:	9b02      	ldr	r3, [sp, #8]
 800b326:	9d00      	ldr	r5, [sp, #0]
 800b328:	930f      	str	r3, [sp, #60]	; 0x3c
 800b32a:	ec41 0b19 	vmov	d9, r0, r1
 800b32e:	4649      	mov	r1, r9
 800b330:	4640      	mov	r0, r8
 800b332:	f7f5 fc39 	bl	8000ba8 <__aeabi_d2iz>
 800b336:	4606      	mov	r6, r0
 800b338:	f7f5 f91c 	bl	8000574 <__aeabi_i2d>
 800b33c:	3630      	adds	r6, #48	; 0x30
 800b33e:	4602      	mov	r2, r0
 800b340:	460b      	mov	r3, r1
 800b342:	4640      	mov	r0, r8
 800b344:	4649      	mov	r1, r9
 800b346:	f7f4 ffc7 	bl	80002d8 <__aeabi_dsub>
 800b34a:	f805 6b01 	strb.w	r6, [r5], #1
 800b34e:	9b02      	ldr	r3, [sp, #8]
 800b350:	429d      	cmp	r5, r3
 800b352:	4680      	mov	r8, r0
 800b354:	4689      	mov	r9, r1
 800b356:	f04f 0200 	mov.w	r2, #0
 800b35a:	d124      	bne.n	800b3a6 <_dtoa_r+0x62e>
 800b35c:	4b1b      	ldr	r3, [pc, #108]	; (800b3cc <_dtoa_r+0x654>)
 800b35e:	ec51 0b19 	vmov	r0, r1, d9
 800b362:	f7f4 ffbb 	bl	80002dc <__adddf3>
 800b366:	4602      	mov	r2, r0
 800b368:	460b      	mov	r3, r1
 800b36a:	4640      	mov	r0, r8
 800b36c:	4649      	mov	r1, r9
 800b36e:	f7f5 fbfb 	bl	8000b68 <__aeabi_dcmpgt>
 800b372:	2800      	cmp	r0, #0
 800b374:	d173      	bne.n	800b45e <_dtoa_r+0x6e6>
 800b376:	ec53 2b19 	vmov	r2, r3, d9
 800b37a:	4914      	ldr	r1, [pc, #80]	; (800b3cc <_dtoa_r+0x654>)
 800b37c:	2000      	movs	r0, #0
 800b37e:	f7f4 ffab 	bl	80002d8 <__aeabi_dsub>
 800b382:	4602      	mov	r2, r0
 800b384:	460b      	mov	r3, r1
 800b386:	4640      	mov	r0, r8
 800b388:	4649      	mov	r1, r9
 800b38a:	f7f5 fbcf 	bl	8000b2c <__aeabi_dcmplt>
 800b38e:	2800      	cmp	r0, #0
 800b390:	f43f af2f 	beq.w	800b1f2 <_dtoa_r+0x47a>
 800b394:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b396:	1e6b      	subs	r3, r5, #1
 800b398:	930f      	str	r3, [sp, #60]	; 0x3c
 800b39a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b39e:	2b30      	cmp	r3, #48	; 0x30
 800b3a0:	d0f8      	beq.n	800b394 <_dtoa_r+0x61c>
 800b3a2:	46bb      	mov	fp, r7
 800b3a4:	e04a      	b.n	800b43c <_dtoa_r+0x6c4>
 800b3a6:	4b06      	ldr	r3, [pc, #24]	; (800b3c0 <_dtoa_r+0x648>)
 800b3a8:	f7f5 f94e 	bl	8000648 <__aeabi_dmul>
 800b3ac:	4680      	mov	r8, r0
 800b3ae:	4689      	mov	r9, r1
 800b3b0:	e7bd      	b.n	800b32e <_dtoa_r+0x5b6>
 800b3b2:	bf00      	nop
 800b3b4:	0800dfc0 	.word	0x0800dfc0
 800b3b8:	0800df98 	.word	0x0800df98
 800b3bc:	3ff00000 	.word	0x3ff00000
 800b3c0:	40240000 	.word	0x40240000
 800b3c4:	401c0000 	.word	0x401c0000
 800b3c8:	40140000 	.word	0x40140000
 800b3cc:	3fe00000 	.word	0x3fe00000
 800b3d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b3d4:	9d00      	ldr	r5, [sp, #0]
 800b3d6:	4642      	mov	r2, r8
 800b3d8:	464b      	mov	r3, r9
 800b3da:	4630      	mov	r0, r6
 800b3dc:	4639      	mov	r1, r7
 800b3de:	f7f5 fa5d 	bl	800089c <__aeabi_ddiv>
 800b3e2:	f7f5 fbe1 	bl	8000ba8 <__aeabi_d2iz>
 800b3e6:	9001      	str	r0, [sp, #4]
 800b3e8:	f7f5 f8c4 	bl	8000574 <__aeabi_i2d>
 800b3ec:	4642      	mov	r2, r8
 800b3ee:	464b      	mov	r3, r9
 800b3f0:	f7f5 f92a 	bl	8000648 <__aeabi_dmul>
 800b3f4:	4602      	mov	r2, r0
 800b3f6:	460b      	mov	r3, r1
 800b3f8:	4630      	mov	r0, r6
 800b3fa:	4639      	mov	r1, r7
 800b3fc:	f7f4 ff6c 	bl	80002d8 <__aeabi_dsub>
 800b400:	9e01      	ldr	r6, [sp, #4]
 800b402:	9f04      	ldr	r7, [sp, #16]
 800b404:	3630      	adds	r6, #48	; 0x30
 800b406:	f805 6b01 	strb.w	r6, [r5], #1
 800b40a:	9e00      	ldr	r6, [sp, #0]
 800b40c:	1bae      	subs	r6, r5, r6
 800b40e:	42b7      	cmp	r7, r6
 800b410:	4602      	mov	r2, r0
 800b412:	460b      	mov	r3, r1
 800b414:	d134      	bne.n	800b480 <_dtoa_r+0x708>
 800b416:	f7f4 ff61 	bl	80002dc <__adddf3>
 800b41a:	4642      	mov	r2, r8
 800b41c:	464b      	mov	r3, r9
 800b41e:	4606      	mov	r6, r0
 800b420:	460f      	mov	r7, r1
 800b422:	f7f5 fba1 	bl	8000b68 <__aeabi_dcmpgt>
 800b426:	b9c8      	cbnz	r0, 800b45c <_dtoa_r+0x6e4>
 800b428:	4642      	mov	r2, r8
 800b42a:	464b      	mov	r3, r9
 800b42c:	4630      	mov	r0, r6
 800b42e:	4639      	mov	r1, r7
 800b430:	f7f5 fb72 	bl	8000b18 <__aeabi_dcmpeq>
 800b434:	b110      	cbz	r0, 800b43c <_dtoa_r+0x6c4>
 800b436:	9b01      	ldr	r3, [sp, #4]
 800b438:	07db      	lsls	r3, r3, #31
 800b43a:	d40f      	bmi.n	800b45c <_dtoa_r+0x6e4>
 800b43c:	4651      	mov	r1, sl
 800b43e:	4620      	mov	r0, r4
 800b440:	f000 fbcc 	bl	800bbdc <_Bfree>
 800b444:	2300      	movs	r3, #0
 800b446:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b448:	702b      	strb	r3, [r5, #0]
 800b44a:	f10b 0301 	add.w	r3, fp, #1
 800b44e:	6013      	str	r3, [r2, #0]
 800b450:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b452:	2b00      	cmp	r3, #0
 800b454:	f43f ace2 	beq.w	800ae1c <_dtoa_r+0xa4>
 800b458:	601d      	str	r5, [r3, #0]
 800b45a:	e4df      	b.n	800ae1c <_dtoa_r+0xa4>
 800b45c:	465f      	mov	r7, fp
 800b45e:	462b      	mov	r3, r5
 800b460:	461d      	mov	r5, r3
 800b462:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b466:	2a39      	cmp	r2, #57	; 0x39
 800b468:	d106      	bne.n	800b478 <_dtoa_r+0x700>
 800b46a:	9a00      	ldr	r2, [sp, #0]
 800b46c:	429a      	cmp	r2, r3
 800b46e:	d1f7      	bne.n	800b460 <_dtoa_r+0x6e8>
 800b470:	9900      	ldr	r1, [sp, #0]
 800b472:	2230      	movs	r2, #48	; 0x30
 800b474:	3701      	adds	r7, #1
 800b476:	700a      	strb	r2, [r1, #0]
 800b478:	781a      	ldrb	r2, [r3, #0]
 800b47a:	3201      	adds	r2, #1
 800b47c:	701a      	strb	r2, [r3, #0]
 800b47e:	e790      	b.n	800b3a2 <_dtoa_r+0x62a>
 800b480:	4ba3      	ldr	r3, [pc, #652]	; (800b710 <_dtoa_r+0x998>)
 800b482:	2200      	movs	r2, #0
 800b484:	f7f5 f8e0 	bl	8000648 <__aeabi_dmul>
 800b488:	2200      	movs	r2, #0
 800b48a:	2300      	movs	r3, #0
 800b48c:	4606      	mov	r6, r0
 800b48e:	460f      	mov	r7, r1
 800b490:	f7f5 fb42 	bl	8000b18 <__aeabi_dcmpeq>
 800b494:	2800      	cmp	r0, #0
 800b496:	d09e      	beq.n	800b3d6 <_dtoa_r+0x65e>
 800b498:	e7d0      	b.n	800b43c <_dtoa_r+0x6c4>
 800b49a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b49c:	2a00      	cmp	r2, #0
 800b49e:	f000 80ca 	beq.w	800b636 <_dtoa_r+0x8be>
 800b4a2:	9a07      	ldr	r2, [sp, #28]
 800b4a4:	2a01      	cmp	r2, #1
 800b4a6:	f300 80ad 	bgt.w	800b604 <_dtoa_r+0x88c>
 800b4aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b4ac:	2a00      	cmp	r2, #0
 800b4ae:	f000 80a5 	beq.w	800b5fc <_dtoa_r+0x884>
 800b4b2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b4b6:	9e08      	ldr	r6, [sp, #32]
 800b4b8:	9d05      	ldr	r5, [sp, #20]
 800b4ba:	9a05      	ldr	r2, [sp, #20]
 800b4bc:	441a      	add	r2, r3
 800b4be:	9205      	str	r2, [sp, #20]
 800b4c0:	9a06      	ldr	r2, [sp, #24]
 800b4c2:	2101      	movs	r1, #1
 800b4c4:	441a      	add	r2, r3
 800b4c6:	4620      	mov	r0, r4
 800b4c8:	9206      	str	r2, [sp, #24]
 800b4ca:	f000 fc3d 	bl	800bd48 <__i2b>
 800b4ce:	4607      	mov	r7, r0
 800b4d0:	b165      	cbz	r5, 800b4ec <_dtoa_r+0x774>
 800b4d2:	9b06      	ldr	r3, [sp, #24]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	dd09      	ble.n	800b4ec <_dtoa_r+0x774>
 800b4d8:	42ab      	cmp	r3, r5
 800b4da:	9a05      	ldr	r2, [sp, #20]
 800b4dc:	bfa8      	it	ge
 800b4de:	462b      	movge	r3, r5
 800b4e0:	1ad2      	subs	r2, r2, r3
 800b4e2:	9205      	str	r2, [sp, #20]
 800b4e4:	9a06      	ldr	r2, [sp, #24]
 800b4e6:	1aed      	subs	r5, r5, r3
 800b4e8:	1ad3      	subs	r3, r2, r3
 800b4ea:	9306      	str	r3, [sp, #24]
 800b4ec:	9b08      	ldr	r3, [sp, #32]
 800b4ee:	b1f3      	cbz	r3, 800b52e <_dtoa_r+0x7b6>
 800b4f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	f000 80a3 	beq.w	800b63e <_dtoa_r+0x8c6>
 800b4f8:	2e00      	cmp	r6, #0
 800b4fa:	dd10      	ble.n	800b51e <_dtoa_r+0x7a6>
 800b4fc:	4639      	mov	r1, r7
 800b4fe:	4632      	mov	r2, r6
 800b500:	4620      	mov	r0, r4
 800b502:	f000 fce1 	bl	800bec8 <__pow5mult>
 800b506:	4652      	mov	r2, sl
 800b508:	4601      	mov	r1, r0
 800b50a:	4607      	mov	r7, r0
 800b50c:	4620      	mov	r0, r4
 800b50e:	f000 fc31 	bl	800bd74 <__multiply>
 800b512:	4651      	mov	r1, sl
 800b514:	4680      	mov	r8, r0
 800b516:	4620      	mov	r0, r4
 800b518:	f000 fb60 	bl	800bbdc <_Bfree>
 800b51c:	46c2      	mov	sl, r8
 800b51e:	9b08      	ldr	r3, [sp, #32]
 800b520:	1b9a      	subs	r2, r3, r6
 800b522:	d004      	beq.n	800b52e <_dtoa_r+0x7b6>
 800b524:	4651      	mov	r1, sl
 800b526:	4620      	mov	r0, r4
 800b528:	f000 fcce 	bl	800bec8 <__pow5mult>
 800b52c:	4682      	mov	sl, r0
 800b52e:	2101      	movs	r1, #1
 800b530:	4620      	mov	r0, r4
 800b532:	f000 fc09 	bl	800bd48 <__i2b>
 800b536:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b538:	2b00      	cmp	r3, #0
 800b53a:	4606      	mov	r6, r0
 800b53c:	f340 8081 	ble.w	800b642 <_dtoa_r+0x8ca>
 800b540:	461a      	mov	r2, r3
 800b542:	4601      	mov	r1, r0
 800b544:	4620      	mov	r0, r4
 800b546:	f000 fcbf 	bl	800bec8 <__pow5mult>
 800b54a:	9b07      	ldr	r3, [sp, #28]
 800b54c:	2b01      	cmp	r3, #1
 800b54e:	4606      	mov	r6, r0
 800b550:	dd7a      	ble.n	800b648 <_dtoa_r+0x8d0>
 800b552:	f04f 0800 	mov.w	r8, #0
 800b556:	6933      	ldr	r3, [r6, #16]
 800b558:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b55c:	6918      	ldr	r0, [r3, #16]
 800b55e:	f000 fba5 	bl	800bcac <__hi0bits>
 800b562:	f1c0 0020 	rsb	r0, r0, #32
 800b566:	9b06      	ldr	r3, [sp, #24]
 800b568:	4418      	add	r0, r3
 800b56a:	f010 001f 	ands.w	r0, r0, #31
 800b56e:	f000 8094 	beq.w	800b69a <_dtoa_r+0x922>
 800b572:	f1c0 0320 	rsb	r3, r0, #32
 800b576:	2b04      	cmp	r3, #4
 800b578:	f340 8085 	ble.w	800b686 <_dtoa_r+0x90e>
 800b57c:	9b05      	ldr	r3, [sp, #20]
 800b57e:	f1c0 001c 	rsb	r0, r0, #28
 800b582:	4403      	add	r3, r0
 800b584:	9305      	str	r3, [sp, #20]
 800b586:	9b06      	ldr	r3, [sp, #24]
 800b588:	4403      	add	r3, r0
 800b58a:	4405      	add	r5, r0
 800b58c:	9306      	str	r3, [sp, #24]
 800b58e:	9b05      	ldr	r3, [sp, #20]
 800b590:	2b00      	cmp	r3, #0
 800b592:	dd05      	ble.n	800b5a0 <_dtoa_r+0x828>
 800b594:	4651      	mov	r1, sl
 800b596:	461a      	mov	r2, r3
 800b598:	4620      	mov	r0, r4
 800b59a:	f000 fcef 	bl	800bf7c <__lshift>
 800b59e:	4682      	mov	sl, r0
 800b5a0:	9b06      	ldr	r3, [sp, #24]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	dd05      	ble.n	800b5b2 <_dtoa_r+0x83a>
 800b5a6:	4631      	mov	r1, r6
 800b5a8:	461a      	mov	r2, r3
 800b5aa:	4620      	mov	r0, r4
 800b5ac:	f000 fce6 	bl	800bf7c <__lshift>
 800b5b0:	4606      	mov	r6, r0
 800b5b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d072      	beq.n	800b69e <_dtoa_r+0x926>
 800b5b8:	4631      	mov	r1, r6
 800b5ba:	4650      	mov	r0, sl
 800b5bc:	f000 fd4a 	bl	800c054 <__mcmp>
 800b5c0:	2800      	cmp	r0, #0
 800b5c2:	da6c      	bge.n	800b69e <_dtoa_r+0x926>
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	4651      	mov	r1, sl
 800b5c8:	220a      	movs	r2, #10
 800b5ca:	4620      	mov	r0, r4
 800b5cc:	f000 fb28 	bl	800bc20 <__multadd>
 800b5d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b5d6:	4682      	mov	sl, r0
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	f000 81b0 	beq.w	800b93e <_dtoa_r+0xbc6>
 800b5de:	2300      	movs	r3, #0
 800b5e0:	4639      	mov	r1, r7
 800b5e2:	220a      	movs	r2, #10
 800b5e4:	4620      	mov	r0, r4
 800b5e6:	f000 fb1b 	bl	800bc20 <__multadd>
 800b5ea:	9b01      	ldr	r3, [sp, #4]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	4607      	mov	r7, r0
 800b5f0:	f300 8096 	bgt.w	800b720 <_dtoa_r+0x9a8>
 800b5f4:	9b07      	ldr	r3, [sp, #28]
 800b5f6:	2b02      	cmp	r3, #2
 800b5f8:	dc59      	bgt.n	800b6ae <_dtoa_r+0x936>
 800b5fa:	e091      	b.n	800b720 <_dtoa_r+0x9a8>
 800b5fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b5fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b602:	e758      	b.n	800b4b6 <_dtoa_r+0x73e>
 800b604:	9b04      	ldr	r3, [sp, #16]
 800b606:	1e5e      	subs	r6, r3, #1
 800b608:	9b08      	ldr	r3, [sp, #32]
 800b60a:	42b3      	cmp	r3, r6
 800b60c:	bfbf      	itttt	lt
 800b60e:	9b08      	ldrlt	r3, [sp, #32]
 800b610:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800b612:	9608      	strlt	r6, [sp, #32]
 800b614:	1af3      	sublt	r3, r6, r3
 800b616:	bfb4      	ite	lt
 800b618:	18d2      	addlt	r2, r2, r3
 800b61a:	1b9e      	subge	r6, r3, r6
 800b61c:	9b04      	ldr	r3, [sp, #16]
 800b61e:	bfbc      	itt	lt
 800b620:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800b622:	2600      	movlt	r6, #0
 800b624:	2b00      	cmp	r3, #0
 800b626:	bfb7      	itett	lt
 800b628:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800b62c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800b630:	1a9d      	sublt	r5, r3, r2
 800b632:	2300      	movlt	r3, #0
 800b634:	e741      	b.n	800b4ba <_dtoa_r+0x742>
 800b636:	9e08      	ldr	r6, [sp, #32]
 800b638:	9d05      	ldr	r5, [sp, #20]
 800b63a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b63c:	e748      	b.n	800b4d0 <_dtoa_r+0x758>
 800b63e:	9a08      	ldr	r2, [sp, #32]
 800b640:	e770      	b.n	800b524 <_dtoa_r+0x7ac>
 800b642:	9b07      	ldr	r3, [sp, #28]
 800b644:	2b01      	cmp	r3, #1
 800b646:	dc19      	bgt.n	800b67c <_dtoa_r+0x904>
 800b648:	9b02      	ldr	r3, [sp, #8]
 800b64a:	b9bb      	cbnz	r3, 800b67c <_dtoa_r+0x904>
 800b64c:	9b03      	ldr	r3, [sp, #12]
 800b64e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b652:	b99b      	cbnz	r3, 800b67c <_dtoa_r+0x904>
 800b654:	9b03      	ldr	r3, [sp, #12]
 800b656:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b65a:	0d1b      	lsrs	r3, r3, #20
 800b65c:	051b      	lsls	r3, r3, #20
 800b65e:	b183      	cbz	r3, 800b682 <_dtoa_r+0x90a>
 800b660:	9b05      	ldr	r3, [sp, #20]
 800b662:	3301      	adds	r3, #1
 800b664:	9305      	str	r3, [sp, #20]
 800b666:	9b06      	ldr	r3, [sp, #24]
 800b668:	3301      	adds	r3, #1
 800b66a:	9306      	str	r3, [sp, #24]
 800b66c:	f04f 0801 	mov.w	r8, #1
 800b670:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b672:	2b00      	cmp	r3, #0
 800b674:	f47f af6f 	bne.w	800b556 <_dtoa_r+0x7de>
 800b678:	2001      	movs	r0, #1
 800b67a:	e774      	b.n	800b566 <_dtoa_r+0x7ee>
 800b67c:	f04f 0800 	mov.w	r8, #0
 800b680:	e7f6      	b.n	800b670 <_dtoa_r+0x8f8>
 800b682:	4698      	mov	r8, r3
 800b684:	e7f4      	b.n	800b670 <_dtoa_r+0x8f8>
 800b686:	d082      	beq.n	800b58e <_dtoa_r+0x816>
 800b688:	9a05      	ldr	r2, [sp, #20]
 800b68a:	331c      	adds	r3, #28
 800b68c:	441a      	add	r2, r3
 800b68e:	9205      	str	r2, [sp, #20]
 800b690:	9a06      	ldr	r2, [sp, #24]
 800b692:	441a      	add	r2, r3
 800b694:	441d      	add	r5, r3
 800b696:	9206      	str	r2, [sp, #24]
 800b698:	e779      	b.n	800b58e <_dtoa_r+0x816>
 800b69a:	4603      	mov	r3, r0
 800b69c:	e7f4      	b.n	800b688 <_dtoa_r+0x910>
 800b69e:	9b04      	ldr	r3, [sp, #16]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	dc37      	bgt.n	800b714 <_dtoa_r+0x99c>
 800b6a4:	9b07      	ldr	r3, [sp, #28]
 800b6a6:	2b02      	cmp	r3, #2
 800b6a8:	dd34      	ble.n	800b714 <_dtoa_r+0x99c>
 800b6aa:	9b04      	ldr	r3, [sp, #16]
 800b6ac:	9301      	str	r3, [sp, #4]
 800b6ae:	9b01      	ldr	r3, [sp, #4]
 800b6b0:	b963      	cbnz	r3, 800b6cc <_dtoa_r+0x954>
 800b6b2:	4631      	mov	r1, r6
 800b6b4:	2205      	movs	r2, #5
 800b6b6:	4620      	mov	r0, r4
 800b6b8:	f000 fab2 	bl	800bc20 <__multadd>
 800b6bc:	4601      	mov	r1, r0
 800b6be:	4606      	mov	r6, r0
 800b6c0:	4650      	mov	r0, sl
 800b6c2:	f000 fcc7 	bl	800c054 <__mcmp>
 800b6c6:	2800      	cmp	r0, #0
 800b6c8:	f73f adbb 	bgt.w	800b242 <_dtoa_r+0x4ca>
 800b6cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6ce:	9d00      	ldr	r5, [sp, #0]
 800b6d0:	ea6f 0b03 	mvn.w	fp, r3
 800b6d4:	f04f 0800 	mov.w	r8, #0
 800b6d8:	4631      	mov	r1, r6
 800b6da:	4620      	mov	r0, r4
 800b6dc:	f000 fa7e 	bl	800bbdc <_Bfree>
 800b6e0:	2f00      	cmp	r7, #0
 800b6e2:	f43f aeab 	beq.w	800b43c <_dtoa_r+0x6c4>
 800b6e6:	f1b8 0f00 	cmp.w	r8, #0
 800b6ea:	d005      	beq.n	800b6f8 <_dtoa_r+0x980>
 800b6ec:	45b8      	cmp	r8, r7
 800b6ee:	d003      	beq.n	800b6f8 <_dtoa_r+0x980>
 800b6f0:	4641      	mov	r1, r8
 800b6f2:	4620      	mov	r0, r4
 800b6f4:	f000 fa72 	bl	800bbdc <_Bfree>
 800b6f8:	4639      	mov	r1, r7
 800b6fa:	4620      	mov	r0, r4
 800b6fc:	f000 fa6e 	bl	800bbdc <_Bfree>
 800b700:	e69c      	b.n	800b43c <_dtoa_r+0x6c4>
 800b702:	2600      	movs	r6, #0
 800b704:	4637      	mov	r7, r6
 800b706:	e7e1      	b.n	800b6cc <_dtoa_r+0x954>
 800b708:	46bb      	mov	fp, r7
 800b70a:	4637      	mov	r7, r6
 800b70c:	e599      	b.n	800b242 <_dtoa_r+0x4ca>
 800b70e:	bf00      	nop
 800b710:	40240000 	.word	0x40240000
 800b714:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b716:	2b00      	cmp	r3, #0
 800b718:	f000 80c8 	beq.w	800b8ac <_dtoa_r+0xb34>
 800b71c:	9b04      	ldr	r3, [sp, #16]
 800b71e:	9301      	str	r3, [sp, #4]
 800b720:	2d00      	cmp	r5, #0
 800b722:	dd05      	ble.n	800b730 <_dtoa_r+0x9b8>
 800b724:	4639      	mov	r1, r7
 800b726:	462a      	mov	r2, r5
 800b728:	4620      	mov	r0, r4
 800b72a:	f000 fc27 	bl	800bf7c <__lshift>
 800b72e:	4607      	mov	r7, r0
 800b730:	f1b8 0f00 	cmp.w	r8, #0
 800b734:	d05b      	beq.n	800b7ee <_dtoa_r+0xa76>
 800b736:	6879      	ldr	r1, [r7, #4]
 800b738:	4620      	mov	r0, r4
 800b73a:	f000 fa0f 	bl	800bb5c <_Balloc>
 800b73e:	4605      	mov	r5, r0
 800b740:	b928      	cbnz	r0, 800b74e <_dtoa_r+0x9d6>
 800b742:	4b83      	ldr	r3, [pc, #524]	; (800b950 <_dtoa_r+0xbd8>)
 800b744:	4602      	mov	r2, r0
 800b746:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b74a:	f7ff bb2e 	b.w	800adaa <_dtoa_r+0x32>
 800b74e:	693a      	ldr	r2, [r7, #16]
 800b750:	3202      	adds	r2, #2
 800b752:	0092      	lsls	r2, r2, #2
 800b754:	f107 010c 	add.w	r1, r7, #12
 800b758:	300c      	adds	r0, #12
 800b75a:	f001 f973 	bl	800ca44 <memcpy>
 800b75e:	2201      	movs	r2, #1
 800b760:	4629      	mov	r1, r5
 800b762:	4620      	mov	r0, r4
 800b764:	f000 fc0a 	bl	800bf7c <__lshift>
 800b768:	9b00      	ldr	r3, [sp, #0]
 800b76a:	3301      	adds	r3, #1
 800b76c:	9304      	str	r3, [sp, #16]
 800b76e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b772:	4413      	add	r3, r2
 800b774:	9308      	str	r3, [sp, #32]
 800b776:	9b02      	ldr	r3, [sp, #8]
 800b778:	f003 0301 	and.w	r3, r3, #1
 800b77c:	46b8      	mov	r8, r7
 800b77e:	9306      	str	r3, [sp, #24]
 800b780:	4607      	mov	r7, r0
 800b782:	9b04      	ldr	r3, [sp, #16]
 800b784:	4631      	mov	r1, r6
 800b786:	3b01      	subs	r3, #1
 800b788:	4650      	mov	r0, sl
 800b78a:	9301      	str	r3, [sp, #4]
 800b78c:	f7ff fa6a 	bl	800ac64 <quorem>
 800b790:	4641      	mov	r1, r8
 800b792:	9002      	str	r0, [sp, #8]
 800b794:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b798:	4650      	mov	r0, sl
 800b79a:	f000 fc5b 	bl	800c054 <__mcmp>
 800b79e:	463a      	mov	r2, r7
 800b7a0:	9005      	str	r0, [sp, #20]
 800b7a2:	4631      	mov	r1, r6
 800b7a4:	4620      	mov	r0, r4
 800b7a6:	f000 fc71 	bl	800c08c <__mdiff>
 800b7aa:	68c2      	ldr	r2, [r0, #12]
 800b7ac:	4605      	mov	r5, r0
 800b7ae:	bb02      	cbnz	r2, 800b7f2 <_dtoa_r+0xa7a>
 800b7b0:	4601      	mov	r1, r0
 800b7b2:	4650      	mov	r0, sl
 800b7b4:	f000 fc4e 	bl	800c054 <__mcmp>
 800b7b8:	4602      	mov	r2, r0
 800b7ba:	4629      	mov	r1, r5
 800b7bc:	4620      	mov	r0, r4
 800b7be:	9209      	str	r2, [sp, #36]	; 0x24
 800b7c0:	f000 fa0c 	bl	800bbdc <_Bfree>
 800b7c4:	9b07      	ldr	r3, [sp, #28]
 800b7c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b7c8:	9d04      	ldr	r5, [sp, #16]
 800b7ca:	ea43 0102 	orr.w	r1, r3, r2
 800b7ce:	9b06      	ldr	r3, [sp, #24]
 800b7d0:	4319      	orrs	r1, r3
 800b7d2:	d110      	bne.n	800b7f6 <_dtoa_r+0xa7e>
 800b7d4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b7d8:	d029      	beq.n	800b82e <_dtoa_r+0xab6>
 800b7da:	9b05      	ldr	r3, [sp, #20]
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	dd02      	ble.n	800b7e6 <_dtoa_r+0xa6e>
 800b7e0:	9b02      	ldr	r3, [sp, #8]
 800b7e2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800b7e6:	9b01      	ldr	r3, [sp, #4]
 800b7e8:	f883 9000 	strb.w	r9, [r3]
 800b7ec:	e774      	b.n	800b6d8 <_dtoa_r+0x960>
 800b7ee:	4638      	mov	r0, r7
 800b7f0:	e7ba      	b.n	800b768 <_dtoa_r+0x9f0>
 800b7f2:	2201      	movs	r2, #1
 800b7f4:	e7e1      	b.n	800b7ba <_dtoa_r+0xa42>
 800b7f6:	9b05      	ldr	r3, [sp, #20]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	db04      	blt.n	800b806 <_dtoa_r+0xa8e>
 800b7fc:	9907      	ldr	r1, [sp, #28]
 800b7fe:	430b      	orrs	r3, r1
 800b800:	9906      	ldr	r1, [sp, #24]
 800b802:	430b      	orrs	r3, r1
 800b804:	d120      	bne.n	800b848 <_dtoa_r+0xad0>
 800b806:	2a00      	cmp	r2, #0
 800b808:	dded      	ble.n	800b7e6 <_dtoa_r+0xa6e>
 800b80a:	4651      	mov	r1, sl
 800b80c:	2201      	movs	r2, #1
 800b80e:	4620      	mov	r0, r4
 800b810:	f000 fbb4 	bl	800bf7c <__lshift>
 800b814:	4631      	mov	r1, r6
 800b816:	4682      	mov	sl, r0
 800b818:	f000 fc1c 	bl	800c054 <__mcmp>
 800b81c:	2800      	cmp	r0, #0
 800b81e:	dc03      	bgt.n	800b828 <_dtoa_r+0xab0>
 800b820:	d1e1      	bne.n	800b7e6 <_dtoa_r+0xa6e>
 800b822:	f019 0f01 	tst.w	r9, #1
 800b826:	d0de      	beq.n	800b7e6 <_dtoa_r+0xa6e>
 800b828:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b82c:	d1d8      	bne.n	800b7e0 <_dtoa_r+0xa68>
 800b82e:	9a01      	ldr	r2, [sp, #4]
 800b830:	2339      	movs	r3, #57	; 0x39
 800b832:	7013      	strb	r3, [r2, #0]
 800b834:	462b      	mov	r3, r5
 800b836:	461d      	mov	r5, r3
 800b838:	3b01      	subs	r3, #1
 800b83a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b83e:	2a39      	cmp	r2, #57	; 0x39
 800b840:	d06c      	beq.n	800b91c <_dtoa_r+0xba4>
 800b842:	3201      	adds	r2, #1
 800b844:	701a      	strb	r2, [r3, #0]
 800b846:	e747      	b.n	800b6d8 <_dtoa_r+0x960>
 800b848:	2a00      	cmp	r2, #0
 800b84a:	dd07      	ble.n	800b85c <_dtoa_r+0xae4>
 800b84c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b850:	d0ed      	beq.n	800b82e <_dtoa_r+0xab6>
 800b852:	9a01      	ldr	r2, [sp, #4]
 800b854:	f109 0301 	add.w	r3, r9, #1
 800b858:	7013      	strb	r3, [r2, #0]
 800b85a:	e73d      	b.n	800b6d8 <_dtoa_r+0x960>
 800b85c:	9b04      	ldr	r3, [sp, #16]
 800b85e:	9a08      	ldr	r2, [sp, #32]
 800b860:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b864:	4293      	cmp	r3, r2
 800b866:	d043      	beq.n	800b8f0 <_dtoa_r+0xb78>
 800b868:	4651      	mov	r1, sl
 800b86a:	2300      	movs	r3, #0
 800b86c:	220a      	movs	r2, #10
 800b86e:	4620      	mov	r0, r4
 800b870:	f000 f9d6 	bl	800bc20 <__multadd>
 800b874:	45b8      	cmp	r8, r7
 800b876:	4682      	mov	sl, r0
 800b878:	f04f 0300 	mov.w	r3, #0
 800b87c:	f04f 020a 	mov.w	r2, #10
 800b880:	4641      	mov	r1, r8
 800b882:	4620      	mov	r0, r4
 800b884:	d107      	bne.n	800b896 <_dtoa_r+0xb1e>
 800b886:	f000 f9cb 	bl	800bc20 <__multadd>
 800b88a:	4680      	mov	r8, r0
 800b88c:	4607      	mov	r7, r0
 800b88e:	9b04      	ldr	r3, [sp, #16]
 800b890:	3301      	adds	r3, #1
 800b892:	9304      	str	r3, [sp, #16]
 800b894:	e775      	b.n	800b782 <_dtoa_r+0xa0a>
 800b896:	f000 f9c3 	bl	800bc20 <__multadd>
 800b89a:	4639      	mov	r1, r7
 800b89c:	4680      	mov	r8, r0
 800b89e:	2300      	movs	r3, #0
 800b8a0:	220a      	movs	r2, #10
 800b8a2:	4620      	mov	r0, r4
 800b8a4:	f000 f9bc 	bl	800bc20 <__multadd>
 800b8a8:	4607      	mov	r7, r0
 800b8aa:	e7f0      	b.n	800b88e <_dtoa_r+0xb16>
 800b8ac:	9b04      	ldr	r3, [sp, #16]
 800b8ae:	9301      	str	r3, [sp, #4]
 800b8b0:	9d00      	ldr	r5, [sp, #0]
 800b8b2:	4631      	mov	r1, r6
 800b8b4:	4650      	mov	r0, sl
 800b8b6:	f7ff f9d5 	bl	800ac64 <quorem>
 800b8ba:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b8be:	9b00      	ldr	r3, [sp, #0]
 800b8c0:	f805 9b01 	strb.w	r9, [r5], #1
 800b8c4:	1aea      	subs	r2, r5, r3
 800b8c6:	9b01      	ldr	r3, [sp, #4]
 800b8c8:	4293      	cmp	r3, r2
 800b8ca:	dd07      	ble.n	800b8dc <_dtoa_r+0xb64>
 800b8cc:	4651      	mov	r1, sl
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	220a      	movs	r2, #10
 800b8d2:	4620      	mov	r0, r4
 800b8d4:	f000 f9a4 	bl	800bc20 <__multadd>
 800b8d8:	4682      	mov	sl, r0
 800b8da:	e7ea      	b.n	800b8b2 <_dtoa_r+0xb3a>
 800b8dc:	9b01      	ldr	r3, [sp, #4]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	bfc8      	it	gt
 800b8e2:	461d      	movgt	r5, r3
 800b8e4:	9b00      	ldr	r3, [sp, #0]
 800b8e6:	bfd8      	it	le
 800b8e8:	2501      	movle	r5, #1
 800b8ea:	441d      	add	r5, r3
 800b8ec:	f04f 0800 	mov.w	r8, #0
 800b8f0:	4651      	mov	r1, sl
 800b8f2:	2201      	movs	r2, #1
 800b8f4:	4620      	mov	r0, r4
 800b8f6:	f000 fb41 	bl	800bf7c <__lshift>
 800b8fa:	4631      	mov	r1, r6
 800b8fc:	4682      	mov	sl, r0
 800b8fe:	f000 fba9 	bl	800c054 <__mcmp>
 800b902:	2800      	cmp	r0, #0
 800b904:	dc96      	bgt.n	800b834 <_dtoa_r+0xabc>
 800b906:	d102      	bne.n	800b90e <_dtoa_r+0xb96>
 800b908:	f019 0f01 	tst.w	r9, #1
 800b90c:	d192      	bne.n	800b834 <_dtoa_r+0xabc>
 800b90e:	462b      	mov	r3, r5
 800b910:	461d      	mov	r5, r3
 800b912:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b916:	2a30      	cmp	r2, #48	; 0x30
 800b918:	d0fa      	beq.n	800b910 <_dtoa_r+0xb98>
 800b91a:	e6dd      	b.n	800b6d8 <_dtoa_r+0x960>
 800b91c:	9a00      	ldr	r2, [sp, #0]
 800b91e:	429a      	cmp	r2, r3
 800b920:	d189      	bne.n	800b836 <_dtoa_r+0xabe>
 800b922:	f10b 0b01 	add.w	fp, fp, #1
 800b926:	2331      	movs	r3, #49	; 0x31
 800b928:	e796      	b.n	800b858 <_dtoa_r+0xae0>
 800b92a:	4b0a      	ldr	r3, [pc, #40]	; (800b954 <_dtoa_r+0xbdc>)
 800b92c:	f7ff ba99 	b.w	800ae62 <_dtoa_r+0xea>
 800b930:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b932:	2b00      	cmp	r3, #0
 800b934:	f47f aa6d 	bne.w	800ae12 <_dtoa_r+0x9a>
 800b938:	4b07      	ldr	r3, [pc, #28]	; (800b958 <_dtoa_r+0xbe0>)
 800b93a:	f7ff ba92 	b.w	800ae62 <_dtoa_r+0xea>
 800b93e:	9b01      	ldr	r3, [sp, #4]
 800b940:	2b00      	cmp	r3, #0
 800b942:	dcb5      	bgt.n	800b8b0 <_dtoa_r+0xb38>
 800b944:	9b07      	ldr	r3, [sp, #28]
 800b946:	2b02      	cmp	r3, #2
 800b948:	f73f aeb1 	bgt.w	800b6ae <_dtoa_r+0x936>
 800b94c:	e7b0      	b.n	800b8b0 <_dtoa_r+0xb38>
 800b94e:	bf00      	nop
 800b950:	0800df2c 	.word	0x0800df2c
 800b954:	0800de8c 	.word	0x0800de8c
 800b958:	0800deb0 	.word	0x0800deb0

0800b95c <_free_r>:
 800b95c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b95e:	2900      	cmp	r1, #0
 800b960:	d044      	beq.n	800b9ec <_free_r+0x90>
 800b962:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b966:	9001      	str	r0, [sp, #4]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	f1a1 0404 	sub.w	r4, r1, #4
 800b96e:	bfb8      	it	lt
 800b970:	18e4      	addlt	r4, r4, r3
 800b972:	f000 f8e7 	bl	800bb44 <__malloc_lock>
 800b976:	4a1e      	ldr	r2, [pc, #120]	; (800b9f0 <_free_r+0x94>)
 800b978:	9801      	ldr	r0, [sp, #4]
 800b97a:	6813      	ldr	r3, [r2, #0]
 800b97c:	b933      	cbnz	r3, 800b98c <_free_r+0x30>
 800b97e:	6063      	str	r3, [r4, #4]
 800b980:	6014      	str	r4, [r2, #0]
 800b982:	b003      	add	sp, #12
 800b984:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b988:	f000 b8e2 	b.w	800bb50 <__malloc_unlock>
 800b98c:	42a3      	cmp	r3, r4
 800b98e:	d908      	bls.n	800b9a2 <_free_r+0x46>
 800b990:	6825      	ldr	r5, [r4, #0]
 800b992:	1961      	adds	r1, r4, r5
 800b994:	428b      	cmp	r3, r1
 800b996:	bf01      	itttt	eq
 800b998:	6819      	ldreq	r1, [r3, #0]
 800b99a:	685b      	ldreq	r3, [r3, #4]
 800b99c:	1949      	addeq	r1, r1, r5
 800b99e:	6021      	streq	r1, [r4, #0]
 800b9a0:	e7ed      	b.n	800b97e <_free_r+0x22>
 800b9a2:	461a      	mov	r2, r3
 800b9a4:	685b      	ldr	r3, [r3, #4]
 800b9a6:	b10b      	cbz	r3, 800b9ac <_free_r+0x50>
 800b9a8:	42a3      	cmp	r3, r4
 800b9aa:	d9fa      	bls.n	800b9a2 <_free_r+0x46>
 800b9ac:	6811      	ldr	r1, [r2, #0]
 800b9ae:	1855      	adds	r5, r2, r1
 800b9b0:	42a5      	cmp	r5, r4
 800b9b2:	d10b      	bne.n	800b9cc <_free_r+0x70>
 800b9b4:	6824      	ldr	r4, [r4, #0]
 800b9b6:	4421      	add	r1, r4
 800b9b8:	1854      	adds	r4, r2, r1
 800b9ba:	42a3      	cmp	r3, r4
 800b9bc:	6011      	str	r1, [r2, #0]
 800b9be:	d1e0      	bne.n	800b982 <_free_r+0x26>
 800b9c0:	681c      	ldr	r4, [r3, #0]
 800b9c2:	685b      	ldr	r3, [r3, #4]
 800b9c4:	6053      	str	r3, [r2, #4]
 800b9c6:	440c      	add	r4, r1
 800b9c8:	6014      	str	r4, [r2, #0]
 800b9ca:	e7da      	b.n	800b982 <_free_r+0x26>
 800b9cc:	d902      	bls.n	800b9d4 <_free_r+0x78>
 800b9ce:	230c      	movs	r3, #12
 800b9d0:	6003      	str	r3, [r0, #0]
 800b9d2:	e7d6      	b.n	800b982 <_free_r+0x26>
 800b9d4:	6825      	ldr	r5, [r4, #0]
 800b9d6:	1961      	adds	r1, r4, r5
 800b9d8:	428b      	cmp	r3, r1
 800b9da:	bf04      	itt	eq
 800b9dc:	6819      	ldreq	r1, [r3, #0]
 800b9de:	685b      	ldreq	r3, [r3, #4]
 800b9e0:	6063      	str	r3, [r4, #4]
 800b9e2:	bf04      	itt	eq
 800b9e4:	1949      	addeq	r1, r1, r5
 800b9e6:	6021      	streq	r1, [r4, #0]
 800b9e8:	6054      	str	r4, [r2, #4]
 800b9ea:	e7ca      	b.n	800b982 <_free_r+0x26>
 800b9ec:	b003      	add	sp, #12
 800b9ee:	bd30      	pop	{r4, r5, pc}
 800b9f0:	20001b20 	.word	0x20001b20

0800b9f4 <malloc>:
 800b9f4:	4b02      	ldr	r3, [pc, #8]	; (800ba00 <malloc+0xc>)
 800b9f6:	4601      	mov	r1, r0
 800b9f8:	6818      	ldr	r0, [r3, #0]
 800b9fa:	f000 b823 	b.w	800ba44 <_malloc_r>
 800b9fe:	bf00      	nop
 800ba00:	2000006c 	.word	0x2000006c

0800ba04 <sbrk_aligned>:
 800ba04:	b570      	push	{r4, r5, r6, lr}
 800ba06:	4e0e      	ldr	r6, [pc, #56]	; (800ba40 <sbrk_aligned+0x3c>)
 800ba08:	460c      	mov	r4, r1
 800ba0a:	6831      	ldr	r1, [r6, #0]
 800ba0c:	4605      	mov	r5, r0
 800ba0e:	b911      	cbnz	r1, 800ba16 <sbrk_aligned+0x12>
 800ba10:	f001 f808 	bl	800ca24 <_sbrk_r>
 800ba14:	6030      	str	r0, [r6, #0]
 800ba16:	4621      	mov	r1, r4
 800ba18:	4628      	mov	r0, r5
 800ba1a:	f001 f803 	bl	800ca24 <_sbrk_r>
 800ba1e:	1c43      	adds	r3, r0, #1
 800ba20:	d00a      	beq.n	800ba38 <sbrk_aligned+0x34>
 800ba22:	1cc4      	adds	r4, r0, #3
 800ba24:	f024 0403 	bic.w	r4, r4, #3
 800ba28:	42a0      	cmp	r0, r4
 800ba2a:	d007      	beq.n	800ba3c <sbrk_aligned+0x38>
 800ba2c:	1a21      	subs	r1, r4, r0
 800ba2e:	4628      	mov	r0, r5
 800ba30:	f000 fff8 	bl	800ca24 <_sbrk_r>
 800ba34:	3001      	adds	r0, #1
 800ba36:	d101      	bne.n	800ba3c <sbrk_aligned+0x38>
 800ba38:	f04f 34ff 	mov.w	r4, #4294967295
 800ba3c:	4620      	mov	r0, r4
 800ba3e:	bd70      	pop	{r4, r5, r6, pc}
 800ba40:	20001b24 	.word	0x20001b24

0800ba44 <_malloc_r>:
 800ba44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba48:	1ccd      	adds	r5, r1, #3
 800ba4a:	f025 0503 	bic.w	r5, r5, #3
 800ba4e:	3508      	adds	r5, #8
 800ba50:	2d0c      	cmp	r5, #12
 800ba52:	bf38      	it	cc
 800ba54:	250c      	movcc	r5, #12
 800ba56:	2d00      	cmp	r5, #0
 800ba58:	4607      	mov	r7, r0
 800ba5a:	db01      	blt.n	800ba60 <_malloc_r+0x1c>
 800ba5c:	42a9      	cmp	r1, r5
 800ba5e:	d905      	bls.n	800ba6c <_malloc_r+0x28>
 800ba60:	230c      	movs	r3, #12
 800ba62:	603b      	str	r3, [r7, #0]
 800ba64:	2600      	movs	r6, #0
 800ba66:	4630      	mov	r0, r6
 800ba68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba6c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800bb40 <_malloc_r+0xfc>
 800ba70:	f000 f868 	bl	800bb44 <__malloc_lock>
 800ba74:	f8d8 3000 	ldr.w	r3, [r8]
 800ba78:	461c      	mov	r4, r3
 800ba7a:	bb5c      	cbnz	r4, 800bad4 <_malloc_r+0x90>
 800ba7c:	4629      	mov	r1, r5
 800ba7e:	4638      	mov	r0, r7
 800ba80:	f7ff ffc0 	bl	800ba04 <sbrk_aligned>
 800ba84:	1c43      	adds	r3, r0, #1
 800ba86:	4604      	mov	r4, r0
 800ba88:	d155      	bne.n	800bb36 <_malloc_r+0xf2>
 800ba8a:	f8d8 4000 	ldr.w	r4, [r8]
 800ba8e:	4626      	mov	r6, r4
 800ba90:	2e00      	cmp	r6, #0
 800ba92:	d145      	bne.n	800bb20 <_malloc_r+0xdc>
 800ba94:	2c00      	cmp	r4, #0
 800ba96:	d048      	beq.n	800bb2a <_malloc_r+0xe6>
 800ba98:	6823      	ldr	r3, [r4, #0]
 800ba9a:	4631      	mov	r1, r6
 800ba9c:	4638      	mov	r0, r7
 800ba9e:	eb04 0903 	add.w	r9, r4, r3
 800baa2:	f000 ffbf 	bl	800ca24 <_sbrk_r>
 800baa6:	4581      	cmp	r9, r0
 800baa8:	d13f      	bne.n	800bb2a <_malloc_r+0xe6>
 800baaa:	6821      	ldr	r1, [r4, #0]
 800baac:	1a6d      	subs	r5, r5, r1
 800baae:	4629      	mov	r1, r5
 800bab0:	4638      	mov	r0, r7
 800bab2:	f7ff ffa7 	bl	800ba04 <sbrk_aligned>
 800bab6:	3001      	adds	r0, #1
 800bab8:	d037      	beq.n	800bb2a <_malloc_r+0xe6>
 800baba:	6823      	ldr	r3, [r4, #0]
 800babc:	442b      	add	r3, r5
 800babe:	6023      	str	r3, [r4, #0]
 800bac0:	f8d8 3000 	ldr.w	r3, [r8]
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d038      	beq.n	800bb3a <_malloc_r+0xf6>
 800bac8:	685a      	ldr	r2, [r3, #4]
 800baca:	42a2      	cmp	r2, r4
 800bacc:	d12b      	bne.n	800bb26 <_malloc_r+0xe2>
 800bace:	2200      	movs	r2, #0
 800bad0:	605a      	str	r2, [r3, #4]
 800bad2:	e00f      	b.n	800baf4 <_malloc_r+0xb0>
 800bad4:	6822      	ldr	r2, [r4, #0]
 800bad6:	1b52      	subs	r2, r2, r5
 800bad8:	d41f      	bmi.n	800bb1a <_malloc_r+0xd6>
 800bada:	2a0b      	cmp	r2, #11
 800badc:	d917      	bls.n	800bb0e <_malloc_r+0xca>
 800bade:	1961      	adds	r1, r4, r5
 800bae0:	42a3      	cmp	r3, r4
 800bae2:	6025      	str	r5, [r4, #0]
 800bae4:	bf18      	it	ne
 800bae6:	6059      	strne	r1, [r3, #4]
 800bae8:	6863      	ldr	r3, [r4, #4]
 800baea:	bf08      	it	eq
 800baec:	f8c8 1000 	streq.w	r1, [r8]
 800baf0:	5162      	str	r2, [r4, r5]
 800baf2:	604b      	str	r3, [r1, #4]
 800baf4:	4638      	mov	r0, r7
 800baf6:	f104 060b 	add.w	r6, r4, #11
 800bafa:	f000 f829 	bl	800bb50 <__malloc_unlock>
 800bafe:	f026 0607 	bic.w	r6, r6, #7
 800bb02:	1d23      	adds	r3, r4, #4
 800bb04:	1af2      	subs	r2, r6, r3
 800bb06:	d0ae      	beq.n	800ba66 <_malloc_r+0x22>
 800bb08:	1b9b      	subs	r3, r3, r6
 800bb0a:	50a3      	str	r3, [r4, r2]
 800bb0c:	e7ab      	b.n	800ba66 <_malloc_r+0x22>
 800bb0e:	42a3      	cmp	r3, r4
 800bb10:	6862      	ldr	r2, [r4, #4]
 800bb12:	d1dd      	bne.n	800bad0 <_malloc_r+0x8c>
 800bb14:	f8c8 2000 	str.w	r2, [r8]
 800bb18:	e7ec      	b.n	800baf4 <_malloc_r+0xb0>
 800bb1a:	4623      	mov	r3, r4
 800bb1c:	6864      	ldr	r4, [r4, #4]
 800bb1e:	e7ac      	b.n	800ba7a <_malloc_r+0x36>
 800bb20:	4634      	mov	r4, r6
 800bb22:	6876      	ldr	r6, [r6, #4]
 800bb24:	e7b4      	b.n	800ba90 <_malloc_r+0x4c>
 800bb26:	4613      	mov	r3, r2
 800bb28:	e7cc      	b.n	800bac4 <_malloc_r+0x80>
 800bb2a:	230c      	movs	r3, #12
 800bb2c:	603b      	str	r3, [r7, #0]
 800bb2e:	4638      	mov	r0, r7
 800bb30:	f000 f80e 	bl	800bb50 <__malloc_unlock>
 800bb34:	e797      	b.n	800ba66 <_malloc_r+0x22>
 800bb36:	6025      	str	r5, [r4, #0]
 800bb38:	e7dc      	b.n	800baf4 <_malloc_r+0xb0>
 800bb3a:	605b      	str	r3, [r3, #4]
 800bb3c:	deff      	udf	#255	; 0xff
 800bb3e:	bf00      	nop
 800bb40:	20001b20 	.word	0x20001b20

0800bb44 <__malloc_lock>:
 800bb44:	4801      	ldr	r0, [pc, #4]	; (800bb4c <__malloc_lock+0x8>)
 800bb46:	f7ff b88b 	b.w	800ac60 <__retarget_lock_acquire_recursive>
 800bb4a:	bf00      	nop
 800bb4c:	20001b1c 	.word	0x20001b1c

0800bb50 <__malloc_unlock>:
 800bb50:	4801      	ldr	r0, [pc, #4]	; (800bb58 <__malloc_unlock+0x8>)
 800bb52:	f7ff b886 	b.w	800ac62 <__retarget_lock_release_recursive>
 800bb56:	bf00      	nop
 800bb58:	20001b1c 	.word	0x20001b1c

0800bb5c <_Balloc>:
 800bb5c:	b570      	push	{r4, r5, r6, lr}
 800bb5e:	69c6      	ldr	r6, [r0, #28]
 800bb60:	4604      	mov	r4, r0
 800bb62:	460d      	mov	r5, r1
 800bb64:	b976      	cbnz	r6, 800bb84 <_Balloc+0x28>
 800bb66:	2010      	movs	r0, #16
 800bb68:	f7ff ff44 	bl	800b9f4 <malloc>
 800bb6c:	4602      	mov	r2, r0
 800bb6e:	61e0      	str	r0, [r4, #28]
 800bb70:	b920      	cbnz	r0, 800bb7c <_Balloc+0x20>
 800bb72:	4b18      	ldr	r3, [pc, #96]	; (800bbd4 <_Balloc+0x78>)
 800bb74:	4818      	ldr	r0, [pc, #96]	; (800bbd8 <_Balloc+0x7c>)
 800bb76:	216b      	movs	r1, #107	; 0x6b
 800bb78:	f000 ff72 	bl	800ca60 <__assert_func>
 800bb7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bb80:	6006      	str	r6, [r0, #0]
 800bb82:	60c6      	str	r6, [r0, #12]
 800bb84:	69e6      	ldr	r6, [r4, #28]
 800bb86:	68f3      	ldr	r3, [r6, #12]
 800bb88:	b183      	cbz	r3, 800bbac <_Balloc+0x50>
 800bb8a:	69e3      	ldr	r3, [r4, #28]
 800bb8c:	68db      	ldr	r3, [r3, #12]
 800bb8e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bb92:	b9b8      	cbnz	r0, 800bbc4 <_Balloc+0x68>
 800bb94:	2101      	movs	r1, #1
 800bb96:	fa01 f605 	lsl.w	r6, r1, r5
 800bb9a:	1d72      	adds	r2, r6, #5
 800bb9c:	0092      	lsls	r2, r2, #2
 800bb9e:	4620      	mov	r0, r4
 800bba0:	f000 ff7c 	bl	800ca9c <_calloc_r>
 800bba4:	b160      	cbz	r0, 800bbc0 <_Balloc+0x64>
 800bba6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bbaa:	e00e      	b.n	800bbca <_Balloc+0x6e>
 800bbac:	2221      	movs	r2, #33	; 0x21
 800bbae:	2104      	movs	r1, #4
 800bbb0:	4620      	mov	r0, r4
 800bbb2:	f000 ff73 	bl	800ca9c <_calloc_r>
 800bbb6:	69e3      	ldr	r3, [r4, #28]
 800bbb8:	60f0      	str	r0, [r6, #12]
 800bbba:	68db      	ldr	r3, [r3, #12]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d1e4      	bne.n	800bb8a <_Balloc+0x2e>
 800bbc0:	2000      	movs	r0, #0
 800bbc2:	bd70      	pop	{r4, r5, r6, pc}
 800bbc4:	6802      	ldr	r2, [r0, #0]
 800bbc6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bbca:	2300      	movs	r3, #0
 800bbcc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bbd0:	e7f7      	b.n	800bbc2 <_Balloc+0x66>
 800bbd2:	bf00      	nop
 800bbd4:	0800debd 	.word	0x0800debd
 800bbd8:	0800df3d 	.word	0x0800df3d

0800bbdc <_Bfree>:
 800bbdc:	b570      	push	{r4, r5, r6, lr}
 800bbde:	69c6      	ldr	r6, [r0, #28]
 800bbe0:	4605      	mov	r5, r0
 800bbe2:	460c      	mov	r4, r1
 800bbe4:	b976      	cbnz	r6, 800bc04 <_Bfree+0x28>
 800bbe6:	2010      	movs	r0, #16
 800bbe8:	f7ff ff04 	bl	800b9f4 <malloc>
 800bbec:	4602      	mov	r2, r0
 800bbee:	61e8      	str	r0, [r5, #28]
 800bbf0:	b920      	cbnz	r0, 800bbfc <_Bfree+0x20>
 800bbf2:	4b09      	ldr	r3, [pc, #36]	; (800bc18 <_Bfree+0x3c>)
 800bbf4:	4809      	ldr	r0, [pc, #36]	; (800bc1c <_Bfree+0x40>)
 800bbf6:	218f      	movs	r1, #143	; 0x8f
 800bbf8:	f000 ff32 	bl	800ca60 <__assert_func>
 800bbfc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bc00:	6006      	str	r6, [r0, #0]
 800bc02:	60c6      	str	r6, [r0, #12]
 800bc04:	b13c      	cbz	r4, 800bc16 <_Bfree+0x3a>
 800bc06:	69eb      	ldr	r3, [r5, #28]
 800bc08:	6862      	ldr	r2, [r4, #4]
 800bc0a:	68db      	ldr	r3, [r3, #12]
 800bc0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bc10:	6021      	str	r1, [r4, #0]
 800bc12:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bc16:	bd70      	pop	{r4, r5, r6, pc}
 800bc18:	0800debd 	.word	0x0800debd
 800bc1c:	0800df3d 	.word	0x0800df3d

0800bc20 <__multadd>:
 800bc20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc24:	690d      	ldr	r5, [r1, #16]
 800bc26:	4607      	mov	r7, r0
 800bc28:	460c      	mov	r4, r1
 800bc2a:	461e      	mov	r6, r3
 800bc2c:	f101 0c14 	add.w	ip, r1, #20
 800bc30:	2000      	movs	r0, #0
 800bc32:	f8dc 3000 	ldr.w	r3, [ip]
 800bc36:	b299      	uxth	r1, r3
 800bc38:	fb02 6101 	mla	r1, r2, r1, r6
 800bc3c:	0c1e      	lsrs	r6, r3, #16
 800bc3e:	0c0b      	lsrs	r3, r1, #16
 800bc40:	fb02 3306 	mla	r3, r2, r6, r3
 800bc44:	b289      	uxth	r1, r1
 800bc46:	3001      	adds	r0, #1
 800bc48:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bc4c:	4285      	cmp	r5, r0
 800bc4e:	f84c 1b04 	str.w	r1, [ip], #4
 800bc52:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bc56:	dcec      	bgt.n	800bc32 <__multadd+0x12>
 800bc58:	b30e      	cbz	r6, 800bc9e <__multadd+0x7e>
 800bc5a:	68a3      	ldr	r3, [r4, #8]
 800bc5c:	42ab      	cmp	r3, r5
 800bc5e:	dc19      	bgt.n	800bc94 <__multadd+0x74>
 800bc60:	6861      	ldr	r1, [r4, #4]
 800bc62:	4638      	mov	r0, r7
 800bc64:	3101      	adds	r1, #1
 800bc66:	f7ff ff79 	bl	800bb5c <_Balloc>
 800bc6a:	4680      	mov	r8, r0
 800bc6c:	b928      	cbnz	r0, 800bc7a <__multadd+0x5a>
 800bc6e:	4602      	mov	r2, r0
 800bc70:	4b0c      	ldr	r3, [pc, #48]	; (800bca4 <__multadd+0x84>)
 800bc72:	480d      	ldr	r0, [pc, #52]	; (800bca8 <__multadd+0x88>)
 800bc74:	21ba      	movs	r1, #186	; 0xba
 800bc76:	f000 fef3 	bl	800ca60 <__assert_func>
 800bc7a:	6922      	ldr	r2, [r4, #16]
 800bc7c:	3202      	adds	r2, #2
 800bc7e:	f104 010c 	add.w	r1, r4, #12
 800bc82:	0092      	lsls	r2, r2, #2
 800bc84:	300c      	adds	r0, #12
 800bc86:	f000 fedd 	bl	800ca44 <memcpy>
 800bc8a:	4621      	mov	r1, r4
 800bc8c:	4638      	mov	r0, r7
 800bc8e:	f7ff ffa5 	bl	800bbdc <_Bfree>
 800bc92:	4644      	mov	r4, r8
 800bc94:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bc98:	3501      	adds	r5, #1
 800bc9a:	615e      	str	r6, [r3, #20]
 800bc9c:	6125      	str	r5, [r4, #16]
 800bc9e:	4620      	mov	r0, r4
 800bca0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bca4:	0800df2c 	.word	0x0800df2c
 800bca8:	0800df3d 	.word	0x0800df3d

0800bcac <__hi0bits>:
 800bcac:	0c03      	lsrs	r3, r0, #16
 800bcae:	041b      	lsls	r3, r3, #16
 800bcb0:	b9d3      	cbnz	r3, 800bce8 <__hi0bits+0x3c>
 800bcb2:	0400      	lsls	r0, r0, #16
 800bcb4:	2310      	movs	r3, #16
 800bcb6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bcba:	bf04      	itt	eq
 800bcbc:	0200      	lsleq	r0, r0, #8
 800bcbe:	3308      	addeq	r3, #8
 800bcc0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bcc4:	bf04      	itt	eq
 800bcc6:	0100      	lsleq	r0, r0, #4
 800bcc8:	3304      	addeq	r3, #4
 800bcca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bcce:	bf04      	itt	eq
 800bcd0:	0080      	lsleq	r0, r0, #2
 800bcd2:	3302      	addeq	r3, #2
 800bcd4:	2800      	cmp	r0, #0
 800bcd6:	db05      	blt.n	800bce4 <__hi0bits+0x38>
 800bcd8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800bcdc:	f103 0301 	add.w	r3, r3, #1
 800bce0:	bf08      	it	eq
 800bce2:	2320      	moveq	r3, #32
 800bce4:	4618      	mov	r0, r3
 800bce6:	4770      	bx	lr
 800bce8:	2300      	movs	r3, #0
 800bcea:	e7e4      	b.n	800bcb6 <__hi0bits+0xa>

0800bcec <__lo0bits>:
 800bcec:	6803      	ldr	r3, [r0, #0]
 800bcee:	f013 0207 	ands.w	r2, r3, #7
 800bcf2:	d00c      	beq.n	800bd0e <__lo0bits+0x22>
 800bcf4:	07d9      	lsls	r1, r3, #31
 800bcf6:	d422      	bmi.n	800bd3e <__lo0bits+0x52>
 800bcf8:	079a      	lsls	r2, r3, #30
 800bcfa:	bf49      	itett	mi
 800bcfc:	085b      	lsrmi	r3, r3, #1
 800bcfe:	089b      	lsrpl	r3, r3, #2
 800bd00:	6003      	strmi	r3, [r0, #0]
 800bd02:	2201      	movmi	r2, #1
 800bd04:	bf5c      	itt	pl
 800bd06:	6003      	strpl	r3, [r0, #0]
 800bd08:	2202      	movpl	r2, #2
 800bd0a:	4610      	mov	r0, r2
 800bd0c:	4770      	bx	lr
 800bd0e:	b299      	uxth	r1, r3
 800bd10:	b909      	cbnz	r1, 800bd16 <__lo0bits+0x2a>
 800bd12:	0c1b      	lsrs	r3, r3, #16
 800bd14:	2210      	movs	r2, #16
 800bd16:	b2d9      	uxtb	r1, r3
 800bd18:	b909      	cbnz	r1, 800bd1e <__lo0bits+0x32>
 800bd1a:	3208      	adds	r2, #8
 800bd1c:	0a1b      	lsrs	r3, r3, #8
 800bd1e:	0719      	lsls	r1, r3, #28
 800bd20:	bf04      	itt	eq
 800bd22:	091b      	lsreq	r3, r3, #4
 800bd24:	3204      	addeq	r2, #4
 800bd26:	0799      	lsls	r1, r3, #30
 800bd28:	bf04      	itt	eq
 800bd2a:	089b      	lsreq	r3, r3, #2
 800bd2c:	3202      	addeq	r2, #2
 800bd2e:	07d9      	lsls	r1, r3, #31
 800bd30:	d403      	bmi.n	800bd3a <__lo0bits+0x4e>
 800bd32:	085b      	lsrs	r3, r3, #1
 800bd34:	f102 0201 	add.w	r2, r2, #1
 800bd38:	d003      	beq.n	800bd42 <__lo0bits+0x56>
 800bd3a:	6003      	str	r3, [r0, #0]
 800bd3c:	e7e5      	b.n	800bd0a <__lo0bits+0x1e>
 800bd3e:	2200      	movs	r2, #0
 800bd40:	e7e3      	b.n	800bd0a <__lo0bits+0x1e>
 800bd42:	2220      	movs	r2, #32
 800bd44:	e7e1      	b.n	800bd0a <__lo0bits+0x1e>
	...

0800bd48 <__i2b>:
 800bd48:	b510      	push	{r4, lr}
 800bd4a:	460c      	mov	r4, r1
 800bd4c:	2101      	movs	r1, #1
 800bd4e:	f7ff ff05 	bl	800bb5c <_Balloc>
 800bd52:	4602      	mov	r2, r0
 800bd54:	b928      	cbnz	r0, 800bd62 <__i2b+0x1a>
 800bd56:	4b05      	ldr	r3, [pc, #20]	; (800bd6c <__i2b+0x24>)
 800bd58:	4805      	ldr	r0, [pc, #20]	; (800bd70 <__i2b+0x28>)
 800bd5a:	f240 1145 	movw	r1, #325	; 0x145
 800bd5e:	f000 fe7f 	bl	800ca60 <__assert_func>
 800bd62:	2301      	movs	r3, #1
 800bd64:	6144      	str	r4, [r0, #20]
 800bd66:	6103      	str	r3, [r0, #16]
 800bd68:	bd10      	pop	{r4, pc}
 800bd6a:	bf00      	nop
 800bd6c:	0800df2c 	.word	0x0800df2c
 800bd70:	0800df3d 	.word	0x0800df3d

0800bd74 <__multiply>:
 800bd74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd78:	4691      	mov	r9, r2
 800bd7a:	690a      	ldr	r2, [r1, #16]
 800bd7c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bd80:	429a      	cmp	r2, r3
 800bd82:	bfb8      	it	lt
 800bd84:	460b      	movlt	r3, r1
 800bd86:	460c      	mov	r4, r1
 800bd88:	bfbc      	itt	lt
 800bd8a:	464c      	movlt	r4, r9
 800bd8c:	4699      	movlt	r9, r3
 800bd8e:	6927      	ldr	r7, [r4, #16]
 800bd90:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bd94:	68a3      	ldr	r3, [r4, #8]
 800bd96:	6861      	ldr	r1, [r4, #4]
 800bd98:	eb07 060a 	add.w	r6, r7, sl
 800bd9c:	42b3      	cmp	r3, r6
 800bd9e:	b085      	sub	sp, #20
 800bda0:	bfb8      	it	lt
 800bda2:	3101      	addlt	r1, #1
 800bda4:	f7ff feda 	bl	800bb5c <_Balloc>
 800bda8:	b930      	cbnz	r0, 800bdb8 <__multiply+0x44>
 800bdaa:	4602      	mov	r2, r0
 800bdac:	4b44      	ldr	r3, [pc, #272]	; (800bec0 <__multiply+0x14c>)
 800bdae:	4845      	ldr	r0, [pc, #276]	; (800bec4 <__multiply+0x150>)
 800bdb0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800bdb4:	f000 fe54 	bl	800ca60 <__assert_func>
 800bdb8:	f100 0514 	add.w	r5, r0, #20
 800bdbc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bdc0:	462b      	mov	r3, r5
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	4543      	cmp	r3, r8
 800bdc6:	d321      	bcc.n	800be0c <__multiply+0x98>
 800bdc8:	f104 0314 	add.w	r3, r4, #20
 800bdcc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800bdd0:	f109 0314 	add.w	r3, r9, #20
 800bdd4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800bdd8:	9202      	str	r2, [sp, #8]
 800bdda:	1b3a      	subs	r2, r7, r4
 800bddc:	3a15      	subs	r2, #21
 800bdde:	f022 0203 	bic.w	r2, r2, #3
 800bde2:	3204      	adds	r2, #4
 800bde4:	f104 0115 	add.w	r1, r4, #21
 800bde8:	428f      	cmp	r7, r1
 800bdea:	bf38      	it	cc
 800bdec:	2204      	movcc	r2, #4
 800bdee:	9201      	str	r2, [sp, #4]
 800bdf0:	9a02      	ldr	r2, [sp, #8]
 800bdf2:	9303      	str	r3, [sp, #12]
 800bdf4:	429a      	cmp	r2, r3
 800bdf6:	d80c      	bhi.n	800be12 <__multiply+0x9e>
 800bdf8:	2e00      	cmp	r6, #0
 800bdfa:	dd03      	ble.n	800be04 <__multiply+0x90>
 800bdfc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800be00:	2b00      	cmp	r3, #0
 800be02:	d05b      	beq.n	800bebc <__multiply+0x148>
 800be04:	6106      	str	r6, [r0, #16]
 800be06:	b005      	add	sp, #20
 800be08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be0c:	f843 2b04 	str.w	r2, [r3], #4
 800be10:	e7d8      	b.n	800bdc4 <__multiply+0x50>
 800be12:	f8b3 a000 	ldrh.w	sl, [r3]
 800be16:	f1ba 0f00 	cmp.w	sl, #0
 800be1a:	d024      	beq.n	800be66 <__multiply+0xf2>
 800be1c:	f104 0e14 	add.w	lr, r4, #20
 800be20:	46a9      	mov	r9, r5
 800be22:	f04f 0c00 	mov.w	ip, #0
 800be26:	f85e 2b04 	ldr.w	r2, [lr], #4
 800be2a:	f8d9 1000 	ldr.w	r1, [r9]
 800be2e:	fa1f fb82 	uxth.w	fp, r2
 800be32:	b289      	uxth	r1, r1
 800be34:	fb0a 110b 	mla	r1, sl, fp, r1
 800be38:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800be3c:	f8d9 2000 	ldr.w	r2, [r9]
 800be40:	4461      	add	r1, ip
 800be42:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800be46:	fb0a c20b 	mla	r2, sl, fp, ip
 800be4a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800be4e:	b289      	uxth	r1, r1
 800be50:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800be54:	4577      	cmp	r7, lr
 800be56:	f849 1b04 	str.w	r1, [r9], #4
 800be5a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800be5e:	d8e2      	bhi.n	800be26 <__multiply+0xb2>
 800be60:	9a01      	ldr	r2, [sp, #4]
 800be62:	f845 c002 	str.w	ip, [r5, r2]
 800be66:	9a03      	ldr	r2, [sp, #12]
 800be68:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800be6c:	3304      	adds	r3, #4
 800be6e:	f1b9 0f00 	cmp.w	r9, #0
 800be72:	d021      	beq.n	800beb8 <__multiply+0x144>
 800be74:	6829      	ldr	r1, [r5, #0]
 800be76:	f104 0c14 	add.w	ip, r4, #20
 800be7a:	46ae      	mov	lr, r5
 800be7c:	f04f 0a00 	mov.w	sl, #0
 800be80:	f8bc b000 	ldrh.w	fp, [ip]
 800be84:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800be88:	fb09 220b 	mla	r2, r9, fp, r2
 800be8c:	4452      	add	r2, sl
 800be8e:	b289      	uxth	r1, r1
 800be90:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800be94:	f84e 1b04 	str.w	r1, [lr], #4
 800be98:	f85c 1b04 	ldr.w	r1, [ip], #4
 800be9c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bea0:	f8be 1000 	ldrh.w	r1, [lr]
 800bea4:	fb09 110a 	mla	r1, r9, sl, r1
 800bea8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800beac:	4567      	cmp	r7, ip
 800beae:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800beb2:	d8e5      	bhi.n	800be80 <__multiply+0x10c>
 800beb4:	9a01      	ldr	r2, [sp, #4]
 800beb6:	50a9      	str	r1, [r5, r2]
 800beb8:	3504      	adds	r5, #4
 800beba:	e799      	b.n	800bdf0 <__multiply+0x7c>
 800bebc:	3e01      	subs	r6, #1
 800bebe:	e79b      	b.n	800bdf8 <__multiply+0x84>
 800bec0:	0800df2c 	.word	0x0800df2c
 800bec4:	0800df3d 	.word	0x0800df3d

0800bec8 <__pow5mult>:
 800bec8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800becc:	4615      	mov	r5, r2
 800bece:	f012 0203 	ands.w	r2, r2, #3
 800bed2:	4606      	mov	r6, r0
 800bed4:	460f      	mov	r7, r1
 800bed6:	d007      	beq.n	800bee8 <__pow5mult+0x20>
 800bed8:	4c25      	ldr	r4, [pc, #148]	; (800bf70 <__pow5mult+0xa8>)
 800beda:	3a01      	subs	r2, #1
 800bedc:	2300      	movs	r3, #0
 800bede:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bee2:	f7ff fe9d 	bl	800bc20 <__multadd>
 800bee6:	4607      	mov	r7, r0
 800bee8:	10ad      	asrs	r5, r5, #2
 800beea:	d03d      	beq.n	800bf68 <__pow5mult+0xa0>
 800beec:	69f4      	ldr	r4, [r6, #28]
 800beee:	b97c      	cbnz	r4, 800bf10 <__pow5mult+0x48>
 800bef0:	2010      	movs	r0, #16
 800bef2:	f7ff fd7f 	bl	800b9f4 <malloc>
 800bef6:	4602      	mov	r2, r0
 800bef8:	61f0      	str	r0, [r6, #28]
 800befa:	b928      	cbnz	r0, 800bf08 <__pow5mult+0x40>
 800befc:	4b1d      	ldr	r3, [pc, #116]	; (800bf74 <__pow5mult+0xac>)
 800befe:	481e      	ldr	r0, [pc, #120]	; (800bf78 <__pow5mult+0xb0>)
 800bf00:	f240 11b3 	movw	r1, #435	; 0x1b3
 800bf04:	f000 fdac 	bl	800ca60 <__assert_func>
 800bf08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bf0c:	6004      	str	r4, [r0, #0]
 800bf0e:	60c4      	str	r4, [r0, #12]
 800bf10:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800bf14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bf18:	b94c      	cbnz	r4, 800bf2e <__pow5mult+0x66>
 800bf1a:	f240 2171 	movw	r1, #625	; 0x271
 800bf1e:	4630      	mov	r0, r6
 800bf20:	f7ff ff12 	bl	800bd48 <__i2b>
 800bf24:	2300      	movs	r3, #0
 800bf26:	f8c8 0008 	str.w	r0, [r8, #8]
 800bf2a:	4604      	mov	r4, r0
 800bf2c:	6003      	str	r3, [r0, #0]
 800bf2e:	f04f 0900 	mov.w	r9, #0
 800bf32:	07eb      	lsls	r3, r5, #31
 800bf34:	d50a      	bpl.n	800bf4c <__pow5mult+0x84>
 800bf36:	4639      	mov	r1, r7
 800bf38:	4622      	mov	r2, r4
 800bf3a:	4630      	mov	r0, r6
 800bf3c:	f7ff ff1a 	bl	800bd74 <__multiply>
 800bf40:	4639      	mov	r1, r7
 800bf42:	4680      	mov	r8, r0
 800bf44:	4630      	mov	r0, r6
 800bf46:	f7ff fe49 	bl	800bbdc <_Bfree>
 800bf4a:	4647      	mov	r7, r8
 800bf4c:	106d      	asrs	r5, r5, #1
 800bf4e:	d00b      	beq.n	800bf68 <__pow5mult+0xa0>
 800bf50:	6820      	ldr	r0, [r4, #0]
 800bf52:	b938      	cbnz	r0, 800bf64 <__pow5mult+0x9c>
 800bf54:	4622      	mov	r2, r4
 800bf56:	4621      	mov	r1, r4
 800bf58:	4630      	mov	r0, r6
 800bf5a:	f7ff ff0b 	bl	800bd74 <__multiply>
 800bf5e:	6020      	str	r0, [r4, #0]
 800bf60:	f8c0 9000 	str.w	r9, [r0]
 800bf64:	4604      	mov	r4, r0
 800bf66:	e7e4      	b.n	800bf32 <__pow5mult+0x6a>
 800bf68:	4638      	mov	r0, r7
 800bf6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf6e:	bf00      	nop
 800bf70:	0800e088 	.word	0x0800e088
 800bf74:	0800debd 	.word	0x0800debd
 800bf78:	0800df3d 	.word	0x0800df3d

0800bf7c <__lshift>:
 800bf7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf80:	460c      	mov	r4, r1
 800bf82:	6849      	ldr	r1, [r1, #4]
 800bf84:	6923      	ldr	r3, [r4, #16]
 800bf86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bf8a:	68a3      	ldr	r3, [r4, #8]
 800bf8c:	4607      	mov	r7, r0
 800bf8e:	4691      	mov	r9, r2
 800bf90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bf94:	f108 0601 	add.w	r6, r8, #1
 800bf98:	42b3      	cmp	r3, r6
 800bf9a:	db0b      	blt.n	800bfb4 <__lshift+0x38>
 800bf9c:	4638      	mov	r0, r7
 800bf9e:	f7ff fddd 	bl	800bb5c <_Balloc>
 800bfa2:	4605      	mov	r5, r0
 800bfa4:	b948      	cbnz	r0, 800bfba <__lshift+0x3e>
 800bfa6:	4602      	mov	r2, r0
 800bfa8:	4b28      	ldr	r3, [pc, #160]	; (800c04c <__lshift+0xd0>)
 800bfaa:	4829      	ldr	r0, [pc, #164]	; (800c050 <__lshift+0xd4>)
 800bfac:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800bfb0:	f000 fd56 	bl	800ca60 <__assert_func>
 800bfb4:	3101      	adds	r1, #1
 800bfb6:	005b      	lsls	r3, r3, #1
 800bfb8:	e7ee      	b.n	800bf98 <__lshift+0x1c>
 800bfba:	2300      	movs	r3, #0
 800bfbc:	f100 0114 	add.w	r1, r0, #20
 800bfc0:	f100 0210 	add.w	r2, r0, #16
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	4553      	cmp	r3, sl
 800bfc8:	db33      	blt.n	800c032 <__lshift+0xb6>
 800bfca:	6920      	ldr	r0, [r4, #16]
 800bfcc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bfd0:	f104 0314 	add.w	r3, r4, #20
 800bfd4:	f019 091f 	ands.w	r9, r9, #31
 800bfd8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bfdc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bfe0:	d02b      	beq.n	800c03a <__lshift+0xbe>
 800bfe2:	f1c9 0e20 	rsb	lr, r9, #32
 800bfe6:	468a      	mov	sl, r1
 800bfe8:	2200      	movs	r2, #0
 800bfea:	6818      	ldr	r0, [r3, #0]
 800bfec:	fa00 f009 	lsl.w	r0, r0, r9
 800bff0:	4310      	orrs	r0, r2
 800bff2:	f84a 0b04 	str.w	r0, [sl], #4
 800bff6:	f853 2b04 	ldr.w	r2, [r3], #4
 800bffa:	459c      	cmp	ip, r3
 800bffc:	fa22 f20e 	lsr.w	r2, r2, lr
 800c000:	d8f3      	bhi.n	800bfea <__lshift+0x6e>
 800c002:	ebac 0304 	sub.w	r3, ip, r4
 800c006:	3b15      	subs	r3, #21
 800c008:	f023 0303 	bic.w	r3, r3, #3
 800c00c:	3304      	adds	r3, #4
 800c00e:	f104 0015 	add.w	r0, r4, #21
 800c012:	4584      	cmp	ip, r0
 800c014:	bf38      	it	cc
 800c016:	2304      	movcc	r3, #4
 800c018:	50ca      	str	r2, [r1, r3]
 800c01a:	b10a      	cbz	r2, 800c020 <__lshift+0xa4>
 800c01c:	f108 0602 	add.w	r6, r8, #2
 800c020:	3e01      	subs	r6, #1
 800c022:	4638      	mov	r0, r7
 800c024:	612e      	str	r6, [r5, #16]
 800c026:	4621      	mov	r1, r4
 800c028:	f7ff fdd8 	bl	800bbdc <_Bfree>
 800c02c:	4628      	mov	r0, r5
 800c02e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c032:	f842 0f04 	str.w	r0, [r2, #4]!
 800c036:	3301      	adds	r3, #1
 800c038:	e7c5      	b.n	800bfc6 <__lshift+0x4a>
 800c03a:	3904      	subs	r1, #4
 800c03c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c040:	f841 2f04 	str.w	r2, [r1, #4]!
 800c044:	459c      	cmp	ip, r3
 800c046:	d8f9      	bhi.n	800c03c <__lshift+0xc0>
 800c048:	e7ea      	b.n	800c020 <__lshift+0xa4>
 800c04a:	bf00      	nop
 800c04c:	0800df2c 	.word	0x0800df2c
 800c050:	0800df3d 	.word	0x0800df3d

0800c054 <__mcmp>:
 800c054:	b530      	push	{r4, r5, lr}
 800c056:	6902      	ldr	r2, [r0, #16]
 800c058:	690c      	ldr	r4, [r1, #16]
 800c05a:	1b12      	subs	r2, r2, r4
 800c05c:	d10e      	bne.n	800c07c <__mcmp+0x28>
 800c05e:	f100 0314 	add.w	r3, r0, #20
 800c062:	3114      	adds	r1, #20
 800c064:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c068:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c06c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c070:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c074:	42a5      	cmp	r5, r4
 800c076:	d003      	beq.n	800c080 <__mcmp+0x2c>
 800c078:	d305      	bcc.n	800c086 <__mcmp+0x32>
 800c07a:	2201      	movs	r2, #1
 800c07c:	4610      	mov	r0, r2
 800c07e:	bd30      	pop	{r4, r5, pc}
 800c080:	4283      	cmp	r3, r0
 800c082:	d3f3      	bcc.n	800c06c <__mcmp+0x18>
 800c084:	e7fa      	b.n	800c07c <__mcmp+0x28>
 800c086:	f04f 32ff 	mov.w	r2, #4294967295
 800c08a:	e7f7      	b.n	800c07c <__mcmp+0x28>

0800c08c <__mdiff>:
 800c08c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c090:	460c      	mov	r4, r1
 800c092:	4606      	mov	r6, r0
 800c094:	4611      	mov	r1, r2
 800c096:	4620      	mov	r0, r4
 800c098:	4690      	mov	r8, r2
 800c09a:	f7ff ffdb 	bl	800c054 <__mcmp>
 800c09e:	1e05      	subs	r5, r0, #0
 800c0a0:	d110      	bne.n	800c0c4 <__mdiff+0x38>
 800c0a2:	4629      	mov	r1, r5
 800c0a4:	4630      	mov	r0, r6
 800c0a6:	f7ff fd59 	bl	800bb5c <_Balloc>
 800c0aa:	b930      	cbnz	r0, 800c0ba <__mdiff+0x2e>
 800c0ac:	4b3a      	ldr	r3, [pc, #232]	; (800c198 <__mdiff+0x10c>)
 800c0ae:	4602      	mov	r2, r0
 800c0b0:	f240 2137 	movw	r1, #567	; 0x237
 800c0b4:	4839      	ldr	r0, [pc, #228]	; (800c19c <__mdiff+0x110>)
 800c0b6:	f000 fcd3 	bl	800ca60 <__assert_func>
 800c0ba:	2301      	movs	r3, #1
 800c0bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c0c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0c4:	bfa4      	itt	ge
 800c0c6:	4643      	movge	r3, r8
 800c0c8:	46a0      	movge	r8, r4
 800c0ca:	4630      	mov	r0, r6
 800c0cc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c0d0:	bfa6      	itte	ge
 800c0d2:	461c      	movge	r4, r3
 800c0d4:	2500      	movge	r5, #0
 800c0d6:	2501      	movlt	r5, #1
 800c0d8:	f7ff fd40 	bl	800bb5c <_Balloc>
 800c0dc:	b920      	cbnz	r0, 800c0e8 <__mdiff+0x5c>
 800c0de:	4b2e      	ldr	r3, [pc, #184]	; (800c198 <__mdiff+0x10c>)
 800c0e0:	4602      	mov	r2, r0
 800c0e2:	f240 2145 	movw	r1, #581	; 0x245
 800c0e6:	e7e5      	b.n	800c0b4 <__mdiff+0x28>
 800c0e8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c0ec:	6926      	ldr	r6, [r4, #16]
 800c0ee:	60c5      	str	r5, [r0, #12]
 800c0f0:	f104 0914 	add.w	r9, r4, #20
 800c0f4:	f108 0514 	add.w	r5, r8, #20
 800c0f8:	f100 0e14 	add.w	lr, r0, #20
 800c0fc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c100:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c104:	f108 0210 	add.w	r2, r8, #16
 800c108:	46f2      	mov	sl, lr
 800c10a:	2100      	movs	r1, #0
 800c10c:	f859 3b04 	ldr.w	r3, [r9], #4
 800c110:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c114:	fa11 f88b 	uxtah	r8, r1, fp
 800c118:	b299      	uxth	r1, r3
 800c11a:	0c1b      	lsrs	r3, r3, #16
 800c11c:	eba8 0801 	sub.w	r8, r8, r1
 800c120:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c124:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c128:	fa1f f888 	uxth.w	r8, r8
 800c12c:	1419      	asrs	r1, r3, #16
 800c12e:	454e      	cmp	r6, r9
 800c130:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c134:	f84a 3b04 	str.w	r3, [sl], #4
 800c138:	d8e8      	bhi.n	800c10c <__mdiff+0x80>
 800c13a:	1b33      	subs	r3, r6, r4
 800c13c:	3b15      	subs	r3, #21
 800c13e:	f023 0303 	bic.w	r3, r3, #3
 800c142:	3304      	adds	r3, #4
 800c144:	3415      	adds	r4, #21
 800c146:	42a6      	cmp	r6, r4
 800c148:	bf38      	it	cc
 800c14a:	2304      	movcc	r3, #4
 800c14c:	441d      	add	r5, r3
 800c14e:	4473      	add	r3, lr
 800c150:	469e      	mov	lr, r3
 800c152:	462e      	mov	r6, r5
 800c154:	4566      	cmp	r6, ip
 800c156:	d30e      	bcc.n	800c176 <__mdiff+0xea>
 800c158:	f10c 0203 	add.w	r2, ip, #3
 800c15c:	1b52      	subs	r2, r2, r5
 800c15e:	f022 0203 	bic.w	r2, r2, #3
 800c162:	3d03      	subs	r5, #3
 800c164:	45ac      	cmp	ip, r5
 800c166:	bf38      	it	cc
 800c168:	2200      	movcc	r2, #0
 800c16a:	4413      	add	r3, r2
 800c16c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c170:	b17a      	cbz	r2, 800c192 <__mdiff+0x106>
 800c172:	6107      	str	r7, [r0, #16]
 800c174:	e7a4      	b.n	800c0c0 <__mdiff+0x34>
 800c176:	f856 8b04 	ldr.w	r8, [r6], #4
 800c17a:	fa11 f288 	uxtah	r2, r1, r8
 800c17e:	1414      	asrs	r4, r2, #16
 800c180:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c184:	b292      	uxth	r2, r2
 800c186:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c18a:	f84e 2b04 	str.w	r2, [lr], #4
 800c18e:	1421      	asrs	r1, r4, #16
 800c190:	e7e0      	b.n	800c154 <__mdiff+0xc8>
 800c192:	3f01      	subs	r7, #1
 800c194:	e7ea      	b.n	800c16c <__mdiff+0xe0>
 800c196:	bf00      	nop
 800c198:	0800df2c 	.word	0x0800df2c
 800c19c:	0800df3d 	.word	0x0800df3d

0800c1a0 <__d2b>:
 800c1a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c1a4:	460f      	mov	r7, r1
 800c1a6:	2101      	movs	r1, #1
 800c1a8:	ec59 8b10 	vmov	r8, r9, d0
 800c1ac:	4616      	mov	r6, r2
 800c1ae:	f7ff fcd5 	bl	800bb5c <_Balloc>
 800c1b2:	4604      	mov	r4, r0
 800c1b4:	b930      	cbnz	r0, 800c1c4 <__d2b+0x24>
 800c1b6:	4602      	mov	r2, r0
 800c1b8:	4b24      	ldr	r3, [pc, #144]	; (800c24c <__d2b+0xac>)
 800c1ba:	4825      	ldr	r0, [pc, #148]	; (800c250 <__d2b+0xb0>)
 800c1bc:	f240 310f 	movw	r1, #783	; 0x30f
 800c1c0:	f000 fc4e 	bl	800ca60 <__assert_func>
 800c1c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c1c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c1cc:	bb2d      	cbnz	r5, 800c21a <__d2b+0x7a>
 800c1ce:	9301      	str	r3, [sp, #4]
 800c1d0:	f1b8 0300 	subs.w	r3, r8, #0
 800c1d4:	d026      	beq.n	800c224 <__d2b+0x84>
 800c1d6:	4668      	mov	r0, sp
 800c1d8:	9300      	str	r3, [sp, #0]
 800c1da:	f7ff fd87 	bl	800bcec <__lo0bits>
 800c1de:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c1e2:	b1e8      	cbz	r0, 800c220 <__d2b+0x80>
 800c1e4:	f1c0 0320 	rsb	r3, r0, #32
 800c1e8:	fa02 f303 	lsl.w	r3, r2, r3
 800c1ec:	430b      	orrs	r3, r1
 800c1ee:	40c2      	lsrs	r2, r0
 800c1f0:	6163      	str	r3, [r4, #20]
 800c1f2:	9201      	str	r2, [sp, #4]
 800c1f4:	9b01      	ldr	r3, [sp, #4]
 800c1f6:	61a3      	str	r3, [r4, #24]
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	bf14      	ite	ne
 800c1fc:	2202      	movne	r2, #2
 800c1fe:	2201      	moveq	r2, #1
 800c200:	6122      	str	r2, [r4, #16]
 800c202:	b1bd      	cbz	r5, 800c234 <__d2b+0x94>
 800c204:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c208:	4405      	add	r5, r0
 800c20a:	603d      	str	r5, [r7, #0]
 800c20c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c210:	6030      	str	r0, [r6, #0]
 800c212:	4620      	mov	r0, r4
 800c214:	b003      	add	sp, #12
 800c216:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c21a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c21e:	e7d6      	b.n	800c1ce <__d2b+0x2e>
 800c220:	6161      	str	r1, [r4, #20]
 800c222:	e7e7      	b.n	800c1f4 <__d2b+0x54>
 800c224:	a801      	add	r0, sp, #4
 800c226:	f7ff fd61 	bl	800bcec <__lo0bits>
 800c22a:	9b01      	ldr	r3, [sp, #4]
 800c22c:	6163      	str	r3, [r4, #20]
 800c22e:	3020      	adds	r0, #32
 800c230:	2201      	movs	r2, #1
 800c232:	e7e5      	b.n	800c200 <__d2b+0x60>
 800c234:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c238:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c23c:	6038      	str	r0, [r7, #0]
 800c23e:	6918      	ldr	r0, [r3, #16]
 800c240:	f7ff fd34 	bl	800bcac <__hi0bits>
 800c244:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c248:	e7e2      	b.n	800c210 <__d2b+0x70>
 800c24a:	bf00      	nop
 800c24c:	0800df2c 	.word	0x0800df2c
 800c250:	0800df3d 	.word	0x0800df3d

0800c254 <__ssputs_r>:
 800c254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c258:	688e      	ldr	r6, [r1, #8]
 800c25a:	461f      	mov	r7, r3
 800c25c:	42be      	cmp	r6, r7
 800c25e:	680b      	ldr	r3, [r1, #0]
 800c260:	4682      	mov	sl, r0
 800c262:	460c      	mov	r4, r1
 800c264:	4690      	mov	r8, r2
 800c266:	d82c      	bhi.n	800c2c2 <__ssputs_r+0x6e>
 800c268:	898a      	ldrh	r2, [r1, #12]
 800c26a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c26e:	d026      	beq.n	800c2be <__ssputs_r+0x6a>
 800c270:	6965      	ldr	r5, [r4, #20]
 800c272:	6909      	ldr	r1, [r1, #16]
 800c274:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c278:	eba3 0901 	sub.w	r9, r3, r1
 800c27c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c280:	1c7b      	adds	r3, r7, #1
 800c282:	444b      	add	r3, r9
 800c284:	106d      	asrs	r5, r5, #1
 800c286:	429d      	cmp	r5, r3
 800c288:	bf38      	it	cc
 800c28a:	461d      	movcc	r5, r3
 800c28c:	0553      	lsls	r3, r2, #21
 800c28e:	d527      	bpl.n	800c2e0 <__ssputs_r+0x8c>
 800c290:	4629      	mov	r1, r5
 800c292:	f7ff fbd7 	bl	800ba44 <_malloc_r>
 800c296:	4606      	mov	r6, r0
 800c298:	b360      	cbz	r0, 800c2f4 <__ssputs_r+0xa0>
 800c29a:	6921      	ldr	r1, [r4, #16]
 800c29c:	464a      	mov	r2, r9
 800c29e:	f000 fbd1 	bl	800ca44 <memcpy>
 800c2a2:	89a3      	ldrh	r3, [r4, #12]
 800c2a4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c2a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c2ac:	81a3      	strh	r3, [r4, #12]
 800c2ae:	6126      	str	r6, [r4, #16]
 800c2b0:	6165      	str	r5, [r4, #20]
 800c2b2:	444e      	add	r6, r9
 800c2b4:	eba5 0509 	sub.w	r5, r5, r9
 800c2b8:	6026      	str	r6, [r4, #0]
 800c2ba:	60a5      	str	r5, [r4, #8]
 800c2bc:	463e      	mov	r6, r7
 800c2be:	42be      	cmp	r6, r7
 800c2c0:	d900      	bls.n	800c2c4 <__ssputs_r+0x70>
 800c2c2:	463e      	mov	r6, r7
 800c2c4:	6820      	ldr	r0, [r4, #0]
 800c2c6:	4632      	mov	r2, r6
 800c2c8:	4641      	mov	r1, r8
 800c2ca:	f000 fb6f 	bl	800c9ac <memmove>
 800c2ce:	68a3      	ldr	r3, [r4, #8]
 800c2d0:	1b9b      	subs	r3, r3, r6
 800c2d2:	60a3      	str	r3, [r4, #8]
 800c2d4:	6823      	ldr	r3, [r4, #0]
 800c2d6:	4433      	add	r3, r6
 800c2d8:	6023      	str	r3, [r4, #0]
 800c2da:	2000      	movs	r0, #0
 800c2dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2e0:	462a      	mov	r2, r5
 800c2e2:	f000 fc03 	bl	800caec <_realloc_r>
 800c2e6:	4606      	mov	r6, r0
 800c2e8:	2800      	cmp	r0, #0
 800c2ea:	d1e0      	bne.n	800c2ae <__ssputs_r+0x5a>
 800c2ec:	6921      	ldr	r1, [r4, #16]
 800c2ee:	4650      	mov	r0, sl
 800c2f0:	f7ff fb34 	bl	800b95c <_free_r>
 800c2f4:	230c      	movs	r3, #12
 800c2f6:	f8ca 3000 	str.w	r3, [sl]
 800c2fa:	89a3      	ldrh	r3, [r4, #12]
 800c2fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c300:	81a3      	strh	r3, [r4, #12]
 800c302:	f04f 30ff 	mov.w	r0, #4294967295
 800c306:	e7e9      	b.n	800c2dc <__ssputs_r+0x88>

0800c308 <_svfiprintf_r>:
 800c308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c30c:	4698      	mov	r8, r3
 800c30e:	898b      	ldrh	r3, [r1, #12]
 800c310:	061b      	lsls	r3, r3, #24
 800c312:	b09d      	sub	sp, #116	; 0x74
 800c314:	4607      	mov	r7, r0
 800c316:	460d      	mov	r5, r1
 800c318:	4614      	mov	r4, r2
 800c31a:	d50e      	bpl.n	800c33a <_svfiprintf_r+0x32>
 800c31c:	690b      	ldr	r3, [r1, #16]
 800c31e:	b963      	cbnz	r3, 800c33a <_svfiprintf_r+0x32>
 800c320:	2140      	movs	r1, #64	; 0x40
 800c322:	f7ff fb8f 	bl	800ba44 <_malloc_r>
 800c326:	6028      	str	r0, [r5, #0]
 800c328:	6128      	str	r0, [r5, #16]
 800c32a:	b920      	cbnz	r0, 800c336 <_svfiprintf_r+0x2e>
 800c32c:	230c      	movs	r3, #12
 800c32e:	603b      	str	r3, [r7, #0]
 800c330:	f04f 30ff 	mov.w	r0, #4294967295
 800c334:	e0d0      	b.n	800c4d8 <_svfiprintf_r+0x1d0>
 800c336:	2340      	movs	r3, #64	; 0x40
 800c338:	616b      	str	r3, [r5, #20]
 800c33a:	2300      	movs	r3, #0
 800c33c:	9309      	str	r3, [sp, #36]	; 0x24
 800c33e:	2320      	movs	r3, #32
 800c340:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c344:	f8cd 800c 	str.w	r8, [sp, #12]
 800c348:	2330      	movs	r3, #48	; 0x30
 800c34a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800c4f0 <_svfiprintf_r+0x1e8>
 800c34e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c352:	f04f 0901 	mov.w	r9, #1
 800c356:	4623      	mov	r3, r4
 800c358:	469a      	mov	sl, r3
 800c35a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c35e:	b10a      	cbz	r2, 800c364 <_svfiprintf_r+0x5c>
 800c360:	2a25      	cmp	r2, #37	; 0x25
 800c362:	d1f9      	bne.n	800c358 <_svfiprintf_r+0x50>
 800c364:	ebba 0b04 	subs.w	fp, sl, r4
 800c368:	d00b      	beq.n	800c382 <_svfiprintf_r+0x7a>
 800c36a:	465b      	mov	r3, fp
 800c36c:	4622      	mov	r2, r4
 800c36e:	4629      	mov	r1, r5
 800c370:	4638      	mov	r0, r7
 800c372:	f7ff ff6f 	bl	800c254 <__ssputs_r>
 800c376:	3001      	adds	r0, #1
 800c378:	f000 80a9 	beq.w	800c4ce <_svfiprintf_r+0x1c6>
 800c37c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c37e:	445a      	add	r2, fp
 800c380:	9209      	str	r2, [sp, #36]	; 0x24
 800c382:	f89a 3000 	ldrb.w	r3, [sl]
 800c386:	2b00      	cmp	r3, #0
 800c388:	f000 80a1 	beq.w	800c4ce <_svfiprintf_r+0x1c6>
 800c38c:	2300      	movs	r3, #0
 800c38e:	f04f 32ff 	mov.w	r2, #4294967295
 800c392:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c396:	f10a 0a01 	add.w	sl, sl, #1
 800c39a:	9304      	str	r3, [sp, #16]
 800c39c:	9307      	str	r3, [sp, #28]
 800c39e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c3a2:	931a      	str	r3, [sp, #104]	; 0x68
 800c3a4:	4654      	mov	r4, sl
 800c3a6:	2205      	movs	r2, #5
 800c3a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3ac:	4850      	ldr	r0, [pc, #320]	; (800c4f0 <_svfiprintf_r+0x1e8>)
 800c3ae:	f7f3 ff37 	bl	8000220 <memchr>
 800c3b2:	9a04      	ldr	r2, [sp, #16]
 800c3b4:	b9d8      	cbnz	r0, 800c3ee <_svfiprintf_r+0xe6>
 800c3b6:	06d0      	lsls	r0, r2, #27
 800c3b8:	bf44      	itt	mi
 800c3ba:	2320      	movmi	r3, #32
 800c3bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c3c0:	0711      	lsls	r1, r2, #28
 800c3c2:	bf44      	itt	mi
 800c3c4:	232b      	movmi	r3, #43	; 0x2b
 800c3c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c3ca:	f89a 3000 	ldrb.w	r3, [sl]
 800c3ce:	2b2a      	cmp	r3, #42	; 0x2a
 800c3d0:	d015      	beq.n	800c3fe <_svfiprintf_r+0xf6>
 800c3d2:	9a07      	ldr	r2, [sp, #28]
 800c3d4:	4654      	mov	r4, sl
 800c3d6:	2000      	movs	r0, #0
 800c3d8:	f04f 0c0a 	mov.w	ip, #10
 800c3dc:	4621      	mov	r1, r4
 800c3de:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3e2:	3b30      	subs	r3, #48	; 0x30
 800c3e4:	2b09      	cmp	r3, #9
 800c3e6:	d94d      	bls.n	800c484 <_svfiprintf_r+0x17c>
 800c3e8:	b1b0      	cbz	r0, 800c418 <_svfiprintf_r+0x110>
 800c3ea:	9207      	str	r2, [sp, #28]
 800c3ec:	e014      	b.n	800c418 <_svfiprintf_r+0x110>
 800c3ee:	eba0 0308 	sub.w	r3, r0, r8
 800c3f2:	fa09 f303 	lsl.w	r3, r9, r3
 800c3f6:	4313      	orrs	r3, r2
 800c3f8:	9304      	str	r3, [sp, #16]
 800c3fa:	46a2      	mov	sl, r4
 800c3fc:	e7d2      	b.n	800c3a4 <_svfiprintf_r+0x9c>
 800c3fe:	9b03      	ldr	r3, [sp, #12]
 800c400:	1d19      	adds	r1, r3, #4
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	9103      	str	r1, [sp, #12]
 800c406:	2b00      	cmp	r3, #0
 800c408:	bfbb      	ittet	lt
 800c40a:	425b      	neglt	r3, r3
 800c40c:	f042 0202 	orrlt.w	r2, r2, #2
 800c410:	9307      	strge	r3, [sp, #28]
 800c412:	9307      	strlt	r3, [sp, #28]
 800c414:	bfb8      	it	lt
 800c416:	9204      	strlt	r2, [sp, #16]
 800c418:	7823      	ldrb	r3, [r4, #0]
 800c41a:	2b2e      	cmp	r3, #46	; 0x2e
 800c41c:	d10c      	bne.n	800c438 <_svfiprintf_r+0x130>
 800c41e:	7863      	ldrb	r3, [r4, #1]
 800c420:	2b2a      	cmp	r3, #42	; 0x2a
 800c422:	d134      	bne.n	800c48e <_svfiprintf_r+0x186>
 800c424:	9b03      	ldr	r3, [sp, #12]
 800c426:	1d1a      	adds	r2, r3, #4
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	9203      	str	r2, [sp, #12]
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	bfb8      	it	lt
 800c430:	f04f 33ff 	movlt.w	r3, #4294967295
 800c434:	3402      	adds	r4, #2
 800c436:	9305      	str	r3, [sp, #20]
 800c438:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800c500 <_svfiprintf_r+0x1f8>
 800c43c:	7821      	ldrb	r1, [r4, #0]
 800c43e:	2203      	movs	r2, #3
 800c440:	4650      	mov	r0, sl
 800c442:	f7f3 feed 	bl	8000220 <memchr>
 800c446:	b138      	cbz	r0, 800c458 <_svfiprintf_r+0x150>
 800c448:	9b04      	ldr	r3, [sp, #16]
 800c44a:	eba0 000a 	sub.w	r0, r0, sl
 800c44e:	2240      	movs	r2, #64	; 0x40
 800c450:	4082      	lsls	r2, r0
 800c452:	4313      	orrs	r3, r2
 800c454:	3401      	adds	r4, #1
 800c456:	9304      	str	r3, [sp, #16]
 800c458:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c45c:	4825      	ldr	r0, [pc, #148]	; (800c4f4 <_svfiprintf_r+0x1ec>)
 800c45e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c462:	2206      	movs	r2, #6
 800c464:	f7f3 fedc 	bl	8000220 <memchr>
 800c468:	2800      	cmp	r0, #0
 800c46a:	d038      	beq.n	800c4de <_svfiprintf_r+0x1d6>
 800c46c:	4b22      	ldr	r3, [pc, #136]	; (800c4f8 <_svfiprintf_r+0x1f0>)
 800c46e:	bb1b      	cbnz	r3, 800c4b8 <_svfiprintf_r+0x1b0>
 800c470:	9b03      	ldr	r3, [sp, #12]
 800c472:	3307      	adds	r3, #7
 800c474:	f023 0307 	bic.w	r3, r3, #7
 800c478:	3308      	adds	r3, #8
 800c47a:	9303      	str	r3, [sp, #12]
 800c47c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c47e:	4433      	add	r3, r6
 800c480:	9309      	str	r3, [sp, #36]	; 0x24
 800c482:	e768      	b.n	800c356 <_svfiprintf_r+0x4e>
 800c484:	fb0c 3202 	mla	r2, ip, r2, r3
 800c488:	460c      	mov	r4, r1
 800c48a:	2001      	movs	r0, #1
 800c48c:	e7a6      	b.n	800c3dc <_svfiprintf_r+0xd4>
 800c48e:	2300      	movs	r3, #0
 800c490:	3401      	adds	r4, #1
 800c492:	9305      	str	r3, [sp, #20]
 800c494:	4619      	mov	r1, r3
 800c496:	f04f 0c0a 	mov.w	ip, #10
 800c49a:	4620      	mov	r0, r4
 800c49c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4a0:	3a30      	subs	r2, #48	; 0x30
 800c4a2:	2a09      	cmp	r2, #9
 800c4a4:	d903      	bls.n	800c4ae <_svfiprintf_r+0x1a6>
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d0c6      	beq.n	800c438 <_svfiprintf_r+0x130>
 800c4aa:	9105      	str	r1, [sp, #20]
 800c4ac:	e7c4      	b.n	800c438 <_svfiprintf_r+0x130>
 800c4ae:	fb0c 2101 	mla	r1, ip, r1, r2
 800c4b2:	4604      	mov	r4, r0
 800c4b4:	2301      	movs	r3, #1
 800c4b6:	e7f0      	b.n	800c49a <_svfiprintf_r+0x192>
 800c4b8:	ab03      	add	r3, sp, #12
 800c4ba:	9300      	str	r3, [sp, #0]
 800c4bc:	462a      	mov	r2, r5
 800c4be:	4b0f      	ldr	r3, [pc, #60]	; (800c4fc <_svfiprintf_r+0x1f4>)
 800c4c0:	a904      	add	r1, sp, #16
 800c4c2:	4638      	mov	r0, r7
 800c4c4:	f7fd fcbc 	bl	8009e40 <_printf_float>
 800c4c8:	1c42      	adds	r2, r0, #1
 800c4ca:	4606      	mov	r6, r0
 800c4cc:	d1d6      	bne.n	800c47c <_svfiprintf_r+0x174>
 800c4ce:	89ab      	ldrh	r3, [r5, #12]
 800c4d0:	065b      	lsls	r3, r3, #25
 800c4d2:	f53f af2d 	bmi.w	800c330 <_svfiprintf_r+0x28>
 800c4d6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c4d8:	b01d      	add	sp, #116	; 0x74
 800c4da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4de:	ab03      	add	r3, sp, #12
 800c4e0:	9300      	str	r3, [sp, #0]
 800c4e2:	462a      	mov	r2, r5
 800c4e4:	4b05      	ldr	r3, [pc, #20]	; (800c4fc <_svfiprintf_r+0x1f4>)
 800c4e6:	a904      	add	r1, sp, #16
 800c4e8:	4638      	mov	r0, r7
 800c4ea:	f7fd ff4d 	bl	800a388 <_printf_i>
 800c4ee:	e7eb      	b.n	800c4c8 <_svfiprintf_r+0x1c0>
 800c4f0:	0800e094 	.word	0x0800e094
 800c4f4:	0800e09e 	.word	0x0800e09e
 800c4f8:	08009e41 	.word	0x08009e41
 800c4fc:	0800c255 	.word	0x0800c255
 800c500:	0800e09a 	.word	0x0800e09a

0800c504 <__sfputc_r>:
 800c504:	6893      	ldr	r3, [r2, #8]
 800c506:	3b01      	subs	r3, #1
 800c508:	2b00      	cmp	r3, #0
 800c50a:	b410      	push	{r4}
 800c50c:	6093      	str	r3, [r2, #8]
 800c50e:	da08      	bge.n	800c522 <__sfputc_r+0x1e>
 800c510:	6994      	ldr	r4, [r2, #24]
 800c512:	42a3      	cmp	r3, r4
 800c514:	db01      	blt.n	800c51a <__sfputc_r+0x16>
 800c516:	290a      	cmp	r1, #10
 800c518:	d103      	bne.n	800c522 <__sfputc_r+0x1e>
 800c51a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c51e:	f7fe ba8d 	b.w	800aa3c <__swbuf_r>
 800c522:	6813      	ldr	r3, [r2, #0]
 800c524:	1c58      	adds	r0, r3, #1
 800c526:	6010      	str	r0, [r2, #0]
 800c528:	7019      	strb	r1, [r3, #0]
 800c52a:	4608      	mov	r0, r1
 800c52c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c530:	4770      	bx	lr

0800c532 <__sfputs_r>:
 800c532:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c534:	4606      	mov	r6, r0
 800c536:	460f      	mov	r7, r1
 800c538:	4614      	mov	r4, r2
 800c53a:	18d5      	adds	r5, r2, r3
 800c53c:	42ac      	cmp	r4, r5
 800c53e:	d101      	bne.n	800c544 <__sfputs_r+0x12>
 800c540:	2000      	movs	r0, #0
 800c542:	e007      	b.n	800c554 <__sfputs_r+0x22>
 800c544:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c548:	463a      	mov	r2, r7
 800c54a:	4630      	mov	r0, r6
 800c54c:	f7ff ffda 	bl	800c504 <__sfputc_r>
 800c550:	1c43      	adds	r3, r0, #1
 800c552:	d1f3      	bne.n	800c53c <__sfputs_r+0xa>
 800c554:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c558 <_vfiprintf_r>:
 800c558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c55c:	460d      	mov	r5, r1
 800c55e:	b09d      	sub	sp, #116	; 0x74
 800c560:	4614      	mov	r4, r2
 800c562:	4698      	mov	r8, r3
 800c564:	4606      	mov	r6, r0
 800c566:	b118      	cbz	r0, 800c570 <_vfiprintf_r+0x18>
 800c568:	6a03      	ldr	r3, [r0, #32]
 800c56a:	b90b      	cbnz	r3, 800c570 <_vfiprintf_r+0x18>
 800c56c:	f7fe f8a8 	bl	800a6c0 <__sinit>
 800c570:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c572:	07d9      	lsls	r1, r3, #31
 800c574:	d405      	bmi.n	800c582 <_vfiprintf_r+0x2a>
 800c576:	89ab      	ldrh	r3, [r5, #12]
 800c578:	059a      	lsls	r2, r3, #22
 800c57a:	d402      	bmi.n	800c582 <_vfiprintf_r+0x2a>
 800c57c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c57e:	f7fe fb6f 	bl	800ac60 <__retarget_lock_acquire_recursive>
 800c582:	89ab      	ldrh	r3, [r5, #12]
 800c584:	071b      	lsls	r3, r3, #28
 800c586:	d501      	bpl.n	800c58c <_vfiprintf_r+0x34>
 800c588:	692b      	ldr	r3, [r5, #16]
 800c58a:	b99b      	cbnz	r3, 800c5b4 <_vfiprintf_r+0x5c>
 800c58c:	4629      	mov	r1, r5
 800c58e:	4630      	mov	r0, r6
 800c590:	f7fe fa92 	bl	800aab8 <__swsetup_r>
 800c594:	b170      	cbz	r0, 800c5b4 <_vfiprintf_r+0x5c>
 800c596:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c598:	07dc      	lsls	r4, r3, #31
 800c59a:	d504      	bpl.n	800c5a6 <_vfiprintf_r+0x4e>
 800c59c:	f04f 30ff 	mov.w	r0, #4294967295
 800c5a0:	b01d      	add	sp, #116	; 0x74
 800c5a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5a6:	89ab      	ldrh	r3, [r5, #12]
 800c5a8:	0598      	lsls	r0, r3, #22
 800c5aa:	d4f7      	bmi.n	800c59c <_vfiprintf_r+0x44>
 800c5ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c5ae:	f7fe fb58 	bl	800ac62 <__retarget_lock_release_recursive>
 800c5b2:	e7f3      	b.n	800c59c <_vfiprintf_r+0x44>
 800c5b4:	2300      	movs	r3, #0
 800c5b6:	9309      	str	r3, [sp, #36]	; 0x24
 800c5b8:	2320      	movs	r3, #32
 800c5ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c5be:	f8cd 800c 	str.w	r8, [sp, #12]
 800c5c2:	2330      	movs	r3, #48	; 0x30
 800c5c4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c778 <_vfiprintf_r+0x220>
 800c5c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c5cc:	f04f 0901 	mov.w	r9, #1
 800c5d0:	4623      	mov	r3, r4
 800c5d2:	469a      	mov	sl, r3
 800c5d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c5d8:	b10a      	cbz	r2, 800c5de <_vfiprintf_r+0x86>
 800c5da:	2a25      	cmp	r2, #37	; 0x25
 800c5dc:	d1f9      	bne.n	800c5d2 <_vfiprintf_r+0x7a>
 800c5de:	ebba 0b04 	subs.w	fp, sl, r4
 800c5e2:	d00b      	beq.n	800c5fc <_vfiprintf_r+0xa4>
 800c5e4:	465b      	mov	r3, fp
 800c5e6:	4622      	mov	r2, r4
 800c5e8:	4629      	mov	r1, r5
 800c5ea:	4630      	mov	r0, r6
 800c5ec:	f7ff ffa1 	bl	800c532 <__sfputs_r>
 800c5f0:	3001      	adds	r0, #1
 800c5f2:	f000 80a9 	beq.w	800c748 <_vfiprintf_r+0x1f0>
 800c5f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c5f8:	445a      	add	r2, fp
 800c5fa:	9209      	str	r2, [sp, #36]	; 0x24
 800c5fc:	f89a 3000 	ldrb.w	r3, [sl]
 800c600:	2b00      	cmp	r3, #0
 800c602:	f000 80a1 	beq.w	800c748 <_vfiprintf_r+0x1f0>
 800c606:	2300      	movs	r3, #0
 800c608:	f04f 32ff 	mov.w	r2, #4294967295
 800c60c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c610:	f10a 0a01 	add.w	sl, sl, #1
 800c614:	9304      	str	r3, [sp, #16]
 800c616:	9307      	str	r3, [sp, #28]
 800c618:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c61c:	931a      	str	r3, [sp, #104]	; 0x68
 800c61e:	4654      	mov	r4, sl
 800c620:	2205      	movs	r2, #5
 800c622:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c626:	4854      	ldr	r0, [pc, #336]	; (800c778 <_vfiprintf_r+0x220>)
 800c628:	f7f3 fdfa 	bl	8000220 <memchr>
 800c62c:	9a04      	ldr	r2, [sp, #16]
 800c62e:	b9d8      	cbnz	r0, 800c668 <_vfiprintf_r+0x110>
 800c630:	06d1      	lsls	r1, r2, #27
 800c632:	bf44      	itt	mi
 800c634:	2320      	movmi	r3, #32
 800c636:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c63a:	0713      	lsls	r3, r2, #28
 800c63c:	bf44      	itt	mi
 800c63e:	232b      	movmi	r3, #43	; 0x2b
 800c640:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c644:	f89a 3000 	ldrb.w	r3, [sl]
 800c648:	2b2a      	cmp	r3, #42	; 0x2a
 800c64a:	d015      	beq.n	800c678 <_vfiprintf_r+0x120>
 800c64c:	9a07      	ldr	r2, [sp, #28]
 800c64e:	4654      	mov	r4, sl
 800c650:	2000      	movs	r0, #0
 800c652:	f04f 0c0a 	mov.w	ip, #10
 800c656:	4621      	mov	r1, r4
 800c658:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c65c:	3b30      	subs	r3, #48	; 0x30
 800c65e:	2b09      	cmp	r3, #9
 800c660:	d94d      	bls.n	800c6fe <_vfiprintf_r+0x1a6>
 800c662:	b1b0      	cbz	r0, 800c692 <_vfiprintf_r+0x13a>
 800c664:	9207      	str	r2, [sp, #28]
 800c666:	e014      	b.n	800c692 <_vfiprintf_r+0x13a>
 800c668:	eba0 0308 	sub.w	r3, r0, r8
 800c66c:	fa09 f303 	lsl.w	r3, r9, r3
 800c670:	4313      	orrs	r3, r2
 800c672:	9304      	str	r3, [sp, #16]
 800c674:	46a2      	mov	sl, r4
 800c676:	e7d2      	b.n	800c61e <_vfiprintf_r+0xc6>
 800c678:	9b03      	ldr	r3, [sp, #12]
 800c67a:	1d19      	adds	r1, r3, #4
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	9103      	str	r1, [sp, #12]
 800c680:	2b00      	cmp	r3, #0
 800c682:	bfbb      	ittet	lt
 800c684:	425b      	neglt	r3, r3
 800c686:	f042 0202 	orrlt.w	r2, r2, #2
 800c68a:	9307      	strge	r3, [sp, #28]
 800c68c:	9307      	strlt	r3, [sp, #28]
 800c68e:	bfb8      	it	lt
 800c690:	9204      	strlt	r2, [sp, #16]
 800c692:	7823      	ldrb	r3, [r4, #0]
 800c694:	2b2e      	cmp	r3, #46	; 0x2e
 800c696:	d10c      	bne.n	800c6b2 <_vfiprintf_r+0x15a>
 800c698:	7863      	ldrb	r3, [r4, #1]
 800c69a:	2b2a      	cmp	r3, #42	; 0x2a
 800c69c:	d134      	bne.n	800c708 <_vfiprintf_r+0x1b0>
 800c69e:	9b03      	ldr	r3, [sp, #12]
 800c6a0:	1d1a      	adds	r2, r3, #4
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	9203      	str	r2, [sp, #12]
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	bfb8      	it	lt
 800c6aa:	f04f 33ff 	movlt.w	r3, #4294967295
 800c6ae:	3402      	adds	r4, #2
 800c6b0:	9305      	str	r3, [sp, #20]
 800c6b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c788 <_vfiprintf_r+0x230>
 800c6b6:	7821      	ldrb	r1, [r4, #0]
 800c6b8:	2203      	movs	r2, #3
 800c6ba:	4650      	mov	r0, sl
 800c6bc:	f7f3 fdb0 	bl	8000220 <memchr>
 800c6c0:	b138      	cbz	r0, 800c6d2 <_vfiprintf_r+0x17a>
 800c6c2:	9b04      	ldr	r3, [sp, #16]
 800c6c4:	eba0 000a 	sub.w	r0, r0, sl
 800c6c8:	2240      	movs	r2, #64	; 0x40
 800c6ca:	4082      	lsls	r2, r0
 800c6cc:	4313      	orrs	r3, r2
 800c6ce:	3401      	adds	r4, #1
 800c6d0:	9304      	str	r3, [sp, #16]
 800c6d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6d6:	4829      	ldr	r0, [pc, #164]	; (800c77c <_vfiprintf_r+0x224>)
 800c6d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c6dc:	2206      	movs	r2, #6
 800c6de:	f7f3 fd9f 	bl	8000220 <memchr>
 800c6e2:	2800      	cmp	r0, #0
 800c6e4:	d03f      	beq.n	800c766 <_vfiprintf_r+0x20e>
 800c6e6:	4b26      	ldr	r3, [pc, #152]	; (800c780 <_vfiprintf_r+0x228>)
 800c6e8:	bb1b      	cbnz	r3, 800c732 <_vfiprintf_r+0x1da>
 800c6ea:	9b03      	ldr	r3, [sp, #12]
 800c6ec:	3307      	adds	r3, #7
 800c6ee:	f023 0307 	bic.w	r3, r3, #7
 800c6f2:	3308      	adds	r3, #8
 800c6f4:	9303      	str	r3, [sp, #12]
 800c6f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6f8:	443b      	add	r3, r7
 800c6fa:	9309      	str	r3, [sp, #36]	; 0x24
 800c6fc:	e768      	b.n	800c5d0 <_vfiprintf_r+0x78>
 800c6fe:	fb0c 3202 	mla	r2, ip, r2, r3
 800c702:	460c      	mov	r4, r1
 800c704:	2001      	movs	r0, #1
 800c706:	e7a6      	b.n	800c656 <_vfiprintf_r+0xfe>
 800c708:	2300      	movs	r3, #0
 800c70a:	3401      	adds	r4, #1
 800c70c:	9305      	str	r3, [sp, #20]
 800c70e:	4619      	mov	r1, r3
 800c710:	f04f 0c0a 	mov.w	ip, #10
 800c714:	4620      	mov	r0, r4
 800c716:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c71a:	3a30      	subs	r2, #48	; 0x30
 800c71c:	2a09      	cmp	r2, #9
 800c71e:	d903      	bls.n	800c728 <_vfiprintf_r+0x1d0>
 800c720:	2b00      	cmp	r3, #0
 800c722:	d0c6      	beq.n	800c6b2 <_vfiprintf_r+0x15a>
 800c724:	9105      	str	r1, [sp, #20]
 800c726:	e7c4      	b.n	800c6b2 <_vfiprintf_r+0x15a>
 800c728:	fb0c 2101 	mla	r1, ip, r1, r2
 800c72c:	4604      	mov	r4, r0
 800c72e:	2301      	movs	r3, #1
 800c730:	e7f0      	b.n	800c714 <_vfiprintf_r+0x1bc>
 800c732:	ab03      	add	r3, sp, #12
 800c734:	9300      	str	r3, [sp, #0]
 800c736:	462a      	mov	r2, r5
 800c738:	4b12      	ldr	r3, [pc, #72]	; (800c784 <_vfiprintf_r+0x22c>)
 800c73a:	a904      	add	r1, sp, #16
 800c73c:	4630      	mov	r0, r6
 800c73e:	f7fd fb7f 	bl	8009e40 <_printf_float>
 800c742:	4607      	mov	r7, r0
 800c744:	1c78      	adds	r0, r7, #1
 800c746:	d1d6      	bne.n	800c6f6 <_vfiprintf_r+0x19e>
 800c748:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c74a:	07d9      	lsls	r1, r3, #31
 800c74c:	d405      	bmi.n	800c75a <_vfiprintf_r+0x202>
 800c74e:	89ab      	ldrh	r3, [r5, #12]
 800c750:	059a      	lsls	r2, r3, #22
 800c752:	d402      	bmi.n	800c75a <_vfiprintf_r+0x202>
 800c754:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c756:	f7fe fa84 	bl	800ac62 <__retarget_lock_release_recursive>
 800c75a:	89ab      	ldrh	r3, [r5, #12]
 800c75c:	065b      	lsls	r3, r3, #25
 800c75e:	f53f af1d 	bmi.w	800c59c <_vfiprintf_r+0x44>
 800c762:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c764:	e71c      	b.n	800c5a0 <_vfiprintf_r+0x48>
 800c766:	ab03      	add	r3, sp, #12
 800c768:	9300      	str	r3, [sp, #0]
 800c76a:	462a      	mov	r2, r5
 800c76c:	4b05      	ldr	r3, [pc, #20]	; (800c784 <_vfiprintf_r+0x22c>)
 800c76e:	a904      	add	r1, sp, #16
 800c770:	4630      	mov	r0, r6
 800c772:	f7fd fe09 	bl	800a388 <_printf_i>
 800c776:	e7e4      	b.n	800c742 <_vfiprintf_r+0x1ea>
 800c778:	0800e094 	.word	0x0800e094
 800c77c:	0800e09e 	.word	0x0800e09e
 800c780:	08009e41 	.word	0x08009e41
 800c784:	0800c533 	.word	0x0800c533
 800c788:	0800e09a 	.word	0x0800e09a

0800c78c <__sflush_r>:
 800c78c:	898a      	ldrh	r2, [r1, #12]
 800c78e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c792:	4605      	mov	r5, r0
 800c794:	0710      	lsls	r0, r2, #28
 800c796:	460c      	mov	r4, r1
 800c798:	d458      	bmi.n	800c84c <__sflush_r+0xc0>
 800c79a:	684b      	ldr	r3, [r1, #4]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	dc05      	bgt.n	800c7ac <__sflush_r+0x20>
 800c7a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	dc02      	bgt.n	800c7ac <__sflush_r+0x20>
 800c7a6:	2000      	movs	r0, #0
 800c7a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c7ae:	2e00      	cmp	r6, #0
 800c7b0:	d0f9      	beq.n	800c7a6 <__sflush_r+0x1a>
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c7b8:	682f      	ldr	r7, [r5, #0]
 800c7ba:	6a21      	ldr	r1, [r4, #32]
 800c7bc:	602b      	str	r3, [r5, #0]
 800c7be:	d032      	beq.n	800c826 <__sflush_r+0x9a>
 800c7c0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c7c2:	89a3      	ldrh	r3, [r4, #12]
 800c7c4:	075a      	lsls	r2, r3, #29
 800c7c6:	d505      	bpl.n	800c7d4 <__sflush_r+0x48>
 800c7c8:	6863      	ldr	r3, [r4, #4]
 800c7ca:	1ac0      	subs	r0, r0, r3
 800c7cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c7ce:	b10b      	cbz	r3, 800c7d4 <__sflush_r+0x48>
 800c7d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c7d2:	1ac0      	subs	r0, r0, r3
 800c7d4:	2300      	movs	r3, #0
 800c7d6:	4602      	mov	r2, r0
 800c7d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c7da:	6a21      	ldr	r1, [r4, #32]
 800c7dc:	4628      	mov	r0, r5
 800c7de:	47b0      	blx	r6
 800c7e0:	1c43      	adds	r3, r0, #1
 800c7e2:	89a3      	ldrh	r3, [r4, #12]
 800c7e4:	d106      	bne.n	800c7f4 <__sflush_r+0x68>
 800c7e6:	6829      	ldr	r1, [r5, #0]
 800c7e8:	291d      	cmp	r1, #29
 800c7ea:	d82b      	bhi.n	800c844 <__sflush_r+0xb8>
 800c7ec:	4a29      	ldr	r2, [pc, #164]	; (800c894 <__sflush_r+0x108>)
 800c7ee:	410a      	asrs	r2, r1
 800c7f0:	07d6      	lsls	r6, r2, #31
 800c7f2:	d427      	bmi.n	800c844 <__sflush_r+0xb8>
 800c7f4:	2200      	movs	r2, #0
 800c7f6:	6062      	str	r2, [r4, #4]
 800c7f8:	04d9      	lsls	r1, r3, #19
 800c7fa:	6922      	ldr	r2, [r4, #16]
 800c7fc:	6022      	str	r2, [r4, #0]
 800c7fe:	d504      	bpl.n	800c80a <__sflush_r+0x7e>
 800c800:	1c42      	adds	r2, r0, #1
 800c802:	d101      	bne.n	800c808 <__sflush_r+0x7c>
 800c804:	682b      	ldr	r3, [r5, #0]
 800c806:	b903      	cbnz	r3, 800c80a <__sflush_r+0x7e>
 800c808:	6560      	str	r0, [r4, #84]	; 0x54
 800c80a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c80c:	602f      	str	r7, [r5, #0]
 800c80e:	2900      	cmp	r1, #0
 800c810:	d0c9      	beq.n	800c7a6 <__sflush_r+0x1a>
 800c812:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c816:	4299      	cmp	r1, r3
 800c818:	d002      	beq.n	800c820 <__sflush_r+0x94>
 800c81a:	4628      	mov	r0, r5
 800c81c:	f7ff f89e 	bl	800b95c <_free_r>
 800c820:	2000      	movs	r0, #0
 800c822:	6360      	str	r0, [r4, #52]	; 0x34
 800c824:	e7c0      	b.n	800c7a8 <__sflush_r+0x1c>
 800c826:	2301      	movs	r3, #1
 800c828:	4628      	mov	r0, r5
 800c82a:	47b0      	blx	r6
 800c82c:	1c41      	adds	r1, r0, #1
 800c82e:	d1c8      	bne.n	800c7c2 <__sflush_r+0x36>
 800c830:	682b      	ldr	r3, [r5, #0]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d0c5      	beq.n	800c7c2 <__sflush_r+0x36>
 800c836:	2b1d      	cmp	r3, #29
 800c838:	d001      	beq.n	800c83e <__sflush_r+0xb2>
 800c83a:	2b16      	cmp	r3, #22
 800c83c:	d101      	bne.n	800c842 <__sflush_r+0xb6>
 800c83e:	602f      	str	r7, [r5, #0]
 800c840:	e7b1      	b.n	800c7a6 <__sflush_r+0x1a>
 800c842:	89a3      	ldrh	r3, [r4, #12]
 800c844:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c848:	81a3      	strh	r3, [r4, #12]
 800c84a:	e7ad      	b.n	800c7a8 <__sflush_r+0x1c>
 800c84c:	690f      	ldr	r7, [r1, #16]
 800c84e:	2f00      	cmp	r7, #0
 800c850:	d0a9      	beq.n	800c7a6 <__sflush_r+0x1a>
 800c852:	0793      	lsls	r3, r2, #30
 800c854:	680e      	ldr	r6, [r1, #0]
 800c856:	bf08      	it	eq
 800c858:	694b      	ldreq	r3, [r1, #20]
 800c85a:	600f      	str	r7, [r1, #0]
 800c85c:	bf18      	it	ne
 800c85e:	2300      	movne	r3, #0
 800c860:	eba6 0807 	sub.w	r8, r6, r7
 800c864:	608b      	str	r3, [r1, #8]
 800c866:	f1b8 0f00 	cmp.w	r8, #0
 800c86a:	dd9c      	ble.n	800c7a6 <__sflush_r+0x1a>
 800c86c:	6a21      	ldr	r1, [r4, #32]
 800c86e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c870:	4643      	mov	r3, r8
 800c872:	463a      	mov	r2, r7
 800c874:	4628      	mov	r0, r5
 800c876:	47b0      	blx	r6
 800c878:	2800      	cmp	r0, #0
 800c87a:	dc06      	bgt.n	800c88a <__sflush_r+0xfe>
 800c87c:	89a3      	ldrh	r3, [r4, #12]
 800c87e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c882:	81a3      	strh	r3, [r4, #12]
 800c884:	f04f 30ff 	mov.w	r0, #4294967295
 800c888:	e78e      	b.n	800c7a8 <__sflush_r+0x1c>
 800c88a:	4407      	add	r7, r0
 800c88c:	eba8 0800 	sub.w	r8, r8, r0
 800c890:	e7e9      	b.n	800c866 <__sflush_r+0xda>
 800c892:	bf00      	nop
 800c894:	dfbffffe 	.word	0xdfbffffe

0800c898 <_fflush_r>:
 800c898:	b538      	push	{r3, r4, r5, lr}
 800c89a:	690b      	ldr	r3, [r1, #16]
 800c89c:	4605      	mov	r5, r0
 800c89e:	460c      	mov	r4, r1
 800c8a0:	b913      	cbnz	r3, 800c8a8 <_fflush_r+0x10>
 800c8a2:	2500      	movs	r5, #0
 800c8a4:	4628      	mov	r0, r5
 800c8a6:	bd38      	pop	{r3, r4, r5, pc}
 800c8a8:	b118      	cbz	r0, 800c8b2 <_fflush_r+0x1a>
 800c8aa:	6a03      	ldr	r3, [r0, #32]
 800c8ac:	b90b      	cbnz	r3, 800c8b2 <_fflush_r+0x1a>
 800c8ae:	f7fd ff07 	bl	800a6c0 <__sinit>
 800c8b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d0f3      	beq.n	800c8a2 <_fflush_r+0xa>
 800c8ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c8bc:	07d0      	lsls	r0, r2, #31
 800c8be:	d404      	bmi.n	800c8ca <_fflush_r+0x32>
 800c8c0:	0599      	lsls	r1, r3, #22
 800c8c2:	d402      	bmi.n	800c8ca <_fflush_r+0x32>
 800c8c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c8c6:	f7fe f9cb 	bl	800ac60 <__retarget_lock_acquire_recursive>
 800c8ca:	4628      	mov	r0, r5
 800c8cc:	4621      	mov	r1, r4
 800c8ce:	f7ff ff5d 	bl	800c78c <__sflush_r>
 800c8d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c8d4:	07da      	lsls	r2, r3, #31
 800c8d6:	4605      	mov	r5, r0
 800c8d8:	d4e4      	bmi.n	800c8a4 <_fflush_r+0xc>
 800c8da:	89a3      	ldrh	r3, [r4, #12]
 800c8dc:	059b      	lsls	r3, r3, #22
 800c8de:	d4e1      	bmi.n	800c8a4 <_fflush_r+0xc>
 800c8e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c8e2:	f7fe f9be 	bl	800ac62 <__retarget_lock_release_recursive>
 800c8e6:	e7dd      	b.n	800c8a4 <_fflush_r+0xc>

0800c8e8 <__swhatbuf_r>:
 800c8e8:	b570      	push	{r4, r5, r6, lr}
 800c8ea:	460c      	mov	r4, r1
 800c8ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8f0:	2900      	cmp	r1, #0
 800c8f2:	b096      	sub	sp, #88	; 0x58
 800c8f4:	4615      	mov	r5, r2
 800c8f6:	461e      	mov	r6, r3
 800c8f8:	da0d      	bge.n	800c916 <__swhatbuf_r+0x2e>
 800c8fa:	89a3      	ldrh	r3, [r4, #12]
 800c8fc:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c900:	f04f 0100 	mov.w	r1, #0
 800c904:	bf0c      	ite	eq
 800c906:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c90a:	2340      	movne	r3, #64	; 0x40
 800c90c:	2000      	movs	r0, #0
 800c90e:	6031      	str	r1, [r6, #0]
 800c910:	602b      	str	r3, [r5, #0]
 800c912:	b016      	add	sp, #88	; 0x58
 800c914:	bd70      	pop	{r4, r5, r6, pc}
 800c916:	466a      	mov	r2, sp
 800c918:	f000 f862 	bl	800c9e0 <_fstat_r>
 800c91c:	2800      	cmp	r0, #0
 800c91e:	dbec      	blt.n	800c8fa <__swhatbuf_r+0x12>
 800c920:	9901      	ldr	r1, [sp, #4]
 800c922:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c926:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c92a:	4259      	negs	r1, r3
 800c92c:	4159      	adcs	r1, r3
 800c92e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c932:	e7eb      	b.n	800c90c <__swhatbuf_r+0x24>

0800c934 <__smakebuf_r>:
 800c934:	898b      	ldrh	r3, [r1, #12]
 800c936:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c938:	079d      	lsls	r5, r3, #30
 800c93a:	4606      	mov	r6, r0
 800c93c:	460c      	mov	r4, r1
 800c93e:	d507      	bpl.n	800c950 <__smakebuf_r+0x1c>
 800c940:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c944:	6023      	str	r3, [r4, #0]
 800c946:	6123      	str	r3, [r4, #16]
 800c948:	2301      	movs	r3, #1
 800c94a:	6163      	str	r3, [r4, #20]
 800c94c:	b002      	add	sp, #8
 800c94e:	bd70      	pop	{r4, r5, r6, pc}
 800c950:	ab01      	add	r3, sp, #4
 800c952:	466a      	mov	r2, sp
 800c954:	f7ff ffc8 	bl	800c8e8 <__swhatbuf_r>
 800c958:	9900      	ldr	r1, [sp, #0]
 800c95a:	4605      	mov	r5, r0
 800c95c:	4630      	mov	r0, r6
 800c95e:	f7ff f871 	bl	800ba44 <_malloc_r>
 800c962:	b948      	cbnz	r0, 800c978 <__smakebuf_r+0x44>
 800c964:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c968:	059a      	lsls	r2, r3, #22
 800c96a:	d4ef      	bmi.n	800c94c <__smakebuf_r+0x18>
 800c96c:	f023 0303 	bic.w	r3, r3, #3
 800c970:	f043 0302 	orr.w	r3, r3, #2
 800c974:	81a3      	strh	r3, [r4, #12]
 800c976:	e7e3      	b.n	800c940 <__smakebuf_r+0xc>
 800c978:	89a3      	ldrh	r3, [r4, #12]
 800c97a:	6020      	str	r0, [r4, #0]
 800c97c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c980:	81a3      	strh	r3, [r4, #12]
 800c982:	9b00      	ldr	r3, [sp, #0]
 800c984:	6163      	str	r3, [r4, #20]
 800c986:	9b01      	ldr	r3, [sp, #4]
 800c988:	6120      	str	r0, [r4, #16]
 800c98a:	b15b      	cbz	r3, 800c9a4 <__smakebuf_r+0x70>
 800c98c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c990:	4630      	mov	r0, r6
 800c992:	f000 f837 	bl	800ca04 <_isatty_r>
 800c996:	b128      	cbz	r0, 800c9a4 <__smakebuf_r+0x70>
 800c998:	89a3      	ldrh	r3, [r4, #12]
 800c99a:	f023 0303 	bic.w	r3, r3, #3
 800c99e:	f043 0301 	orr.w	r3, r3, #1
 800c9a2:	81a3      	strh	r3, [r4, #12]
 800c9a4:	89a3      	ldrh	r3, [r4, #12]
 800c9a6:	431d      	orrs	r5, r3
 800c9a8:	81a5      	strh	r5, [r4, #12]
 800c9aa:	e7cf      	b.n	800c94c <__smakebuf_r+0x18>

0800c9ac <memmove>:
 800c9ac:	4288      	cmp	r0, r1
 800c9ae:	b510      	push	{r4, lr}
 800c9b0:	eb01 0402 	add.w	r4, r1, r2
 800c9b4:	d902      	bls.n	800c9bc <memmove+0x10>
 800c9b6:	4284      	cmp	r4, r0
 800c9b8:	4623      	mov	r3, r4
 800c9ba:	d807      	bhi.n	800c9cc <memmove+0x20>
 800c9bc:	1e43      	subs	r3, r0, #1
 800c9be:	42a1      	cmp	r1, r4
 800c9c0:	d008      	beq.n	800c9d4 <memmove+0x28>
 800c9c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c9c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c9ca:	e7f8      	b.n	800c9be <memmove+0x12>
 800c9cc:	4402      	add	r2, r0
 800c9ce:	4601      	mov	r1, r0
 800c9d0:	428a      	cmp	r2, r1
 800c9d2:	d100      	bne.n	800c9d6 <memmove+0x2a>
 800c9d4:	bd10      	pop	{r4, pc}
 800c9d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c9da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c9de:	e7f7      	b.n	800c9d0 <memmove+0x24>

0800c9e0 <_fstat_r>:
 800c9e0:	b538      	push	{r3, r4, r5, lr}
 800c9e2:	4d07      	ldr	r5, [pc, #28]	; (800ca00 <_fstat_r+0x20>)
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	4604      	mov	r4, r0
 800c9e8:	4608      	mov	r0, r1
 800c9ea:	4611      	mov	r1, r2
 800c9ec:	602b      	str	r3, [r5, #0]
 800c9ee:	f7f7 fea9 	bl	8004744 <_fstat>
 800c9f2:	1c43      	adds	r3, r0, #1
 800c9f4:	d102      	bne.n	800c9fc <_fstat_r+0x1c>
 800c9f6:	682b      	ldr	r3, [r5, #0]
 800c9f8:	b103      	cbz	r3, 800c9fc <_fstat_r+0x1c>
 800c9fa:	6023      	str	r3, [r4, #0]
 800c9fc:	bd38      	pop	{r3, r4, r5, pc}
 800c9fe:	bf00      	nop
 800ca00:	20001b18 	.word	0x20001b18

0800ca04 <_isatty_r>:
 800ca04:	b538      	push	{r3, r4, r5, lr}
 800ca06:	4d06      	ldr	r5, [pc, #24]	; (800ca20 <_isatty_r+0x1c>)
 800ca08:	2300      	movs	r3, #0
 800ca0a:	4604      	mov	r4, r0
 800ca0c:	4608      	mov	r0, r1
 800ca0e:	602b      	str	r3, [r5, #0]
 800ca10:	f7f7 fe9e 	bl	8004750 <_isatty>
 800ca14:	1c43      	adds	r3, r0, #1
 800ca16:	d102      	bne.n	800ca1e <_isatty_r+0x1a>
 800ca18:	682b      	ldr	r3, [r5, #0]
 800ca1a:	b103      	cbz	r3, 800ca1e <_isatty_r+0x1a>
 800ca1c:	6023      	str	r3, [r4, #0]
 800ca1e:	bd38      	pop	{r3, r4, r5, pc}
 800ca20:	20001b18 	.word	0x20001b18

0800ca24 <_sbrk_r>:
 800ca24:	b538      	push	{r3, r4, r5, lr}
 800ca26:	4d06      	ldr	r5, [pc, #24]	; (800ca40 <_sbrk_r+0x1c>)
 800ca28:	2300      	movs	r3, #0
 800ca2a:	4604      	mov	r4, r0
 800ca2c:	4608      	mov	r0, r1
 800ca2e:	602b      	str	r3, [r5, #0]
 800ca30:	f001 f992 	bl	800dd58 <_sbrk>
 800ca34:	1c43      	adds	r3, r0, #1
 800ca36:	d102      	bne.n	800ca3e <_sbrk_r+0x1a>
 800ca38:	682b      	ldr	r3, [r5, #0]
 800ca3a:	b103      	cbz	r3, 800ca3e <_sbrk_r+0x1a>
 800ca3c:	6023      	str	r3, [r4, #0]
 800ca3e:	bd38      	pop	{r3, r4, r5, pc}
 800ca40:	20001b18 	.word	0x20001b18

0800ca44 <memcpy>:
 800ca44:	440a      	add	r2, r1
 800ca46:	4291      	cmp	r1, r2
 800ca48:	f100 33ff 	add.w	r3, r0, #4294967295
 800ca4c:	d100      	bne.n	800ca50 <memcpy+0xc>
 800ca4e:	4770      	bx	lr
 800ca50:	b510      	push	{r4, lr}
 800ca52:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ca56:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ca5a:	4291      	cmp	r1, r2
 800ca5c:	d1f9      	bne.n	800ca52 <memcpy+0xe>
 800ca5e:	bd10      	pop	{r4, pc}

0800ca60 <__assert_func>:
 800ca60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ca62:	4614      	mov	r4, r2
 800ca64:	461a      	mov	r2, r3
 800ca66:	4b09      	ldr	r3, [pc, #36]	; (800ca8c <__assert_func+0x2c>)
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	4605      	mov	r5, r0
 800ca6c:	68d8      	ldr	r0, [r3, #12]
 800ca6e:	b14c      	cbz	r4, 800ca84 <__assert_func+0x24>
 800ca70:	4b07      	ldr	r3, [pc, #28]	; (800ca90 <__assert_func+0x30>)
 800ca72:	9100      	str	r1, [sp, #0]
 800ca74:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ca78:	4906      	ldr	r1, [pc, #24]	; (800ca94 <__assert_func+0x34>)
 800ca7a:	462b      	mov	r3, r5
 800ca7c:	f000 f872 	bl	800cb64 <fiprintf>
 800ca80:	f000 f882 	bl	800cb88 <abort>
 800ca84:	4b04      	ldr	r3, [pc, #16]	; (800ca98 <__assert_func+0x38>)
 800ca86:	461c      	mov	r4, r3
 800ca88:	e7f3      	b.n	800ca72 <__assert_func+0x12>
 800ca8a:	bf00      	nop
 800ca8c:	2000006c 	.word	0x2000006c
 800ca90:	0800e0af 	.word	0x0800e0af
 800ca94:	0800e0bc 	.word	0x0800e0bc
 800ca98:	0800e0ea 	.word	0x0800e0ea

0800ca9c <_calloc_r>:
 800ca9c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ca9e:	fba1 2402 	umull	r2, r4, r1, r2
 800caa2:	b94c      	cbnz	r4, 800cab8 <_calloc_r+0x1c>
 800caa4:	4611      	mov	r1, r2
 800caa6:	9201      	str	r2, [sp, #4]
 800caa8:	f7fe ffcc 	bl	800ba44 <_malloc_r>
 800caac:	9a01      	ldr	r2, [sp, #4]
 800caae:	4605      	mov	r5, r0
 800cab0:	b930      	cbnz	r0, 800cac0 <_calloc_r+0x24>
 800cab2:	4628      	mov	r0, r5
 800cab4:	b003      	add	sp, #12
 800cab6:	bd30      	pop	{r4, r5, pc}
 800cab8:	220c      	movs	r2, #12
 800caba:	6002      	str	r2, [r0, #0]
 800cabc:	2500      	movs	r5, #0
 800cabe:	e7f8      	b.n	800cab2 <_calloc_r+0x16>
 800cac0:	4621      	mov	r1, r4
 800cac2:	f7fe f851 	bl	800ab68 <memset>
 800cac6:	e7f4      	b.n	800cab2 <_calloc_r+0x16>

0800cac8 <__ascii_mbtowc>:
 800cac8:	b082      	sub	sp, #8
 800caca:	b901      	cbnz	r1, 800cace <__ascii_mbtowc+0x6>
 800cacc:	a901      	add	r1, sp, #4
 800cace:	b142      	cbz	r2, 800cae2 <__ascii_mbtowc+0x1a>
 800cad0:	b14b      	cbz	r3, 800cae6 <__ascii_mbtowc+0x1e>
 800cad2:	7813      	ldrb	r3, [r2, #0]
 800cad4:	600b      	str	r3, [r1, #0]
 800cad6:	7812      	ldrb	r2, [r2, #0]
 800cad8:	1e10      	subs	r0, r2, #0
 800cada:	bf18      	it	ne
 800cadc:	2001      	movne	r0, #1
 800cade:	b002      	add	sp, #8
 800cae0:	4770      	bx	lr
 800cae2:	4610      	mov	r0, r2
 800cae4:	e7fb      	b.n	800cade <__ascii_mbtowc+0x16>
 800cae6:	f06f 0001 	mvn.w	r0, #1
 800caea:	e7f8      	b.n	800cade <__ascii_mbtowc+0x16>

0800caec <_realloc_r>:
 800caec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800caf0:	4680      	mov	r8, r0
 800caf2:	4614      	mov	r4, r2
 800caf4:	460e      	mov	r6, r1
 800caf6:	b921      	cbnz	r1, 800cb02 <_realloc_r+0x16>
 800caf8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cafc:	4611      	mov	r1, r2
 800cafe:	f7fe bfa1 	b.w	800ba44 <_malloc_r>
 800cb02:	b92a      	cbnz	r2, 800cb10 <_realloc_r+0x24>
 800cb04:	f7fe ff2a 	bl	800b95c <_free_r>
 800cb08:	4625      	mov	r5, r4
 800cb0a:	4628      	mov	r0, r5
 800cb0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb10:	f000 f841 	bl	800cb96 <_malloc_usable_size_r>
 800cb14:	4284      	cmp	r4, r0
 800cb16:	4607      	mov	r7, r0
 800cb18:	d802      	bhi.n	800cb20 <_realloc_r+0x34>
 800cb1a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cb1e:	d812      	bhi.n	800cb46 <_realloc_r+0x5a>
 800cb20:	4621      	mov	r1, r4
 800cb22:	4640      	mov	r0, r8
 800cb24:	f7fe ff8e 	bl	800ba44 <_malloc_r>
 800cb28:	4605      	mov	r5, r0
 800cb2a:	2800      	cmp	r0, #0
 800cb2c:	d0ed      	beq.n	800cb0a <_realloc_r+0x1e>
 800cb2e:	42bc      	cmp	r4, r7
 800cb30:	4622      	mov	r2, r4
 800cb32:	4631      	mov	r1, r6
 800cb34:	bf28      	it	cs
 800cb36:	463a      	movcs	r2, r7
 800cb38:	f7ff ff84 	bl	800ca44 <memcpy>
 800cb3c:	4631      	mov	r1, r6
 800cb3e:	4640      	mov	r0, r8
 800cb40:	f7fe ff0c 	bl	800b95c <_free_r>
 800cb44:	e7e1      	b.n	800cb0a <_realloc_r+0x1e>
 800cb46:	4635      	mov	r5, r6
 800cb48:	e7df      	b.n	800cb0a <_realloc_r+0x1e>

0800cb4a <__ascii_wctomb>:
 800cb4a:	b149      	cbz	r1, 800cb60 <__ascii_wctomb+0x16>
 800cb4c:	2aff      	cmp	r2, #255	; 0xff
 800cb4e:	bf85      	ittet	hi
 800cb50:	238a      	movhi	r3, #138	; 0x8a
 800cb52:	6003      	strhi	r3, [r0, #0]
 800cb54:	700a      	strbls	r2, [r1, #0]
 800cb56:	f04f 30ff 	movhi.w	r0, #4294967295
 800cb5a:	bf98      	it	ls
 800cb5c:	2001      	movls	r0, #1
 800cb5e:	4770      	bx	lr
 800cb60:	4608      	mov	r0, r1
 800cb62:	4770      	bx	lr

0800cb64 <fiprintf>:
 800cb64:	b40e      	push	{r1, r2, r3}
 800cb66:	b503      	push	{r0, r1, lr}
 800cb68:	4601      	mov	r1, r0
 800cb6a:	ab03      	add	r3, sp, #12
 800cb6c:	4805      	ldr	r0, [pc, #20]	; (800cb84 <fiprintf+0x20>)
 800cb6e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb72:	6800      	ldr	r0, [r0, #0]
 800cb74:	9301      	str	r3, [sp, #4]
 800cb76:	f7ff fcef 	bl	800c558 <_vfiprintf_r>
 800cb7a:	b002      	add	sp, #8
 800cb7c:	f85d eb04 	ldr.w	lr, [sp], #4
 800cb80:	b003      	add	sp, #12
 800cb82:	4770      	bx	lr
 800cb84:	2000006c 	.word	0x2000006c

0800cb88 <abort>:
 800cb88:	b508      	push	{r3, lr}
 800cb8a:	2006      	movs	r0, #6
 800cb8c:	f000 f834 	bl	800cbf8 <raise>
 800cb90:	2001      	movs	r0, #1
 800cb92:	f7f7 fdb1 	bl	80046f8 <_exit>

0800cb96 <_malloc_usable_size_r>:
 800cb96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb9a:	1f18      	subs	r0, r3, #4
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	bfbc      	itt	lt
 800cba0:	580b      	ldrlt	r3, [r1, r0]
 800cba2:	18c0      	addlt	r0, r0, r3
 800cba4:	4770      	bx	lr

0800cba6 <_raise_r>:
 800cba6:	291f      	cmp	r1, #31
 800cba8:	b538      	push	{r3, r4, r5, lr}
 800cbaa:	4604      	mov	r4, r0
 800cbac:	460d      	mov	r5, r1
 800cbae:	d904      	bls.n	800cbba <_raise_r+0x14>
 800cbb0:	2316      	movs	r3, #22
 800cbb2:	6003      	str	r3, [r0, #0]
 800cbb4:	f04f 30ff 	mov.w	r0, #4294967295
 800cbb8:	bd38      	pop	{r3, r4, r5, pc}
 800cbba:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800cbbc:	b112      	cbz	r2, 800cbc4 <_raise_r+0x1e>
 800cbbe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cbc2:	b94b      	cbnz	r3, 800cbd8 <_raise_r+0x32>
 800cbc4:	4620      	mov	r0, r4
 800cbc6:	f000 f831 	bl	800cc2c <_getpid_r>
 800cbca:	462a      	mov	r2, r5
 800cbcc:	4601      	mov	r1, r0
 800cbce:	4620      	mov	r0, r4
 800cbd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cbd4:	f000 b818 	b.w	800cc08 <_kill_r>
 800cbd8:	2b01      	cmp	r3, #1
 800cbda:	d00a      	beq.n	800cbf2 <_raise_r+0x4c>
 800cbdc:	1c59      	adds	r1, r3, #1
 800cbde:	d103      	bne.n	800cbe8 <_raise_r+0x42>
 800cbe0:	2316      	movs	r3, #22
 800cbe2:	6003      	str	r3, [r0, #0]
 800cbe4:	2001      	movs	r0, #1
 800cbe6:	e7e7      	b.n	800cbb8 <_raise_r+0x12>
 800cbe8:	2400      	movs	r4, #0
 800cbea:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cbee:	4628      	mov	r0, r5
 800cbf0:	4798      	blx	r3
 800cbf2:	2000      	movs	r0, #0
 800cbf4:	e7e0      	b.n	800cbb8 <_raise_r+0x12>
	...

0800cbf8 <raise>:
 800cbf8:	4b02      	ldr	r3, [pc, #8]	; (800cc04 <raise+0xc>)
 800cbfa:	4601      	mov	r1, r0
 800cbfc:	6818      	ldr	r0, [r3, #0]
 800cbfe:	f7ff bfd2 	b.w	800cba6 <_raise_r>
 800cc02:	bf00      	nop
 800cc04:	2000006c 	.word	0x2000006c

0800cc08 <_kill_r>:
 800cc08:	b538      	push	{r3, r4, r5, lr}
 800cc0a:	4d07      	ldr	r5, [pc, #28]	; (800cc28 <_kill_r+0x20>)
 800cc0c:	2300      	movs	r3, #0
 800cc0e:	4604      	mov	r4, r0
 800cc10:	4608      	mov	r0, r1
 800cc12:	4611      	mov	r1, r2
 800cc14:	602b      	str	r3, [r5, #0]
 800cc16:	f7f7 fd67 	bl	80046e8 <_kill>
 800cc1a:	1c43      	adds	r3, r0, #1
 800cc1c:	d102      	bne.n	800cc24 <_kill_r+0x1c>
 800cc1e:	682b      	ldr	r3, [r5, #0]
 800cc20:	b103      	cbz	r3, 800cc24 <_kill_r+0x1c>
 800cc22:	6023      	str	r3, [r4, #0]
 800cc24:	bd38      	pop	{r3, r4, r5, pc}
 800cc26:	bf00      	nop
 800cc28:	20001b18 	.word	0x20001b18

0800cc2c <_getpid_r>:
 800cc2c:	f7f7 bd5a 	b.w	80046e4 <_getpid>

0800cc30 <cos>:
 800cc30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cc32:	ec53 2b10 	vmov	r2, r3, d0
 800cc36:	4826      	ldr	r0, [pc, #152]	; (800ccd0 <cos+0xa0>)
 800cc38:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800cc3c:	4281      	cmp	r1, r0
 800cc3e:	dc06      	bgt.n	800cc4e <cos+0x1e>
 800cc40:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800ccc8 <cos+0x98>
 800cc44:	b005      	add	sp, #20
 800cc46:	f85d eb04 	ldr.w	lr, [sp], #4
 800cc4a:	f000 b89d 	b.w	800cd88 <__kernel_cos>
 800cc4e:	4821      	ldr	r0, [pc, #132]	; (800ccd4 <cos+0xa4>)
 800cc50:	4281      	cmp	r1, r0
 800cc52:	dd09      	ble.n	800cc68 <cos+0x38>
 800cc54:	ee10 0a10 	vmov	r0, s0
 800cc58:	4619      	mov	r1, r3
 800cc5a:	f7f3 fb3d 	bl	80002d8 <__aeabi_dsub>
 800cc5e:	ec41 0b10 	vmov	d0, r0, r1
 800cc62:	b005      	add	sp, #20
 800cc64:	f85d fb04 	ldr.w	pc, [sp], #4
 800cc68:	4668      	mov	r0, sp
 800cc6a:	f000 fa15 	bl	800d098 <__ieee754_rem_pio2>
 800cc6e:	f000 0003 	and.w	r0, r0, #3
 800cc72:	2801      	cmp	r0, #1
 800cc74:	d00b      	beq.n	800cc8e <cos+0x5e>
 800cc76:	2802      	cmp	r0, #2
 800cc78:	d016      	beq.n	800cca8 <cos+0x78>
 800cc7a:	b9e0      	cbnz	r0, 800ccb6 <cos+0x86>
 800cc7c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cc80:	ed9d 0b00 	vldr	d0, [sp]
 800cc84:	f000 f880 	bl	800cd88 <__kernel_cos>
 800cc88:	ec51 0b10 	vmov	r0, r1, d0
 800cc8c:	e7e7      	b.n	800cc5e <cos+0x2e>
 800cc8e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cc92:	ed9d 0b00 	vldr	d0, [sp]
 800cc96:	f000 f93f 	bl	800cf18 <__kernel_sin>
 800cc9a:	ec53 2b10 	vmov	r2, r3, d0
 800cc9e:	ee10 0a10 	vmov	r0, s0
 800cca2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800cca6:	e7da      	b.n	800cc5e <cos+0x2e>
 800cca8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ccac:	ed9d 0b00 	vldr	d0, [sp]
 800ccb0:	f000 f86a 	bl	800cd88 <__kernel_cos>
 800ccb4:	e7f1      	b.n	800cc9a <cos+0x6a>
 800ccb6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ccba:	ed9d 0b00 	vldr	d0, [sp]
 800ccbe:	2001      	movs	r0, #1
 800ccc0:	f000 f92a 	bl	800cf18 <__kernel_sin>
 800ccc4:	e7e0      	b.n	800cc88 <cos+0x58>
 800ccc6:	bf00      	nop
	...
 800ccd0:	3fe921fb 	.word	0x3fe921fb
 800ccd4:	7fefffff 	.word	0x7fefffff

0800ccd8 <sin>:
 800ccd8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ccda:	ec53 2b10 	vmov	r2, r3, d0
 800ccde:	4828      	ldr	r0, [pc, #160]	; (800cd80 <sin+0xa8>)
 800cce0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800cce4:	4281      	cmp	r1, r0
 800cce6:	dc07      	bgt.n	800ccf8 <sin+0x20>
 800cce8:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800cd78 <sin+0xa0>
 800ccec:	2000      	movs	r0, #0
 800ccee:	b005      	add	sp, #20
 800ccf0:	f85d eb04 	ldr.w	lr, [sp], #4
 800ccf4:	f000 b910 	b.w	800cf18 <__kernel_sin>
 800ccf8:	4822      	ldr	r0, [pc, #136]	; (800cd84 <sin+0xac>)
 800ccfa:	4281      	cmp	r1, r0
 800ccfc:	dd09      	ble.n	800cd12 <sin+0x3a>
 800ccfe:	ee10 0a10 	vmov	r0, s0
 800cd02:	4619      	mov	r1, r3
 800cd04:	f7f3 fae8 	bl	80002d8 <__aeabi_dsub>
 800cd08:	ec41 0b10 	vmov	d0, r0, r1
 800cd0c:	b005      	add	sp, #20
 800cd0e:	f85d fb04 	ldr.w	pc, [sp], #4
 800cd12:	4668      	mov	r0, sp
 800cd14:	f000 f9c0 	bl	800d098 <__ieee754_rem_pio2>
 800cd18:	f000 0003 	and.w	r0, r0, #3
 800cd1c:	2801      	cmp	r0, #1
 800cd1e:	d00c      	beq.n	800cd3a <sin+0x62>
 800cd20:	2802      	cmp	r0, #2
 800cd22:	d011      	beq.n	800cd48 <sin+0x70>
 800cd24:	b9f0      	cbnz	r0, 800cd64 <sin+0x8c>
 800cd26:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cd2a:	ed9d 0b00 	vldr	d0, [sp]
 800cd2e:	2001      	movs	r0, #1
 800cd30:	f000 f8f2 	bl	800cf18 <__kernel_sin>
 800cd34:	ec51 0b10 	vmov	r0, r1, d0
 800cd38:	e7e6      	b.n	800cd08 <sin+0x30>
 800cd3a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cd3e:	ed9d 0b00 	vldr	d0, [sp]
 800cd42:	f000 f821 	bl	800cd88 <__kernel_cos>
 800cd46:	e7f5      	b.n	800cd34 <sin+0x5c>
 800cd48:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cd4c:	ed9d 0b00 	vldr	d0, [sp]
 800cd50:	2001      	movs	r0, #1
 800cd52:	f000 f8e1 	bl	800cf18 <__kernel_sin>
 800cd56:	ec53 2b10 	vmov	r2, r3, d0
 800cd5a:	ee10 0a10 	vmov	r0, s0
 800cd5e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800cd62:	e7d1      	b.n	800cd08 <sin+0x30>
 800cd64:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cd68:	ed9d 0b00 	vldr	d0, [sp]
 800cd6c:	f000 f80c 	bl	800cd88 <__kernel_cos>
 800cd70:	e7f1      	b.n	800cd56 <sin+0x7e>
 800cd72:	bf00      	nop
 800cd74:	f3af 8000 	nop.w
	...
 800cd80:	3fe921fb 	.word	0x3fe921fb
 800cd84:	7fefffff 	.word	0x7fefffff

0800cd88 <__kernel_cos>:
 800cd88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd8c:	ec57 6b10 	vmov	r6, r7, d0
 800cd90:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800cd94:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800cd98:	ed8d 1b00 	vstr	d1, [sp]
 800cd9c:	da07      	bge.n	800cdae <__kernel_cos+0x26>
 800cd9e:	ee10 0a10 	vmov	r0, s0
 800cda2:	4639      	mov	r1, r7
 800cda4:	f7f3 ff00 	bl	8000ba8 <__aeabi_d2iz>
 800cda8:	2800      	cmp	r0, #0
 800cdaa:	f000 8088 	beq.w	800cebe <__kernel_cos+0x136>
 800cdae:	4632      	mov	r2, r6
 800cdb0:	463b      	mov	r3, r7
 800cdb2:	4630      	mov	r0, r6
 800cdb4:	4639      	mov	r1, r7
 800cdb6:	f7f3 fc47 	bl	8000648 <__aeabi_dmul>
 800cdba:	4b51      	ldr	r3, [pc, #324]	; (800cf00 <__kernel_cos+0x178>)
 800cdbc:	2200      	movs	r2, #0
 800cdbe:	4604      	mov	r4, r0
 800cdc0:	460d      	mov	r5, r1
 800cdc2:	f7f3 fc41 	bl	8000648 <__aeabi_dmul>
 800cdc6:	a340      	add	r3, pc, #256	; (adr r3, 800cec8 <__kernel_cos+0x140>)
 800cdc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdcc:	4682      	mov	sl, r0
 800cdce:	468b      	mov	fp, r1
 800cdd0:	4620      	mov	r0, r4
 800cdd2:	4629      	mov	r1, r5
 800cdd4:	f7f3 fc38 	bl	8000648 <__aeabi_dmul>
 800cdd8:	a33d      	add	r3, pc, #244	; (adr r3, 800ced0 <__kernel_cos+0x148>)
 800cdda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdde:	f7f3 fa7d 	bl	80002dc <__adddf3>
 800cde2:	4622      	mov	r2, r4
 800cde4:	462b      	mov	r3, r5
 800cde6:	f7f3 fc2f 	bl	8000648 <__aeabi_dmul>
 800cdea:	a33b      	add	r3, pc, #236	; (adr r3, 800ced8 <__kernel_cos+0x150>)
 800cdec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdf0:	f7f3 fa72 	bl	80002d8 <__aeabi_dsub>
 800cdf4:	4622      	mov	r2, r4
 800cdf6:	462b      	mov	r3, r5
 800cdf8:	f7f3 fc26 	bl	8000648 <__aeabi_dmul>
 800cdfc:	a338      	add	r3, pc, #224	; (adr r3, 800cee0 <__kernel_cos+0x158>)
 800cdfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce02:	f7f3 fa6b 	bl	80002dc <__adddf3>
 800ce06:	4622      	mov	r2, r4
 800ce08:	462b      	mov	r3, r5
 800ce0a:	f7f3 fc1d 	bl	8000648 <__aeabi_dmul>
 800ce0e:	a336      	add	r3, pc, #216	; (adr r3, 800cee8 <__kernel_cos+0x160>)
 800ce10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce14:	f7f3 fa60 	bl	80002d8 <__aeabi_dsub>
 800ce18:	4622      	mov	r2, r4
 800ce1a:	462b      	mov	r3, r5
 800ce1c:	f7f3 fc14 	bl	8000648 <__aeabi_dmul>
 800ce20:	a333      	add	r3, pc, #204	; (adr r3, 800cef0 <__kernel_cos+0x168>)
 800ce22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce26:	f7f3 fa59 	bl	80002dc <__adddf3>
 800ce2a:	4622      	mov	r2, r4
 800ce2c:	462b      	mov	r3, r5
 800ce2e:	f7f3 fc0b 	bl	8000648 <__aeabi_dmul>
 800ce32:	4622      	mov	r2, r4
 800ce34:	462b      	mov	r3, r5
 800ce36:	f7f3 fc07 	bl	8000648 <__aeabi_dmul>
 800ce3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce3e:	4604      	mov	r4, r0
 800ce40:	460d      	mov	r5, r1
 800ce42:	4630      	mov	r0, r6
 800ce44:	4639      	mov	r1, r7
 800ce46:	f7f3 fbff 	bl	8000648 <__aeabi_dmul>
 800ce4a:	460b      	mov	r3, r1
 800ce4c:	4602      	mov	r2, r0
 800ce4e:	4629      	mov	r1, r5
 800ce50:	4620      	mov	r0, r4
 800ce52:	f7f3 fa41 	bl	80002d8 <__aeabi_dsub>
 800ce56:	4b2b      	ldr	r3, [pc, #172]	; (800cf04 <__kernel_cos+0x17c>)
 800ce58:	4598      	cmp	r8, r3
 800ce5a:	4606      	mov	r6, r0
 800ce5c:	460f      	mov	r7, r1
 800ce5e:	dc10      	bgt.n	800ce82 <__kernel_cos+0xfa>
 800ce60:	4602      	mov	r2, r0
 800ce62:	460b      	mov	r3, r1
 800ce64:	4650      	mov	r0, sl
 800ce66:	4659      	mov	r1, fp
 800ce68:	f7f3 fa36 	bl	80002d8 <__aeabi_dsub>
 800ce6c:	460b      	mov	r3, r1
 800ce6e:	4926      	ldr	r1, [pc, #152]	; (800cf08 <__kernel_cos+0x180>)
 800ce70:	4602      	mov	r2, r0
 800ce72:	2000      	movs	r0, #0
 800ce74:	f7f3 fa30 	bl	80002d8 <__aeabi_dsub>
 800ce78:	ec41 0b10 	vmov	d0, r0, r1
 800ce7c:	b003      	add	sp, #12
 800ce7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce82:	4b22      	ldr	r3, [pc, #136]	; (800cf0c <__kernel_cos+0x184>)
 800ce84:	4920      	ldr	r1, [pc, #128]	; (800cf08 <__kernel_cos+0x180>)
 800ce86:	4598      	cmp	r8, r3
 800ce88:	bfcc      	ite	gt
 800ce8a:	4d21      	ldrgt	r5, [pc, #132]	; (800cf10 <__kernel_cos+0x188>)
 800ce8c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800ce90:	2400      	movs	r4, #0
 800ce92:	4622      	mov	r2, r4
 800ce94:	462b      	mov	r3, r5
 800ce96:	2000      	movs	r0, #0
 800ce98:	f7f3 fa1e 	bl	80002d8 <__aeabi_dsub>
 800ce9c:	4622      	mov	r2, r4
 800ce9e:	4680      	mov	r8, r0
 800cea0:	4689      	mov	r9, r1
 800cea2:	462b      	mov	r3, r5
 800cea4:	4650      	mov	r0, sl
 800cea6:	4659      	mov	r1, fp
 800cea8:	f7f3 fa16 	bl	80002d8 <__aeabi_dsub>
 800ceac:	4632      	mov	r2, r6
 800ceae:	463b      	mov	r3, r7
 800ceb0:	f7f3 fa12 	bl	80002d8 <__aeabi_dsub>
 800ceb4:	4602      	mov	r2, r0
 800ceb6:	460b      	mov	r3, r1
 800ceb8:	4640      	mov	r0, r8
 800ceba:	4649      	mov	r1, r9
 800cebc:	e7da      	b.n	800ce74 <__kernel_cos+0xec>
 800cebe:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800cef8 <__kernel_cos+0x170>
 800cec2:	e7db      	b.n	800ce7c <__kernel_cos+0xf4>
 800cec4:	f3af 8000 	nop.w
 800cec8:	be8838d4 	.word	0xbe8838d4
 800cecc:	bda8fae9 	.word	0xbda8fae9
 800ced0:	bdb4b1c4 	.word	0xbdb4b1c4
 800ced4:	3e21ee9e 	.word	0x3e21ee9e
 800ced8:	809c52ad 	.word	0x809c52ad
 800cedc:	3e927e4f 	.word	0x3e927e4f
 800cee0:	19cb1590 	.word	0x19cb1590
 800cee4:	3efa01a0 	.word	0x3efa01a0
 800cee8:	16c15177 	.word	0x16c15177
 800ceec:	3f56c16c 	.word	0x3f56c16c
 800cef0:	5555554c 	.word	0x5555554c
 800cef4:	3fa55555 	.word	0x3fa55555
 800cef8:	00000000 	.word	0x00000000
 800cefc:	3ff00000 	.word	0x3ff00000
 800cf00:	3fe00000 	.word	0x3fe00000
 800cf04:	3fd33332 	.word	0x3fd33332
 800cf08:	3ff00000 	.word	0x3ff00000
 800cf0c:	3fe90000 	.word	0x3fe90000
 800cf10:	3fd20000 	.word	0x3fd20000
 800cf14:	00000000 	.word	0x00000000

0800cf18 <__kernel_sin>:
 800cf18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf1c:	ed2d 8b04 	vpush	{d8-d9}
 800cf20:	eeb0 8a41 	vmov.f32	s16, s2
 800cf24:	eef0 8a61 	vmov.f32	s17, s3
 800cf28:	ec55 4b10 	vmov	r4, r5, d0
 800cf2c:	b083      	sub	sp, #12
 800cf2e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800cf32:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800cf36:	9001      	str	r0, [sp, #4]
 800cf38:	da06      	bge.n	800cf48 <__kernel_sin+0x30>
 800cf3a:	ee10 0a10 	vmov	r0, s0
 800cf3e:	4629      	mov	r1, r5
 800cf40:	f7f3 fe32 	bl	8000ba8 <__aeabi_d2iz>
 800cf44:	2800      	cmp	r0, #0
 800cf46:	d051      	beq.n	800cfec <__kernel_sin+0xd4>
 800cf48:	4622      	mov	r2, r4
 800cf4a:	462b      	mov	r3, r5
 800cf4c:	4620      	mov	r0, r4
 800cf4e:	4629      	mov	r1, r5
 800cf50:	f7f3 fb7a 	bl	8000648 <__aeabi_dmul>
 800cf54:	4682      	mov	sl, r0
 800cf56:	468b      	mov	fp, r1
 800cf58:	4602      	mov	r2, r0
 800cf5a:	460b      	mov	r3, r1
 800cf5c:	4620      	mov	r0, r4
 800cf5e:	4629      	mov	r1, r5
 800cf60:	f7f3 fb72 	bl	8000648 <__aeabi_dmul>
 800cf64:	a341      	add	r3, pc, #260	; (adr r3, 800d06c <__kernel_sin+0x154>)
 800cf66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf6a:	4680      	mov	r8, r0
 800cf6c:	4689      	mov	r9, r1
 800cf6e:	4650      	mov	r0, sl
 800cf70:	4659      	mov	r1, fp
 800cf72:	f7f3 fb69 	bl	8000648 <__aeabi_dmul>
 800cf76:	a33f      	add	r3, pc, #252	; (adr r3, 800d074 <__kernel_sin+0x15c>)
 800cf78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf7c:	f7f3 f9ac 	bl	80002d8 <__aeabi_dsub>
 800cf80:	4652      	mov	r2, sl
 800cf82:	465b      	mov	r3, fp
 800cf84:	f7f3 fb60 	bl	8000648 <__aeabi_dmul>
 800cf88:	a33c      	add	r3, pc, #240	; (adr r3, 800d07c <__kernel_sin+0x164>)
 800cf8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf8e:	f7f3 f9a5 	bl	80002dc <__adddf3>
 800cf92:	4652      	mov	r2, sl
 800cf94:	465b      	mov	r3, fp
 800cf96:	f7f3 fb57 	bl	8000648 <__aeabi_dmul>
 800cf9a:	a33a      	add	r3, pc, #232	; (adr r3, 800d084 <__kernel_sin+0x16c>)
 800cf9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfa0:	f7f3 f99a 	bl	80002d8 <__aeabi_dsub>
 800cfa4:	4652      	mov	r2, sl
 800cfa6:	465b      	mov	r3, fp
 800cfa8:	f7f3 fb4e 	bl	8000648 <__aeabi_dmul>
 800cfac:	a337      	add	r3, pc, #220	; (adr r3, 800d08c <__kernel_sin+0x174>)
 800cfae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfb2:	f7f3 f993 	bl	80002dc <__adddf3>
 800cfb6:	9b01      	ldr	r3, [sp, #4]
 800cfb8:	4606      	mov	r6, r0
 800cfba:	460f      	mov	r7, r1
 800cfbc:	b9eb      	cbnz	r3, 800cffa <__kernel_sin+0xe2>
 800cfbe:	4602      	mov	r2, r0
 800cfc0:	460b      	mov	r3, r1
 800cfc2:	4650      	mov	r0, sl
 800cfc4:	4659      	mov	r1, fp
 800cfc6:	f7f3 fb3f 	bl	8000648 <__aeabi_dmul>
 800cfca:	a325      	add	r3, pc, #148	; (adr r3, 800d060 <__kernel_sin+0x148>)
 800cfcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfd0:	f7f3 f982 	bl	80002d8 <__aeabi_dsub>
 800cfd4:	4642      	mov	r2, r8
 800cfd6:	464b      	mov	r3, r9
 800cfd8:	f7f3 fb36 	bl	8000648 <__aeabi_dmul>
 800cfdc:	4602      	mov	r2, r0
 800cfde:	460b      	mov	r3, r1
 800cfe0:	4620      	mov	r0, r4
 800cfe2:	4629      	mov	r1, r5
 800cfe4:	f7f3 f97a 	bl	80002dc <__adddf3>
 800cfe8:	4604      	mov	r4, r0
 800cfea:	460d      	mov	r5, r1
 800cfec:	ec45 4b10 	vmov	d0, r4, r5
 800cff0:	b003      	add	sp, #12
 800cff2:	ecbd 8b04 	vpop	{d8-d9}
 800cff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cffa:	4b1b      	ldr	r3, [pc, #108]	; (800d068 <__kernel_sin+0x150>)
 800cffc:	ec51 0b18 	vmov	r0, r1, d8
 800d000:	2200      	movs	r2, #0
 800d002:	f7f3 fb21 	bl	8000648 <__aeabi_dmul>
 800d006:	4632      	mov	r2, r6
 800d008:	ec41 0b19 	vmov	d9, r0, r1
 800d00c:	463b      	mov	r3, r7
 800d00e:	4640      	mov	r0, r8
 800d010:	4649      	mov	r1, r9
 800d012:	f7f3 fb19 	bl	8000648 <__aeabi_dmul>
 800d016:	4602      	mov	r2, r0
 800d018:	460b      	mov	r3, r1
 800d01a:	ec51 0b19 	vmov	r0, r1, d9
 800d01e:	f7f3 f95b 	bl	80002d8 <__aeabi_dsub>
 800d022:	4652      	mov	r2, sl
 800d024:	465b      	mov	r3, fp
 800d026:	f7f3 fb0f 	bl	8000648 <__aeabi_dmul>
 800d02a:	ec53 2b18 	vmov	r2, r3, d8
 800d02e:	f7f3 f953 	bl	80002d8 <__aeabi_dsub>
 800d032:	a30b      	add	r3, pc, #44	; (adr r3, 800d060 <__kernel_sin+0x148>)
 800d034:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d038:	4606      	mov	r6, r0
 800d03a:	460f      	mov	r7, r1
 800d03c:	4640      	mov	r0, r8
 800d03e:	4649      	mov	r1, r9
 800d040:	f7f3 fb02 	bl	8000648 <__aeabi_dmul>
 800d044:	4602      	mov	r2, r0
 800d046:	460b      	mov	r3, r1
 800d048:	4630      	mov	r0, r6
 800d04a:	4639      	mov	r1, r7
 800d04c:	f7f3 f946 	bl	80002dc <__adddf3>
 800d050:	4602      	mov	r2, r0
 800d052:	460b      	mov	r3, r1
 800d054:	4620      	mov	r0, r4
 800d056:	4629      	mov	r1, r5
 800d058:	f7f3 f93e 	bl	80002d8 <__aeabi_dsub>
 800d05c:	e7c4      	b.n	800cfe8 <__kernel_sin+0xd0>
 800d05e:	bf00      	nop
 800d060:	55555549 	.word	0x55555549
 800d064:	3fc55555 	.word	0x3fc55555
 800d068:	3fe00000 	.word	0x3fe00000
 800d06c:	5acfd57c 	.word	0x5acfd57c
 800d070:	3de5d93a 	.word	0x3de5d93a
 800d074:	8a2b9ceb 	.word	0x8a2b9ceb
 800d078:	3e5ae5e6 	.word	0x3e5ae5e6
 800d07c:	57b1fe7d 	.word	0x57b1fe7d
 800d080:	3ec71de3 	.word	0x3ec71de3
 800d084:	19c161d5 	.word	0x19c161d5
 800d088:	3f2a01a0 	.word	0x3f2a01a0
 800d08c:	1110f8a6 	.word	0x1110f8a6
 800d090:	3f811111 	.word	0x3f811111
 800d094:	00000000 	.word	0x00000000

0800d098 <__ieee754_rem_pio2>:
 800d098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d09c:	ed2d 8b02 	vpush	{d8}
 800d0a0:	ec55 4b10 	vmov	r4, r5, d0
 800d0a4:	4bca      	ldr	r3, [pc, #808]	; (800d3d0 <__ieee754_rem_pio2+0x338>)
 800d0a6:	b08b      	sub	sp, #44	; 0x2c
 800d0a8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800d0ac:	4598      	cmp	r8, r3
 800d0ae:	4682      	mov	sl, r0
 800d0b0:	9502      	str	r5, [sp, #8]
 800d0b2:	dc08      	bgt.n	800d0c6 <__ieee754_rem_pio2+0x2e>
 800d0b4:	2200      	movs	r2, #0
 800d0b6:	2300      	movs	r3, #0
 800d0b8:	ed80 0b00 	vstr	d0, [r0]
 800d0bc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d0c0:	f04f 0b00 	mov.w	fp, #0
 800d0c4:	e028      	b.n	800d118 <__ieee754_rem_pio2+0x80>
 800d0c6:	4bc3      	ldr	r3, [pc, #780]	; (800d3d4 <__ieee754_rem_pio2+0x33c>)
 800d0c8:	4598      	cmp	r8, r3
 800d0ca:	dc78      	bgt.n	800d1be <__ieee754_rem_pio2+0x126>
 800d0cc:	9b02      	ldr	r3, [sp, #8]
 800d0ce:	4ec2      	ldr	r6, [pc, #776]	; (800d3d8 <__ieee754_rem_pio2+0x340>)
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	ee10 0a10 	vmov	r0, s0
 800d0d6:	a3b0      	add	r3, pc, #704	; (adr r3, 800d398 <__ieee754_rem_pio2+0x300>)
 800d0d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0dc:	4629      	mov	r1, r5
 800d0de:	dd39      	ble.n	800d154 <__ieee754_rem_pio2+0xbc>
 800d0e0:	f7f3 f8fa 	bl	80002d8 <__aeabi_dsub>
 800d0e4:	45b0      	cmp	r8, r6
 800d0e6:	4604      	mov	r4, r0
 800d0e8:	460d      	mov	r5, r1
 800d0ea:	d01b      	beq.n	800d124 <__ieee754_rem_pio2+0x8c>
 800d0ec:	a3ac      	add	r3, pc, #688	; (adr r3, 800d3a0 <__ieee754_rem_pio2+0x308>)
 800d0ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0f2:	f7f3 f8f1 	bl	80002d8 <__aeabi_dsub>
 800d0f6:	4602      	mov	r2, r0
 800d0f8:	460b      	mov	r3, r1
 800d0fa:	e9ca 2300 	strd	r2, r3, [sl]
 800d0fe:	4620      	mov	r0, r4
 800d100:	4629      	mov	r1, r5
 800d102:	f7f3 f8e9 	bl	80002d8 <__aeabi_dsub>
 800d106:	a3a6      	add	r3, pc, #664	; (adr r3, 800d3a0 <__ieee754_rem_pio2+0x308>)
 800d108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d10c:	f7f3 f8e4 	bl	80002d8 <__aeabi_dsub>
 800d110:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d114:	f04f 0b01 	mov.w	fp, #1
 800d118:	4658      	mov	r0, fp
 800d11a:	b00b      	add	sp, #44	; 0x2c
 800d11c:	ecbd 8b02 	vpop	{d8}
 800d120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d124:	a3a0      	add	r3, pc, #640	; (adr r3, 800d3a8 <__ieee754_rem_pio2+0x310>)
 800d126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d12a:	f7f3 f8d5 	bl	80002d8 <__aeabi_dsub>
 800d12e:	a3a0      	add	r3, pc, #640	; (adr r3, 800d3b0 <__ieee754_rem_pio2+0x318>)
 800d130:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d134:	4604      	mov	r4, r0
 800d136:	460d      	mov	r5, r1
 800d138:	f7f3 f8ce 	bl	80002d8 <__aeabi_dsub>
 800d13c:	4602      	mov	r2, r0
 800d13e:	460b      	mov	r3, r1
 800d140:	e9ca 2300 	strd	r2, r3, [sl]
 800d144:	4620      	mov	r0, r4
 800d146:	4629      	mov	r1, r5
 800d148:	f7f3 f8c6 	bl	80002d8 <__aeabi_dsub>
 800d14c:	a398      	add	r3, pc, #608	; (adr r3, 800d3b0 <__ieee754_rem_pio2+0x318>)
 800d14e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d152:	e7db      	b.n	800d10c <__ieee754_rem_pio2+0x74>
 800d154:	f7f3 f8c2 	bl	80002dc <__adddf3>
 800d158:	45b0      	cmp	r8, r6
 800d15a:	4604      	mov	r4, r0
 800d15c:	460d      	mov	r5, r1
 800d15e:	d016      	beq.n	800d18e <__ieee754_rem_pio2+0xf6>
 800d160:	a38f      	add	r3, pc, #572	; (adr r3, 800d3a0 <__ieee754_rem_pio2+0x308>)
 800d162:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d166:	f7f3 f8b9 	bl	80002dc <__adddf3>
 800d16a:	4602      	mov	r2, r0
 800d16c:	460b      	mov	r3, r1
 800d16e:	e9ca 2300 	strd	r2, r3, [sl]
 800d172:	4620      	mov	r0, r4
 800d174:	4629      	mov	r1, r5
 800d176:	f7f3 f8af 	bl	80002d8 <__aeabi_dsub>
 800d17a:	a389      	add	r3, pc, #548	; (adr r3, 800d3a0 <__ieee754_rem_pio2+0x308>)
 800d17c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d180:	f7f3 f8ac 	bl	80002dc <__adddf3>
 800d184:	f04f 3bff 	mov.w	fp, #4294967295
 800d188:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d18c:	e7c4      	b.n	800d118 <__ieee754_rem_pio2+0x80>
 800d18e:	a386      	add	r3, pc, #536	; (adr r3, 800d3a8 <__ieee754_rem_pio2+0x310>)
 800d190:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d194:	f7f3 f8a2 	bl	80002dc <__adddf3>
 800d198:	a385      	add	r3, pc, #532	; (adr r3, 800d3b0 <__ieee754_rem_pio2+0x318>)
 800d19a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d19e:	4604      	mov	r4, r0
 800d1a0:	460d      	mov	r5, r1
 800d1a2:	f7f3 f89b 	bl	80002dc <__adddf3>
 800d1a6:	4602      	mov	r2, r0
 800d1a8:	460b      	mov	r3, r1
 800d1aa:	e9ca 2300 	strd	r2, r3, [sl]
 800d1ae:	4620      	mov	r0, r4
 800d1b0:	4629      	mov	r1, r5
 800d1b2:	f7f3 f891 	bl	80002d8 <__aeabi_dsub>
 800d1b6:	a37e      	add	r3, pc, #504	; (adr r3, 800d3b0 <__ieee754_rem_pio2+0x318>)
 800d1b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1bc:	e7e0      	b.n	800d180 <__ieee754_rem_pio2+0xe8>
 800d1be:	4b87      	ldr	r3, [pc, #540]	; (800d3dc <__ieee754_rem_pio2+0x344>)
 800d1c0:	4598      	cmp	r8, r3
 800d1c2:	f300 80d8 	bgt.w	800d376 <__ieee754_rem_pio2+0x2de>
 800d1c6:	f000 f96d 	bl	800d4a4 <fabs>
 800d1ca:	ec55 4b10 	vmov	r4, r5, d0
 800d1ce:	ee10 0a10 	vmov	r0, s0
 800d1d2:	a379      	add	r3, pc, #484	; (adr r3, 800d3b8 <__ieee754_rem_pio2+0x320>)
 800d1d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1d8:	4629      	mov	r1, r5
 800d1da:	f7f3 fa35 	bl	8000648 <__aeabi_dmul>
 800d1de:	4b80      	ldr	r3, [pc, #512]	; (800d3e0 <__ieee754_rem_pio2+0x348>)
 800d1e0:	2200      	movs	r2, #0
 800d1e2:	f7f3 f87b 	bl	80002dc <__adddf3>
 800d1e6:	f7f3 fcdf 	bl	8000ba8 <__aeabi_d2iz>
 800d1ea:	4683      	mov	fp, r0
 800d1ec:	f7f3 f9c2 	bl	8000574 <__aeabi_i2d>
 800d1f0:	4602      	mov	r2, r0
 800d1f2:	460b      	mov	r3, r1
 800d1f4:	ec43 2b18 	vmov	d8, r2, r3
 800d1f8:	a367      	add	r3, pc, #412	; (adr r3, 800d398 <__ieee754_rem_pio2+0x300>)
 800d1fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1fe:	f7f3 fa23 	bl	8000648 <__aeabi_dmul>
 800d202:	4602      	mov	r2, r0
 800d204:	460b      	mov	r3, r1
 800d206:	4620      	mov	r0, r4
 800d208:	4629      	mov	r1, r5
 800d20a:	f7f3 f865 	bl	80002d8 <__aeabi_dsub>
 800d20e:	a364      	add	r3, pc, #400	; (adr r3, 800d3a0 <__ieee754_rem_pio2+0x308>)
 800d210:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d214:	4606      	mov	r6, r0
 800d216:	460f      	mov	r7, r1
 800d218:	ec51 0b18 	vmov	r0, r1, d8
 800d21c:	f7f3 fa14 	bl	8000648 <__aeabi_dmul>
 800d220:	f1bb 0f1f 	cmp.w	fp, #31
 800d224:	4604      	mov	r4, r0
 800d226:	460d      	mov	r5, r1
 800d228:	dc0d      	bgt.n	800d246 <__ieee754_rem_pio2+0x1ae>
 800d22a:	4b6e      	ldr	r3, [pc, #440]	; (800d3e4 <__ieee754_rem_pio2+0x34c>)
 800d22c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800d230:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d234:	4543      	cmp	r3, r8
 800d236:	d006      	beq.n	800d246 <__ieee754_rem_pio2+0x1ae>
 800d238:	4622      	mov	r2, r4
 800d23a:	462b      	mov	r3, r5
 800d23c:	4630      	mov	r0, r6
 800d23e:	4639      	mov	r1, r7
 800d240:	f7f3 f84a 	bl	80002d8 <__aeabi_dsub>
 800d244:	e00e      	b.n	800d264 <__ieee754_rem_pio2+0x1cc>
 800d246:	462b      	mov	r3, r5
 800d248:	4622      	mov	r2, r4
 800d24a:	4630      	mov	r0, r6
 800d24c:	4639      	mov	r1, r7
 800d24e:	f7f3 f843 	bl	80002d8 <__aeabi_dsub>
 800d252:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d256:	9303      	str	r3, [sp, #12]
 800d258:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d25c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800d260:	2b10      	cmp	r3, #16
 800d262:	dc02      	bgt.n	800d26a <__ieee754_rem_pio2+0x1d2>
 800d264:	e9ca 0100 	strd	r0, r1, [sl]
 800d268:	e039      	b.n	800d2de <__ieee754_rem_pio2+0x246>
 800d26a:	a34f      	add	r3, pc, #316	; (adr r3, 800d3a8 <__ieee754_rem_pio2+0x310>)
 800d26c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d270:	ec51 0b18 	vmov	r0, r1, d8
 800d274:	f7f3 f9e8 	bl	8000648 <__aeabi_dmul>
 800d278:	4604      	mov	r4, r0
 800d27a:	460d      	mov	r5, r1
 800d27c:	4602      	mov	r2, r0
 800d27e:	460b      	mov	r3, r1
 800d280:	4630      	mov	r0, r6
 800d282:	4639      	mov	r1, r7
 800d284:	f7f3 f828 	bl	80002d8 <__aeabi_dsub>
 800d288:	4602      	mov	r2, r0
 800d28a:	460b      	mov	r3, r1
 800d28c:	4680      	mov	r8, r0
 800d28e:	4689      	mov	r9, r1
 800d290:	4630      	mov	r0, r6
 800d292:	4639      	mov	r1, r7
 800d294:	f7f3 f820 	bl	80002d8 <__aeabi_dsub>
 800d298:	4622      	mov	r2, r4
 800d29a:	462b      	mov	r3, r5
 800d29c:	f7f3 f81c 	bl	80002d8 <__aeabi_dsub>
 800d2a0:	a343      	add	r3, pc, #268	; (adr r3, 800d3b0 <__ieee754_rem_pio2+0x318>)
 800d2a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2a6:	4604      	mov	r4, r0
 800d2a8:	460d      	mov	r5, r1
 800d2aa:	ec51 0b18 	vmov	r0, r1, d8
 800d2ae:	f7f3 f9cb 	bl	8000648 <__aeabi_dmul>
 800d2b2:	4622      	mov	r2, r4
 800d2b4:	462b      	mov	r3, r5
 800d2b6:	f7f3 f80f 	bl	80002d8 <__aeabi_dsub>
 800d2ba:	4602      	mov	r2, r0
 800d2bc:	460b      	mov	r3, r1
 800d2be:	4604      	mov	r4, r0
 800d2c0:	460d      	mov	r5, r1
 800d2c2:	4640      	mov	r0, r8
 800d2c4:	4649      	mov	r1, r9
 800d2c6:	f7f3 f807 	bl	80002d8 <__aeabi_dsub>
 800d2ca:	9a03      	ldr	r2, [sp, #12]
 800d2cc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d2d0:	1ad3      	subs	r3, r2, r3
 800d2d2:	2b31      	cmp	r3, #49	; 0x31
 800d2d4:	dc24      	bgt.n	800d320 <__ieee754_rem_pio2+0x288>
 800d2d6:	e9ca 0100 	strd	r0, r1, [sl]
 800d2da:	4646      	mov	r6, r8
 800d2dc:	464f      	mov	r7, r9
 800d2de:	e9da 8900 	ldrd	r8, r9, [sl]
 800d2e2:	4630      	mov	r0, r6
 800d2e4:	4642      	mov	r2, r8
 800d2e6:	464b      	mov	r3, r9
 800d2e8:	4639      	mov	r1, r7
 800d2ea:	f7f2 fff5 	bl	80002d8 <__aeabi_dsub>
 800d2ee:	462b      	mov	r3, r5
 800d2f0:	4622      	mov	r2, r4
 800d2f2:	f7f2 fff1 	bl	80002d8 <__aeabi_dsub>
 800d2f6:	9b02      	ldr	r3, [sp, #8]
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d2fe:	f6bf af0b 	bge.w	800d118 <__ieee754_rem_pio2+0x80>
 800d302:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d306:	f8ca 3004 	str.w	r3, [sl, #4]
 800d30a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d30e:	f8ca 8000 	str.w	r8, [sl]
 800d312:	f8ca 0008 	str.w	r0, [sl, #8]
 800d316:	f8ca 300c 	str.w	r3, [sl, #12]
 800d31a:	f1cb 0b00 	rsb	fp, fp, #0
 800d31e:	e6fb      	b.n	800d118 <__ieee754_rem_pio2+0x80>
 800d320:	a327      	add	r3, pc, #156	; (adr r3, 800d3c0 <__ieee754_rem_pio2+0x328>)
 800d322:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d326:	ec51 0b18 	vmov	r0, r1, d8
 800d32a:	f7f3 f98d 	bl	8000648 <__aeabi_dmul>
 800d32e:	4604      	mov	r4, r0
 800d330:	460d      	mov	r5, r1
 800d332:	4602      	mov	r2, r0
 800d334:	460b      	mov	r3, r1
 800d336:	4640      	mov	r0, r8
 800d338:	4649      	mov	r1, r9
 800d33a:	f7f2 ffcd 	bl	80002d8 <__aeabi_dsub>
 800d33e:	4602      	mov	r2, r0
 800d340:	460b      	mov	r3, r1
 800d342:	4606      	mov	r6, r0
 800d344:	460f      	mov	r7, r1
 800d346:	4640      	mov	r0, r8
 800d348:	4649      	mov	r1, r9
 800d34a:	f7f2 ffc5 	bl	80002d8 <__aeabi_dsub>
 800d34e:	4622      	mov	r2, r4
 800d350:	462b      	mov	r3, r5
 800d352:	f7f2 ffc1 	bl	80002d8 <__aeabi_dsub>
 800d356:	a31c      	add	r3, pc, #112	; (adr r3, 800d3c8 <__ieee754_rem_pio2+0x330>)
 800d358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d35c:	4604      	mov	r4, r0
 800d35e:	460d      	mov	r5, r1
 800d360:	ec51 0b18 	vmov	r0, r1, d8
 800d364:	f7f3 f970 	bl	8000648 <__aeabi_dmul>
 800d368:	4622      	mov	r2, r4
 800d36a:	462b      	mov	r3, r5
 800d36c:	f7f2 ffb4 	bl	80002d8 <__aeabi_dsub>
 800d370:	4604      	mov	r4, r0
 800d372:	460d      	mov	r5, r1
 800d374:	e760      	b.n	800d238 <__ieee754_rem_pio2+0x1a0>
 800d376:	4b1c      	ldr	r3, [pc, #112]	; (800d3e8 <__ieee754_rem_pio2+0x350>)
 800d378:	4598      	cmp	r8, r3
 800d37a:	dd37      	ble.n	800d3ec <__ieee754_rem_pio2+0x354>
 800d37c:	ee10 2a10 	vmov	r2, s0
 800d380:	462b      	mov	r3, r5
 800d382:	4620      	mov	r0, r4
 800d384:	4629      	mov	r1, r5
 800d386:	f7f2 ffa7 	bl	80002d8 <__aeabi_dsub>
 800d38a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d38e:	e9ca 0100 	strd	r0, r1, [sl]
 800d392:	e695      	b.n	800d0c0 <__ieee754_rem_pio2+0x28>
 800d394:	f3af 8000 	nop.w
 800d398:	54400000 	.word	0x54400000
 800d39c:	3ff921fb 	.word	0x3ff921fb
 800d3a0:	1a626331 	.word	0x1a626331
 800d3a4:	3dd0b461 	.word	0x3dd0b461
 800d3a8:	1a600000 	.word	0x1a600000
 800d3ac:	3dd0b461 	.word	0x3dd0b461
 800d3b0:	2e037073 	.word	0x2e037073
 800d3b4:	3ba3198a 	.word	0x3ba3198a
 800d3b8:	6dc9c883 	.word	0x6dc9c883
 800d3bc:	3fe45f30 	.word	0x3fe45f30
 800d3c0:	2e000000 	.word	0x2e000000
 800d3c4:	3ba3198a 	.word	0x3ba3198a
 800d3c8:	252049c1 	.word	0x252049c1
 800d3cc:	397b839a 	.word	0x397b839a
 800d3d0:	3fe921fb 	.word	0x3fe921fb
 800d3d4:	4002d97b 	.word	0x4002d97b
 800d3d8:	3ff921fb 	.word	0x3ff921fb
 800d3dc:	413921fb 	.word	0x413921fb
 800d3e0:	3fe00000 	.word	0x3fe00000
 800d3e4:	0800e1ec 	.word	0x0800e1ec
 800d3e8:	7fefffff 	.word	0x7fefffff
 800d3ec:	ea4f 5628 	mov.w	r6, r8, asr #20
 800d3f0:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800d3f4:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800d3f8:	4620      	mov	r0, r4
 800d3fa:	460d      	mov	r5, r1
 800d3fc:	f7f3 fbd4 	bl	8000ba8 <__aeabi_d2iz>
 800d400:	f7f3 f8b8 	bl	8000574 <__aeabi_i2d>
 800d404:	4602      	mov	r2, r0
 800d406:	460b      	mov	r3, r1
 800d408:	4620      	mov	r0, r4
 800d40a:	4629      	mov	r1, r5
 800d40c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d410:	f7f2 ff62 	bl	80002d8 <__aeabi_dsub>
 800d414:	4b21      	ldr	r3, [pc, #132]	; (800d49c <__ieee754_rem_pio2+0x404>)
 800d416:	2200      	movs	r2, #0
 800d418:	f7f3 f916 	bl	8000648 <__aeabi_dmul>
 800d41c:	460d      	mov	r5, r1
 800d41e:	4604      	mov	r4, r0
 800d420:	f7f3 fbc2 	bl	8000ba8 <__aeabi_d2iz>
 800d424:	f7f3 f8a6 	bl	8000574 <__aeabi_i2d>
 800d428:	4602      	mov	r2, r0
 800d42a:	460b      	mov	r3, r1
 800d42c:	4620      	mov	r0, r4
 800d42e:	4629      	mov	r1, r5
 800d430:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d434:	f7f2 ff50 	bl	80002d8 <__aeabi_dsub>
 800d438:	4b18      	ldr	r3, [pc, #96]	; (800d49c <__ieee754_rem_pio2+0x404>)
 800d43a:	2200      	movs	r2, #0
 800d43c:	f7f3 f904 	bl	8000648 <__aeabi_dmul>
 800d440:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d444:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800d448:	2703      	movs	r7, #3
 800d44a:	2400      	movs	r4, #0
 800d44c:	2500      	movs	r5, #0
 800d44e:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800d452:	4622      	mov	r2, r4
 800d454:	462b      	mov	r3, r5
 800d456:	46b9      	mov	r9, r7
 800d458:	3f01      	subs	r7, #1
 800d45a:	f7f3 fb5d 	bl	8000b18 <__aeabi_dcmpeq>
 800d45e:	2800      	cmp	r0, #0
 800d460:	d1f5      	bne.n	800d44e <__ieee754_rem_pio2+0x3b6>
 800d462:	4b0f      	ldr	r3, [pc, #60]	; (800d4a0 <__ieee754_rem_pio2+0x408>)
 800d464:	9301      	str	r3, [sp, #4]
 800d466:	2302      	movs	r3, #2
 800d468:	9300      	str	r3, [sp, #0]
 800d46a:	4632      	mov	r2, r6
 800d46c:	464b      	mov	r3, r9
 800d46e:	4651      	mov	r1, sl
 800d470:	a804      	add	r0, sp, #16
 800d472:	f000 f821 	bl	800d4b8 <__kernel_rem_pio2>
 800d476:	9b02      	ldr	r3, [sp, #8]
 800d478:	2b00      	cmp	r3, #0
 800d47a:	4683      	mov	fp, r0
 800d47c:	f6bf ae4c 	bge.w	800d118 <__ieee754_rem_pio2+0x80>
 800d480:	e9da 2100 	ldrd	r2, r1, [sl]
 800d484:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d488:	e9ca 2300 	strd	r2, r3, [sl]
 800d48c:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800d490:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d494:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800d498:	e73f      	b.n	800d31a <__ieee754_rem_pio2+0x282>
 800d49a:	bf00      	nop
 800d49c:	41700000 	.word	0x41700000
 800d4a0:	0800e26c 	.word	0x0800e26c

0800d4a4 <fabs>:
 800d4a4:	ec51 0b10 	vmov	r0, r1, d0
 800d4a8:	ee10 2a10 	vmov	r2, s0
 800d4ac:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d4b0:	ec43 2b10 	vmov	d0, r2, r3
 800d4b4:	4770      	bx	lr
	...

0800d4b8 <__kernel_rem_pio2>:
 800d4b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4bc:	ed2d 8b02 	vpush	{d8}
 800d4c0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800d4c4:	f112 0f14 	cmn.w	r2, #20
 800d4c8:	9306      	str	r3, [sp, #24]
 800d4ca:	9104      	str	r1, [sp, #16]
 800d4cc:	4bc2      	ldr	r3, [pc, #776]	; (800d7d8 <__kernel_rem_pio2+0x320>)
 800d4ce:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800d4d0:	9009      	str	r0, [sp, #36]	; 0x24
 800d4d2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d4d6:	9300      	str	r3, [sp, #0]
 800d4d8:	9b06      	ldr	r3, [sp, #24]
 800d4da:	f103 33ff 	add.w	r3, r3, #4294967295
 800d4de:	bfa8      	it	ge
 800d4e0:	1ed4      	subge	r4, r2, #3
 800d4e2:	9305      	str	r3, [sp, #20]
 800d4e4:	bfb2      	itee	lt
 800d4e6:	2400      	movlt	r4, #0
 800d4e8:	2318      	movge	r3, #24
 800d4ea:	fb94 f4f3 	sdivge	r4, r4, r3
 800d4ee:	f06f 0317 	mvn.w	r3, #23
 800d4f2:	fb04 3303 	mla	r3, r4, r3, r3
 800d4f6:	eb03 0a02 	add.w	sl, r3, r2
 800d4fa:	9b00      	ldr	r3, [sp, #0]
 800d4fc:	9a05      	ldr	r2, [sp, #20]
 800d4fe:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800d7c8 <__kernel_rem_pio2+0x310>
 800d502:	eb03 0802 	add.w	r8, r3, r2
 800d506:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d508:	1aa7      	subs	r7, r4, r2
 800d50a:	ae20      	add	r6, sp, #128	; 0x80
 800d50c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d510:	2500      	movs	r5, #0
 800d512:	4545      	cmp	r5, r8
 800d514:	dd13      	ble.n	800d53e <__kernel_rem_pio2+0x86>
 800d516:	9b06      	ldr	r3, [sp, #24]
 800d518:	aa20      	add	r2, sp, #128	; 0x80
 800d51a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800d51e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800d522:	f04f 0800 	mov.w	r8, #0
 800d526:	9b00      	ldr	r3, [sp, #0]
 800d528:	4598      	cmp	r8, r3
 800d52a:	dc31      	bgt.n	800d590 <__kernel_rem_pio2+0xd8>
 800d52c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800d7c8 <__kernel_rem_pio2+0x310>
 800d530:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800d534:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d538:	462f      	mov	r7, r5
 800d53a:	2600      	movs	r6, #0
 800d53c:	e01b      	b.n	800d576 <__kernel_rem_pio2+0xbe>
 800d53e:	42ef      	cmn	r7, r5
 800d540:	d407      	bmi.n	800d552 <__kernel_rem_pio2+0x9a>
 800d542:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d546:	f7f3 f815 	bl	8000574 <__aeabi_i2d>
 800d54a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d54e:	3501      	adds	r5, #1
 800d550:	e7df      	b.n	800d512 <__kernel_rem_pio2+0x5a>
 800d552:	ec51 0b18 	vmov	r0, r1, d8
 800d556:	e7f8      	b.n	800d54a <__kernel_rem_pio2+0x92>
 800d558:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d55c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d560:	f7f3 f872 	bl	8000648 <__aeabi_dmul>
 800d564:	4602      	mov	r2, r0
 800d566:	460b      	mov	r3, r1
 800d568:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d56c:	f7f2 feb6 	bl	80002dc <__adddf3>
 800d570:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d574:	3601      	adds	r6, #1
 800d576:	9b05      	ldr	r3, [sp, #20]
 800d578:	429e      	cmp	r6, r3
 800d57a:	f1a7 0708 	sub.w	r7, r7, #8
 800d57e:	ddeb      	ble.n	800d558 <__kernel_rem_pio2+0xa0>
 800d580:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d584:	f108 0801 	add.w	r8, r8, #1
 800d588:	ecab 7b02 	vstmia	fp!, {d7}
 800d58c:	3508      	adds	r5, #8
 800d58e:	e7ca      	b.n	800d526 <__kernel_rem_pio2+0x6e>
 800d590:	9b00      	ldr	r3, [sp, #0]
 800d592:	aa0c      	add	r2, sp, #48	; 0x30
 800d594:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d598:	930b      	str	r3, [sp, #44]	; 0x2c
 800d59a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d59c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d5a0:	9c00      	ldr	r4, [sp, #0]
 800d5a2:	930a      	str	r3, [sp, #40]	; 0x28
 800d5a4:	00e3      	lsls	r3, r4, #3
 800d5a6:	9308      	str	r3, [sp, #32]
 800d5a8:	ab98      	add	r3, sp, #608	; 0x260
 800d5aa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d5ae:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800d5b2:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800d5b6:	ab70      	add	r3, sp, #448	; 0x1c0
 800d5b8:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800d5bc:	46c3      	mov	fp, r8
 800d5be:	46a1      	mov	r9, r4
 800d5c0:	f1b9 0f00 	cmp.w	r9, #0
 800d5c4:	f1a5 0508 	sub.w	r5, r5, #8
 800d5c8:	dc77      	bgt.n	800d6ba <__kernel_rem_pio2+0x202>
 800d5ca:	ec47 6b10 	vmov	d0, r6, r7
 800d5ce:	4650      	mov	r0, sl
 800d5d0:	f000 fac2 	bl	800db58 <scalbn>
 800d5d4:	ec57 6b10 	vmov	r6, r7, d0
 800d5d8:	2200      	movs	r2, #0
 800d5da:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d5de:	ee10 0a10 	vmov	r0, s0
 800d5e2:	4639      	mov	r1, r7
 800d5e4:	f7f3 f830 	bl	8000648 <__aeabi_dmul>
 800d5e8:	ec41 0b10 	vmov	d0, r0, r1
 800d5ec:	f000 fb34 	bl	800dc58 <floor>
 800d5f0:	4b7a      	ldr	r3, [pc, #488]	; (800d7dc <__kernel_rem_pio2+0x324>)
 800d5f2:	ec51 0b10 	vmov	r0, r1, d0
 800d5f6:	2200      	movs	r2, #0
 800d5f8:	f7f3 f826 	bl	8000648 <__aeabi_dmul>
 800d5fc:	4602      	mov	r2, r0
 800d5fe:	460b      	mov	r3, r1
 800d600:	4630      	mov	r0, r6
 800d602:	4639      	mov	r1, r7
 800d604:	f7f2 fe68 	bl	80002d8 <__aeabi_dsub>
 800d608:	460f      	mov	r7, r1
 800d60a:	4606      	mov	r6, r0
 800d60c:	f7f3 facc 	bl	8000ba8 <__aeabi_d2iz>
 800d610:	9002      	str	r0, [sp, #8]
 800d612:	f7f2 ffaf 	bl	8000574 <__aeabi_i2d>
 800d616:	4602      	mov	r2, r0
 800d618:	460b      	mov	r3, r1
 800d61a:	4630      	mov	r0, r6
 800d61c:	4639      	mov	r1, r7
 800d61e:	f7f2 fe5b 	bl	80002d8 <__aeabi_dsub>
 800d622:	f1ba 0f00 	cmp.w	sl, #0
 800d626:	4606      	mov	r6, r0
 800d628:	460f      	mov	r7, r1
 800d62a:	dd6d      	ble.n	800d708 <__kernel_rem_pio2+0x250>
 800d62c:	1e61      	subs	r1, r4, #1
 800d62e:	ab0c      	add	r3, sp, #48	; 0x30
 800d630:	9d02      	ldr	r5, [sp, #8]
 800d632:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d636:	f1ca 0018 	rsb	r0, sl, #24
 800d63a:	fa43 f200 	asr.w	r2, r3, r0
 800d63e:	4415      	add	r5, r2
 800d640:	4082      	lsls	r2, r0
 800d642:	1a9b      	subs	r3, r3, r2
 800d644:	aa0c      	add	r2, sp, #48	; 0x30
 800d646:	9502      	str	r5, [sp, #8]
 800d648:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800d64c:	f1ca 0217 	rsb	r2, sl, #23
 800d650:	fa43 fb02 	asr.w	fp, r3, r2
 800d654:	f1bb 0f00 	cmp.w	fp, #0
 800d658:	dd65      	ble.n	800d726 <__kernel_rem_pio2+0x26e>
 800d65a:	9b02      	ldr	r3, [sp, #8]
 800d65c:	2200      	movs	r2, #0
 800d65e:	3301      	adds	r3, #1
 800d660:	9302      	str	r3, [sp, #8]
 800d662:	4615      	mov	r5, r2
 800d664:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800d668:	4294      	cmp	r4, r2
 800d66a:	f300 809f 	bgt.w	800d7ac <__kernel_rem_pio2+0x2f4>
 800d66e:	f1ba 0f00 	cmp.w	sl, #0
 800d672:	dd07      	ble.n	800d684 <__kernel_rem_pio2+0x1cc>
 800d674:	f1ba 0f01 	cmp.w	sl, #1
 800d678:	f000 80c1 	beq.w	800d7fe <__kernel_rem_pio2+0x346>
 800d67c:	f1ba 0f02 	cmp.w	sl, #2
 800d680:	f000 80c7 	beq.w	800d812 <__kernel_rem_pio2+0x35a>
 800d684:	f1bb 0f02 	cmp.w	fp, #2
 800d688:	d14d      	bne.n	800d726 <__kernel_rem_pio2+0x26e>
 800d68a:	4632      	mov	r2, r6
 800d68c:	463b      	mov	r3, r7
 800d68e:	4954      	ldr	r1, [pc, #336]	; (800d7e0 <__kernel_rem_pio2+0x328>)
 800d690:	2000      	movs	r0, #0
 800d692:	f7f2 fe21 	bl	80002d8 <__aeabi_dsub>
 800d696:	4606      	mov	r6, r0
 800d698:	460f      	mov	r7, r1
 800d69a:	2d00      	cmp	r5, #0
 800d69c:	d043      	beq.n	800d726 <__kernel_rem_pio2+0x26e>
 800d69e:	4650      	mov	r0, sl
 800d6a0:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800d7d0 <__kernel_rem_pio2+0x318>
 800d6a4:	f000 fa58 	bl	800db58 <scalbn>
 800d6a8:	4630      	mov	r0, r6
 800d6aa:	4639      	mov	r1, r7
 800d6ac:	ec53 2b10 	vmov	r2, r3, d0
 800d6b0:	f7f2 fe12 	bl	80002d8 <__aeabi_dsub>
 800d6b4:	4606      	mov	r6, r0
 800d6b6:	460f      	mov	r7, r1
 800d6b8:	e035      	b.n	800d726 <__kernel_rem_pio2+0x26e>
 800d6ba:	4b4a      	ldr	r3, [pc, #296]	; (800d7e4 <__kernel_rem_pio2+0x32c>)
 800d6bc:	2200      	movs	r2, #0
 800d6be:	4630      	mov	r0, r6
 800d6c0:	4639      	mov	r1, r7
 800d6c2:	f7f2 ffc1 	bl	8000648 <__aeabi_dmul>
 800d6c6:	f7f3 fa6f 	bl	8000ba8 <__aeabi_d2iz>
 800d6ca:	f7f2 ff53 	bl	8000574 <__aeabi_i2d>
 800d6ce:	4602      	mov	r2, r0
 800d6d0:	460b      	mov	r3, r1
 800d6d2:	ec43 2b18 	vmov	d8, r2, r3
 800d6d6:	4b44      	ldr	r3, [pc, #272]	; (800d7e8 <__kernel_rem_pio2+0x330>)
 800d6d8:	2200      	movs	r2, #0
 800d6da:	f7f2 ffb5 	bl	8000648 <__aeabi_dmul>
 800d6de:	4602      	mov	r2, r0
 800d6e0:	460b      	mov	r3, r1
 800d6e2:	4630      	mov	r0, r6
 800d6e4:	4639      	mov	r1, r7
 800d6e6:	f7f2 fdf7 	bl	80002d8 <__aeabi_dsub>
 800d6ea:	f7f3 fa5d 	bl	8000ba8 <__aeabi_d2iz>
 800d6ee:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d6f2:	f84b 0b04 	str.w	r0, [fp], #4
 800d6f6:	ec51 0b18 	vmov	r0, r1, d8
 800d6fa:	f7f2 fdef 	bl	80002dc <__adddf3>
 800d6fe:	f109 39ff 	add.w	r9, r9, #4294967295
 800d702:	4606      	mov	r6, r0
 800d704:	460f      	mov	r7, r1
 800d706:	e75b      	b.n	800d5c0 <__kernel_rem_pio2+0x108>
 800d708:	d106      	bne.n	800d718 <__kernel_rem_pio2+0x260>
 800d70a:	1e63      	subs	r3, r4, #1
 800d70c:	aa0c      	add	r2, sp, #48	; 0x30
 800d70e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d712:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800d716:	e79d      	b.n	800d654 <__kernel_rem_pio2+0x19c>
 800d718:	4b34      	ldr	r3, [pc, #208]	; (800d7ec <__kernel_rem_pio2+0x334>)
 800d71a:	2200      	movs	r2, #0
 800d71c:	f7f3 fa1a 	bl	8000b54 <__aeabi_dcmpge>
 800d720:	2800      	cmp	r0, #0
 800d722:	d140      	bne.n	800d7a6 <__kernel_rem_pio2+0x2ee>
 800d724:	4683      	mov	fp, r0
 800d726:	2200      	movs	r2, #0
 800d728:	2300      	movs	r3, #0
 800d72a:	4630      	mov	r0, r6
 800d72c:	4639      	mov	r1, r7
 800d72e:	f7f3 f9f3 	bl	8000b18 <__aeabi_dcmpeq>
 800d732:	2800      	cmp	r0, #0
 800d734:	f000 80c1 	beq.w	800d8ba <__kernel_rem_pio2+0x402>
 800d738:	1e65      	subs	r5, r4, #1
 800d73a:	462b      	mov	r3, r5
 800d73c:	2200      	movs	r2, #0
 800d73e:	9900      	ldr	r1, [sp, #0]
 800d740:	428b      	cmp	r3, r1
 800d742:	da6d      	bge.n	800d820 <__kernel_rem_pio2+0x368>
 800d744:	2a00      	cmp	r2, #0
 800d746:	f000 808a 	beq.w	800d85e <__kernel_rem_pio2+0x3a6>
 800d74a:	ab0c      	add	r3, sp, #48	; 0x30
 800d74c:	f1aa 0a18 	sub.w	sl, sl, #24
 800d750:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800d754:	2b00      	cmp	r3, #0
 800d756:	f000 80ae 	beq.w	800d8b6 <__kernel_rem_pio2+0x3fe>
 800d75a:	4650      	mov	r0, sl
 800d75c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800d7d0 <__kernel_rem_pio2+0x318>
 800d760:	f000 f9fa 	bl	800db58 <scalbn>
 800d764:	1c6b      	adds	r3, r5, #1
 800d766:	00da      	lsls	r2, r3, #3
 800d768:	9205      	str	r2, [sp, #20]
 800d76a:	ec57 6b10 	vmov	r6, r7, d0
 800d76e:	aa70      	add	r2, sp, #448	; 0x1c0
 800d770:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800d7e4 <__kernel_rem_pio2+0x32c>
 800d774:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800d778:	462c      	mov	r4, r5
 800d77a:	f04f 0800 	mov.w	r8, #0
 800d77e:	2c00      	cmp	r4, #0
 800d780:	f280 80d4 	bge.w	800d92c <__kernel_rem_pio2+0x474>
 800d784:	462c      	mov	r4, r5
 800d786:	2c00      	cmp	r4, #0
 800d788:	f2c0 8102 	blt.w	800d990 <__kernel_rem_pio2+0x4d8>
 800d78c:	4b18      	ldr	r3, [pc, #96]	; (800d7f0 <__kernel_rem_pio2+0x338>)
 800d78e:	461e      	mov	r6, r3
 800d790:	ab70      	add	r3, sp, #448	; 0x1c0
 800d792:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800d796:	1b2b      	subs	r3, r5, r4
 800d798:	f04f 0900 	mov.w	r9, #0
 800d79c:	f04f 0a00 	mov.w	sl, #0
 800d7a0:	2700      	movs	r7, #0
 800d7a2:	9306      	str	r3, [sp, #24]
 800d7a4:	e0e6      	b.n	800d974 <__kernel_rem_pio2+0x4bc>
 800d7a6:	f04f 0b02 	mov.w	fp, #2
 800d7aa:	e756      	b.n	800d65a <__kernel_rem_pio2+0x1a2>
 800d7ac:	f8d8 3000 	ldr.w	r3, [r8]
 800d7b0:	bb05      	cbnz	r5, 800d7f4 <__kernel_rem_pio2+0x33c>
 800d7b2:	b123      	cbz	r3, 800d7be <__kernel_rem_pio2+0x306>
 800d7b4:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800d7b8:	f8c8 3000 	str.w	r3, [r8]
 800d7bc:	2301      	movs	r3, #1
 800d7be:	3201      	adds	r2, #1
 800d7c0:	f108 0804 	add.w	r8, r8, #4
 800d7c4:	461d      	mov	r5, r3
 800d7c6:	e74f      	b.n	800d668 <__kernel_rem_pio2+0x1b0>
	...
 800d7d4:	3ff00000 	.word	0x3ff00000
 800d7d8:	0800e3b8 	.word	0x0800e3b8
 800d7dc:	40200000 	.word	0x40200000
 800d7e0:	3ff00000 	.word	0x3ff00000
 800d7e4:	3e700000 	.word	0x3e700000
 800d7e8:	41700000 	.word	0x41700000
 800d7ec:	3fe00000 	.word	0x3fe00000
 800d7f0:	0800e378 	.word	0x0800e378
 800d7f4:	1acb      	subs	r3, r1, r3
 800d7f6:	f8c8 3000 	str.w	r3, [r8]
 800d7fa:	462b      	mov	r3, r5
 800d7fc:	e7df      	b.n	800d7be <__kernel_rem_pio2+0x306>
 800d7fe:	1e62      	subs	r2, r4, #1
 800d800:	ab0c      	add	r3, sp, #48	; 0x30
 800d802:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d806:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d80a:	a90c      	add	r1, sp, #48	; 0x30
 800d80c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d810:	e738      	b.n	800d684 <__kernel_rem_pio2+0x1cc>
 800d812:	1e62      	subs	r2, r4, #1
 800d814:	ab0c      	add	r3, sp, #48	; 0x30
 800d816:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d81a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d81e:	e7f4      	b.n	800d80a <__kernel_rem_pio2+0x352>
 800d820:	a90c      	add	r1, sp, #48	; 0x30
 800d822:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d826:	3b01      	subs	r3, #1
 800d828:	430a      	orrs	r2, r1
 800d82a:	e788      	b.n	800d73e <__kernel_rem_pio2+0x286>
 800d82c:	3301      	adds	r3, #1
 800d82e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800d832:	2900      	cmp	r1, #0
 800d834:	d0fa      	beq.n	800d82c <__kernel_rem_pio2+0x374>
 800d836:	9a08      	ldr	r2, [sp, #32]
 800d838:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800d83c:	446a      	add	r2, sp
 800d83e:	3a98      	subs	r2, #152	; 0x98
 800d840:	9208      	str	r2, [sp, #32]
 800d842:	9a06      	ldr	r2, [sp, #24]
 800d844:	a920      	add	r1, sp, #128	; 0x80
 800d846:	18a2      	adds	r2, r4, r2
 800d848:	18e3      	adds	r3, r4, r3
 800d84a:	f104 0801 	add.w	r8, r4, #1
 800d84e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800d852:	9302      	str	r3, [sp, #8]
 800d854:	9b02      	ldr	r3, [sp, #8]
 800d856:	4543      	cmp	r3, r8
 800d858:	da04      	bge.n	800d864 <__kernel_rem_pio2+0x3ac>
 800d85a:	461c      	mov	r4, r3
 800d85c:	e6a2      	b.n	800d5a4 <__kernel_rem_pio2+0xec>
 800d85e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d860:	2301      	movs	r3, #1
 800d862:	e7e4      	b.n	800d82e <__kernel_rem_pio2+0x376>
 800d864:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d866:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800d86a:	f7f2 fe83 	bl	8000574 <__aeabi_i2d>
 800d86e:	e8e5 0102 	strd	r0, r1, [r5], #8
 800d872:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d874:	46ab      	mov	fp, r5
 800d876:	461c      	mov	r4, r3
 800d878:	f04f 0900 	mov.w	r9, #0
 800d87c:	2600      	movs	r6, #0
 800d87e:	2700      	movs	r7, #0
 800d880:	9b05      	ldr	r3, [sp, #20]
 800d882:	4599      	cmp	r9, r3
 800d884:	dd06      	ble.n	800d894 <__kernel_rem_pio2+0x3dc>
 800d886:	9b08      	ldr	r3, [sp, #32]
 800d888:	e8e3 6702 	strd	r6, r7, [r3], #8
 800d88c:	f108 0801 	add.w	r8, r8, #1
 800d890:	9308      	str	r3, [sp, #32]
 800d892:	e7df      	b.n	800d854 <__kernel_rem_pio2+0x39c>
 800d894:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800d898:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800d89c:	f7f2 fed4 	bl	8000648 <__aeabi_dmul>
 800d8a0:	4602      	mov	r2, r0
 800d8a2:	460b      	mov	r3, r1
 800d8a4:	4630      	mov	r0, r6
 800d8a6:	4639      	mov	r1, r7
 800d8a8:	f7f2 fd18 	bl	80002dc <__adddf3>
 800d8ac:	f109 0901 	add.w	r9, r9, #1
 800d8b0:	4606      	mov	r6, r0
 800d8b2:	460f      	mov	r7, r1
 800d8b4:	e7e4      	b.n	800d880 <__kernel_rem_pio2+0x3c8>
 800d8b6:	3d01      	subs	r5, #1
 800d8b8:	e747      	b.n	800d74a <__kernel_rem_pio2+0x292>
 800d8ba:	ec47 6b10 	vmov	d0, r6, r7
 800d8be:	f1ca 0000 	rsb	r0, sl, #0
 800d8c2:	f000 f949 	bl	800db58 <scalbn>
 800d8c6:	ec57 6b10 	vmov	r6, r7, d0
 800d8ca:	4ba0      	ldr	r3, [pc, #640]	; (800db4c <__kernel_rem_pio2+0x694>)
 800d8cc:	ee10 0a10 	vmov	r0, s0
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	4639      	mov	r1, r7
 800d8d4:	f7f3 f93e 	bl	8000b54 <__aeabi_dcmpge>
 800d8d8:	b1f8      	cbz	r0, 800d91a <__kernel_rem_pio2+0x462>
 800d8da:	4b9d      	ldr	r3, [pc, #628]	; (800db50 <__kernel_rem_pio2+0x698>)
 800d8dc:	2200      	movs	r2, #0
 800d8de:	4630      	mov	r0, r6
 800d8e0:	4639      	mov	r1, r7
 800d8e2:	f7f2 feb1 	bl	8000648 <__aeabi_dmul>
 800d8e6:	f7f3 f95f 	bl	8000ba8 <__aeabi_d2iz>
 800d8ea:	4680      	mov	r8, r0
 800d8ec:	f7f2 fe42 	bl	8000574 <__aeabi_i2d>
 800d8f0:	4b96      	ldr	r3, [pc, #600]	; (800db4c <__kernel_rem_pio2+0x694>)
 800d8f2:	2200      	movs	r2, #0
 800d8f4:	f7f2 fea8 	bl	8000648 <__aeabi_dmul>
 800d8f8:	460b      	mov	r3, r1
 800d8fa:	4602      	mov	r2, r0
 800d8fc:	4639      	mov	r1, r7
 800d8fe:	4630      	mov	r0, r6
 800d900:	f7f2 fcea 	bl	80002d8 <__aeabi_dsub>
 800d904:	f7f3 f950 	bl	8000ba8 <__aeabi_d2iz>
 800d908:	1c65      	adds	r5, r4, #1
 800d90a:	ab0c      	add	r3, sp, #48	; 0x30
 800d90c:	f10a 0a18 	add.w	sl, sl, #24
 800d910:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d914:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800d918:	e71f      	b.n	800d75a <__kernel_rem_pio2+0x2a2>
 800d91a:	4630      	mov	r0, r6
 800d91c:	4639      	mov	r1, r7
 800d91e:	f7f3 f943 	bl	8000ba8 <__aeabi_d2iz>
 800d922:	ab0c      	add	r3, sp, #48	; 0x30
 800d924:	4625      	mov	r5, r4
 800d926:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d92a:	e716      	b.n	800d75a <__kernel_rem_pio2+0x2a2>
 800d92c:	ab0c      	add	r3, sp, #48	; 0x30
 800d92e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d932:	f7f2 fe1f 	bl	8000574 <__aeabi_i2d>
 800d936:	4632      	mov	r2, r6
 800d938:	463b      	mov	r3, r7
 800d93a:	f7f2 fe85 	bl	8000648 <__aeabi_dmul>
 800d93e:	4642      	mov	r2, r8
 800d940:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800d944:	464b      	mov	r3, r9
 800d946:	4630      	mov	r0, r6
 800d948:	4639      	mov	r1, r7
 800d94a:	f7f2 fe7d 	bl	8000648 <__aeabi_dmul>
 800d94e:	3c01      	subs	r4, #1
 800d950:	4606      	mov	r6, r0
 800d952:	460f      	mov	r7, r1
 800d954:	e713      	b.n	800d77e <__kernel_rem_pio2+0x2c6>
 800d956:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800d95a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800d95e:	f7f2 fe73 	bl	8000648 <__aeabi_dmul>
 800d962:	4602      	mov	r2, r0
 800d964:	460b      	mov	r3, r1
 800d966:	4648      	mov	r0, r9
 800d968:	4651      	mov	r1, sl
 800d96a:	f7f2 fcb7 	bl	80002dc <__adddf3>
 800d96e:	3701      	adds	r7, #1
 800d970:	4681      	mov	r9, r0
 800d972:	468a      	mov	sl, r1
 800d974:	9b00      	ldr	r3, [sp, #0]
 800d976:	429f      	cmp	r7, r3
 800d978:	dc02      	bgt.n	800d980 <__kernel_rem_pio2+0x4c8>
 800d97a:	9b06      	ldr	r3, [sp, #24]
 800d97c:	429f      	cmp	r7, r3
 800d97e:	ddea      	ble.n	800d956 <__kernel_rem_pio2+0x49e>
 800d980:	9a06      	ldr	r2, [sp, #24]
 800d982:	ab48      	add	r3, sp, #288	; 0x120
 800d984:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800d988:	e9c6 9a00 	strd	r9, sl, [r6]
 800d98c:	3c01      	subs	r4, #1
 800d98e:	e6fa      	b.n	800d786 <__kernel_rem_pio2+0x2ce>
 800d990:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d992:	2b02      	cmp	r3, #2
 800d994:	dc0b      	bgt.n	800d9ae <__kernel_rem_pio2+0x4f6>
 800d996:	2b00      	cmp	r3, #0
 800d998:	dc39      	bgt.n	800da0e <__kernel_rem_pio2+0x556>
 800d99a:	d05d      	beq.n	800da58 <__kernel_rem_pio2+0x5a0>
 800d99c:	9b02      	ldr	r3, [sp, #8]
 800d99e:	f003 0007 	and.w	r0, r3, #7
 800d9a2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800d9a6:	ecbd 8b02 	vpop	{d8}
 800d9aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9ae:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d9b0:	2b03      	cmp	r3, #3
 800d9b2:	d1f3      	bne.n	800d99c <__kernel_rem_pio2+0x4e4>
 800d9b4:	9b05      	ldr	r3, [sp, #20]
 800d9b6:	9500      	str	r5, [sp, #0]
 800d9b8:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800d9bc:	eb0d 0403 	add.w	r4, sp, r3
 800d9c0:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800d9c4:	46a2      	mov	sl, r4
 800d9c6:	9b00      	ldr	r3, [sp, #0]
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	f1aa 0a08 	sub.w	sl, sl, #8
 800d9ce:	dc69      	bgt.n	800daa4 <__kernel_rem_pio2+0x5ec>
 800d9d0:	46aa      	mov	sl, r5
 800d9d2:	f1ba 0f01 	cmp.w	sl, #1
 800d9d6:	f1a4 0408 	sub.w	r4, r4, #8
 800d9da:	f300 8083 	bgt.w	800dae4 <__kernel_rem_pio2+0x62c>
 800d9de:	9c05      	ldr	r4, [sp, #20]
 800d9e0:	ab48      	add	r3, sp, #288	; 0x120
 800d9e2:	441c      	add	r4, r3
 800d9e4:	2000      	movs	r0, #0
 800d9e6:	2100      	movs	r1, #0
 800d9e8:	2d01      	cmp	r5, #1
 800d9ea:	f300 809a 	bgt.w	800db22 <__kernel_rem_pio2+0x66a>
 800d9ee:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800d9f2:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800d9f6:	f1bb 0f00 	cmp.w	fp, #0
 800d9fa:	f040 8098 	bne.w	800db2e <__kernel_rem_pio2+0x676>
 800d9fe:	9b04      	ldr	r3, [sp, #16]
 800da00:	e9c3 7800 	strd	r7, r8, [r3]
 800da04:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800da08:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800da0c:	e7c6      	b.n	800d99c <__kernel_rem_pio2+0x4e4>
 800da0e:	9e05      	ldr	r6, [sp, #20]
 800da10:	ab48      	add	r3, sp, #288	; 0x120
 800da12:	441e      	add	r6, r3
 800da14:	462c      	mov	r4, r5
 800da16:	2000      	movs	r0, #0
 800da18:	2100      	movs	r1, #0
 800da1a:	2c00      	cmp	r4, #0
 800da1c:	da33      	bge.n	800da86 <__kernel_rem_pio2+0x5ce>
 800da1e:	f1bb 0f00 	cmp.w	fp, #0
 800da22:	d036      	beq.n	800da92 <__kernel_rem_pio2+0x5da>
 800da24:	4602      	mov	r2, r0
 800da26:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800da2a:	9c04      	ldr	r4, [sp, #16]
 800da2c:	e9c4 2300 	strd	r2, r3, [r4]
 800da30:	4602      	mov	r2, r0
 800da32:	460b      	mov	r3, r1
 800da34:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800da38:	f7f2 fc4e 	bl	80002d8 <__aeabi_dsub>
 800da3c:	ae4a      	add	r6, sp, #296	; 0x128
 800da3e:	2401      	movs	r4, #1
 800da40:	42a5      	cmp	r5, r4
 800da42:	da29      	bge.n	800da98 <__kernel_rem_pio2+0x5e0>
 800da44:	f1bb 0f00 	cmp.w	fp, #0
 800da48:	d002      	beq.n	800da50 <__kernel_rem_pio2+0x598>
 800da4a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800da4e:	4619      	mov	r1, r3
 800da50:	9b04      	ldr	r3, [sp, #16]
 800da52:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800da56:	e7a1      	b.n	800d99c <__kernel_rem_pio2+0x4e4>
 800da58:	9c05      	ldr	r4, [sp, #20]
 800da5a:	ab48      	add	r3, sp, #288	; 0x120
 800da5c:	441c      	add	r4, r3
 800da5e:	2000      	movs	r0, #0
 800da60:	2100      	movs	r1, #0
 800da62:	2d00      	cmp	r5, #0
 800da64:	da09      	bge.n	800da7a <__kernel_rem_pio2+0x5c2>
 800da66:	f1bb 0f00 	cmp.w	fp, #0
 800da6a:	d002      	beq.n	800da72 <__kernel_rem_pio2+0x5ba>
 800da6c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800da70:	4619      	mov	r1, r3
 800da72:	9b04      	ldr	r3, [sp, #16]
 800da74:	e9c3 0100 	strd	r0, r1, [r3]
 800da78:	e790      	b.n	800d99c <__kernel_rem_pio2+0x4e4>
 800da7a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800da7e:	f7f2 fc2d 	bl	80002dc <__adddf3>
 800da82:	3d01      	subs	r5, #1
 800da84:	e7ed      	b.n	800da62 <__kernel_rem_pio2+0x5aa>
 800da86:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800da8a:	f7f2 fc27 	bl	80002dc <__adddf3>
 800da8e:	3c01      	subs	r4, #1
 800da90:	e7c3      	b.n	800da1a <__kernel_rem_pio2+0x562>
 800da92:	4602      	mov	r2, r0
 800da94:	460b      	mov	r3, r1
 800da96:	e7c8      	b.n	800da2a <__kernel_rem_pio2+0x572>
 800da98:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800da9c:	f7f2 fc1e 	bl	80002dc <__adddf3>
 800daa0:	3401      	adds	r4, #1
 800daa2:	e7cd      	b.n	800da40 <__kernel_rem_pio2+0x588>
 800daa4:	e9da 8900 	ldrd	r8, r9, [sl]
 800daa8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800daac:	9b00      	ldr	r3, [sp, #0]
 800daae:	3b01      	subs	r3, #1
 800dab0:	9300      	str	r3, [sp, #0]
 800dab2:	4632      	mov	r2, r6
 800dab4:	463b      	mov	r3, r7
 800dab6:	4640      	mov	r0, r8
 800dab8:	4649      	mov	r1, r9
 800daba:	f7f2 fc0f 	bl	80002dc <__adddf3>
 800dabe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800dac2:	4602      	mov	r2, r0
 800dac4:	460b      	mov	r3, r1
 800dac6:	4640      	mov	r0, r8
 800dac8:	4649      	mov	r1, r9
 800daca:	f7f2 fc05 	bl	80002d8 <__aeabi_dsub>
 800dace:	4632      	mov	r2, r6
 800dad0:	463b      	mov	r3, r7
 800dad2:	f7f2 fc03 	bl	80002dc <__adddf3>
 800dad6:	ed9d 7b06 	vldr	d7, [sp, #24]
 800dada:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800dade:	ed8a 7b00 	vstr	d7, [sl]
 800dae2:	e770      	b.n	800d9c6 <__kernel_rem_pio2+0x50e>
 800dae4:	e9d4 8900 	ldrd	r8, r9, [r4]
 800dae8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800daec:	4640      	mov	r0, r8
 800daee:	4632      	mov	r2, r6
 800daf0:	463b      	mov	r3, r7
 800daf2:	4649      	mov	r1, r9
 800daf4:	f7f2 fbf2 	bl	80002dc <__adddf3>
 800daf8:	e9cd 0100 	strd	r0, r1, [sp]
 800dafc:	4602      	mov	r2, r0
 800dafe:	460b      	mov	r3, r1
 800db00:	4640      	mov	r0, r8
 800db02:	4649      	mov	r1, r9
 800db04:	f7f2 fbe8 	bl	80002d8 <__aeabi_dsub>
 800db08:	4632      	mov	r2, r6
 800db0a:	463b      	mov	r3, r7
 800db0c:	f7f2 fbe6 	bl	80002dc <__adddf3>
 800db10:	ed9d 7b00 	vldr	d7, [sp]
 800db14:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800db18:	ed84 7b00 	vstr	d7, [r4]
 800db1c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800db20:	e757      	b.n	800d9d2 <__kernel_rem_pio2+0x51a>
 800db22:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800db26:	f7f2 fbd9 	bl	80002dc <__adddf3>
 800db2a:	3d01      	subs	r5, #1
 800db2c:	e75c      	b.n	800d9e8 <__kernel_rem_pio2+0x530>
 800db2e:	9b04      	ldr	r3, [sp, #16]
 800db30:	9a04      	ldr	r2, [sp, #16]
 800db32:	601f      	str	r7, [r3, #0]
 800db34:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800db38:	605c      	str	r4, [r3, #4]
 800db3a:	609d      	str	r5, [r3, #8]
 800db3c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800db40:	60d3      	str	r3, [r2, #12]
 800db42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800db46:	6110      	str	r0, [r2, #16]
 800db48:	6153      	str	r3, [r2, #20]
 800db4a:	e727      	b.n	800d99c <__kernel_rem_pio2+0x4e4>
 800db4c:	41700000 	.word	0x41700000
 800db50:	3e700000 	.word	0x3e700000
 800db54:	00000000 	.word	0x00000000

0800db58 <scalbn>:
 800db58:	b570      	push	{r4, r5, r6, lr}
 800db5a:	ec55 4b10 	vmov	r4, r5, d0
 800db5e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800db62:	4606      	mov	r6, r0
 800db64:	462b      	mov	r3, r5
 800db66:	b999      	cbnz	r1, 800db90 <scalbn+0x38>
 800db68:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800db6c:	4323      	orrs	r3, r4
 800db6e:	d03f      	beq.n	800dbf0 <scalbn+0x98>
 800db70:	4b35      	ldr	r3, [pc, #212]	; (800dc48 <scalbn+0xf0>)
 800db72:	4629      	mov	r1, r5
 800db74:	ee10 0a10 	vmov	r0, s0
 800db78:	2200      	movs	r2, #0
 800db7a:	f7f2 fd65 	bl	8000648 <__aeabi_dmul>
 800db7e:	4b33      	ldr	r3, [pc, #204]	; (800dc4c <scalbn+0xf4>)
 800db80:	429e      	cmp	r6, r3
 800db82:	4604      	mov	r4, r0
 800db84:	460d      	mov	r5, r1
 800db86:	da10      	bge.n	800dbaa <scalbn+0x52>
 800db88:	a327      	add	r3, pc, #156	; (adr r3, 800dc28 <scalbn+0xd0>)
 800db8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db8e:	e01f      	b.n	800dbd0 <scalbn+0x78>
 800db90:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800db94:	4291      	cmp	r1, r2
 800db96:	d10c      	bne.n	800dbb2 <scalbn+0x5a>
 800db98:	ee10 2a10 	vmov	r2, s0
 800db9c:	4620      	mov	r0, r4
 800db9e:	4629      	mov	r1, r5
 800dba0:	f7f2 fb9c 	bl	80002dc <__adddf3>
 800dba4:	4604      	mov	r4, r0
 800dba6:	460d      	mov	r5, r1
 800dba8:	e022      	b.n	800dbf0 <scalbn+0x98>
 800dbaa:	460b      	mov	r3, r1
 800dbac:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800dbb0:	3936      	subs	r1, #54	; 0x36
 800dbb2:	f24c 3250 	movw	r2, #50000	; 0xc350
 800dbb6:	4296      	cmp	r6, r2
 800dbb8:	dd0d      	ble.n	800dbd6 <scalbn+0x7e>
 800dbba:	2d00      	cmp	r5, #0
 800dbbc:	a11c      	add	r1, pc, #112	; (adr r1, 800dc30 <scalbn+0xd8>)
 800dbbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dbc2:	da02      	bge.n	800dbca <scalbn+0x72>
 800dbc4:	a11c      	add	r1, pc, #112	; (adr r1, 800dc38 <scalbn+0xe0>)
 800dbc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dbca:	a319      	add	r3, pc, #100	; (adr r3, 800dc30 <scalbn+0xd8>)
 800dbcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbd0:	f7f2 fd3a 	bl	8000648 <__aeabi_dmul>
 800dbd4:	e7e6      	b.n	800dba4 <scalbn+0x4c>
 800dbd6:	1872      	adds	r2, r6, r1
 800dbd8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800dbdc:	428a      	cmp	r2, r1
 800dbde:	dcec      	bgt.n	800dbba <scalbn+0x62>
 800dbe0:	2a00      	cmp	r2, #0
 800dbe2:	dd08      	ble.n	800dbf6 <scalbn+0x9e>
 800dbe4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800dbe8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800dbec:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800dbf0:	ec45 4b10 	vmov	d0, r4, r5
 800dbf4:	bd70      	pop	{r4, r5, r6, pc}
 800dbf6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800dbfa:	da08      	bge.n	800dc0e <scalbn+0xb6>
 800dbfc:	2d00      	cmp	r5, #0
 800dbfe:	a10a      	add	r1, pc, #40	; (adr r1, 800dc28 <scalbn+0xd0>)
 800dc00:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc04:	dac0      	bge.n	800db88 <scalbn+0x30>
 800dc06:	a10e      	add	r1, pc, #56	; (adr r1, 800dc40 <scalbn+0xe8>)
 800dc08:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc0c:	e7bc      	b.n	800db88 <scalbn+0x30>
 800dc0e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800dc12:	3236      	adds	r2, #54	; 0x36
 800dc14:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800dc18:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800dc1c:	4620      	mov	r0, r4
 800dc1e:	4b0c      	ldr	r3, [pc, #48]	; (800dc50 <scalbn+0xf8>)
 800dc20:	2200      	movs	r2, #0
 800dc22:	e7d5      	b.n	800dbd0 <scalbn+0x78>
 800dc24:	f3af 8000 	nop.w
 800dc28:	c2f8f359 	.word	0xc2f8f359
 800dc2c:	01a56e1f 	.word	0x01a56e1f
 800dc30:	8800759c 	.word	0x8800759c
 800dc34:	7e37e43c 	.word	0x7e37e43c
 800dc38:	8800759c 	.word	0x8800759c
 800dc3c:	fe37e43c 	.word	0xfe37e43c
 800dc40:	c2f8f359 	.word	0xc2f8f359
 800dc44:	81a56e1f 	.word	0x81a56e1f
 800dc48:	43500000 	.word	0x43500000
 800dc4c:	ffff3cb0 	.word	0xffff3cb0
 800dc50:	3c900000 	.word	0x3c900000
 800dc54:	00000000 	.word	0x00000000

0800dc58 <floor>:
 800dc58:	ec51 0b10 	vmov	r0, r1, d0
 800dc5c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800dc60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc64:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800dc68:	2e13      	cmp	r6, #19
 800dc6a:	ee10 5a10 	vmov	r5, s0
 800dc6e:	ee10 8a10 	vmov	r8, s0
 800dc72:	460c      	mov	r4, r1
 800dc74:	dc31      	bgt.n	800dcda <floor+0x82>
 800dc76:	2e00      	cmp	r6, #0
 800dc78:	da14      	bge.n	800dca4 <floor+0x4c>
 800dc7a:	a333      	add	r3, pc, #204	; (adr r3, 800dd48 <floor+0xf0>)
 800dc7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc80:	f7f2 fb2c 	bl	80002dc <__adddf3>
 800dc84:	2200      	movs	r2, #0
 800dc86:	2300      	movs	r3, #0
 800dc88:	f7f2 ff6e 	bl	8000b68 <__aeabi_dcmpgt>
 800dc8c:	b138      	cbz	r0, 800dc9e <floor+0x46>
 800dc8e:	2c00      	cmp	r4, #0
 800dc90:	da53      	bge.n	800dd3a <floor+0xe2>
 800dc92:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800dc96:	4325      	orrs	r5, r4
 800dc98:	d052      	beq.n	800dd40 <floor+0xe8>
 800dc9a:	4c2d      	ldr	r4, [pc, #180]	; (800dd50 <floor+0xf8>)
 800dc9c:	2500      	movs	r5, #0
 800dc9e:	4621      	mov	r1, r4
 800dca0:	4628      	mov	r0, r5
 800dca2:	e024      	b.n	800dcee <floor+0x96>
 800dca4:	4f2b      	ldr	r7, [pc, #172]	; (800dd54 <floor+0xfc>)
 800dca6:	4137      	asrs	r7, r6
 800dca8:	ea01 0307 	and.w	r3, r1, r7
 800dcac:	4303      	orrs	r3, r0
 800dcae:	d01e      	beq.n	800dcee <floor+0x96>
 800dcb0:	a325      	add	r3, pc, #148	; (adr r3, 800dd48 <floor+0xf0>)
 800dcb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcb6:	f7f2 fb11 	bl	80002dc <__adddf3>
 800dcba:	2200      	movs	r2, #0
 800dcbc:	2300      	movs	r3, #0
 800dcbe:	f7f2 ff53 	bl	8000b68 <__aeabi_dcmpgt>
 800dcc2:	2800      	cmp	r0, #0
 800dcc4:	d0eb      	beq.n	800dc9e <floor+0x46>
 800dcc6:	2c00      	cmp	r4, #0
 800dcc8:	bfbe      	ittt	lt
 800dcca:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800dcce:	4133      	asrlt	r3, r6
 800dcd0:	18e4      	addlt	r4, r4, r3
 800dcd2:	ea24 0407 	bic.w	r4, r4, r7
 800dcd6:	2500      	movs	r5, #0
 800dcd8:	e7e1      	b.n	800dc9e <floor+0x46>
 800dcda:	2e33      	cmp	r6, #51	; 0x33
 800dcdc:	dd0b      	ble.n	800dcf6 <floor+0x9e>
 800dcde:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800dce2:	d104      	bne.n	800dcee <floor+0x96>
 800dce4:	ee10 2a10 	vmov	r2, s0
 800dce8:	460b      	mov	r3, r1
 800dcea:	f7f2 faf7 	bl	80002dc <__adddf3>
 800dcee:	ec41 0b10 	vmov	d0, r0, r1
 800dcf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dcf6:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800dcfa:	f04f 37ff 	mov.w	r7, #4294967295
 800dcfe:	40df      	lsrs	r7, r3
 800dd00:	4238      	tst	r0, r7
 800dd02:	d0f4      	beq.n	800dcee <floor+0x96>
 800dd04:	a310      	add	r3, pc, #64	; (adr r3, 800dd48 <floor+0xf0>)
 800dd06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd0a:	f7f2 fae7 	bl	80002dc <__adddf3>
 800dd0e:	2200      	movs	r2, #0
 800dd10:	2300      	movs	r3, #0
 800dd12:	f7f2 ff29 	bl	8000b68 <__aeabi_dcmpgt>
 800dd16:	2800      	cmp	r0, #0
 800dd18:	d0c1      	beq.n	800dc9e <floor+0x46>
 800dd1a:	2c00      	cmp	r4, #0
 800dd1c:	da0a      	bge.n	800dd34 <floor+0xdc>
 800dd1e:	2e14      	cmp	r6, #20
 800dd20:	d101      	bne.n	800dd26 <floor+0xce>
 800dd22:	3401      	adds	r4, #1
 800dd24:	e006      	b.n	800dd34 <floor+0xdc>
 800dd26:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800dd2a:	2301      	movs	r3, #1
 800dd2c:	40b3      	lsls	r3, r6
 800dd2e:	441d      	add	r5, r3
 800dd30:	45a8      	cmp	r8, r5
 800dd32:	d8f6      	bhi.n	800dd22 <floor+0xca>
 800dd34:	ea25 0507 	bic.w	r5, r5, r7
 800dd38:	e7b1      	b.n	800dc9e <floor+0x46>
 800dd3a:	2500      	movs	r5, #0
 800dd3c:	462c      	mov	r4, r5
 800dd3e:	e7ae      	b.n	800dc9e <floor+0x46>
 800dd40:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800dd44:	e7ab      	b.n	800dc9e <floor+0x46>
 800dd46:	bf00      	nop
 800dd48:	8800759c 	.word	0x8800759c
 800dd4c:	7e37e43c 	.word	0x7e37e43c
 800dd50:	bff00000 	.word	0xbff00000
 800dd54:	000fffff 	.word	0x000fffff

0800dd58 <_sbrk>:
 800dd58:	4a04      	ldr	r2, [pc, #16]	; (800dd6c <_sbrk+0x14>)
 800dd5a:	6811      	ldr	r1, [r2, #0]
 800dd5c:	4603      	mov	r3, r0
 800dd5e:	b909      	cbnz	r1, 800dd64 <_sbrk+0xc>
 800dd60:	4903      	ldr	r1, [pc, #12]	; (800dd70 <_sbrk+0x18>)
 800dd62:	6011      	str	r1, [r2, #0]
 800dd64:	6810      	ldr	r0, [r2, #0]
 800dd66:	4403      	add	r3, r0
 800dd68:	6013      	str	r3, [r2, #0]
 800dd6a:	4770      	bx	lr
 800dd6c:	20001b28 	.word	0x20001b28
 800dd70:	20001b30 	.word	0x20001b30

0800dd74 <_init>:
 800dd74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd76:	bf00      	nop
 800dd78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd7a:	bc08      	pop	{r3}
 800dd7c:	469e      	mov	lr, r3
 800dd7e:	4770      	bx	lr

0800dd80 <_fini>:
 800dd80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd82:	bf00      	nop
 800dd84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd86:	bc08      	pop	{r3}
 800dd88:	469e      	mov	lr, r3
 800dd8a:	4770      	bx	lr
