{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"kernel_Z"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"kernel_Z.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"kernel_Z.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"kernel_Z.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"4"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"17"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"kernel_Z.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":10
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":200
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"55"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":17
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"55"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"55"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"kernel_Z.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"8"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":8
          , "name":"kernel_Z.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":9
          , "name":"kernel_Z.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":12
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":167
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":14
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":169
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":18
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":152
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"19"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":19
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"47"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"47"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":20
      , "name":"kernel_xLoader_1"
      , "children":
      [
        {
          "type":"bb"
          , "id":21
          , "name":"kernel_xLoader_1.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":22
          , "name":"kernel_xLoader_1.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":23
          , "name":"kernel_xLoader_1.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"4"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"24"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":24
          , "name":"kernel_xLoader_1.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":25
          , "name":"kernel_xLoader_1.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":26
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":108
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"7"
                  , "Latency":"127"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":27
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":109
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"135"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":28
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":103
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"29"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":29
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"135"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"135"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":31
      , "name":"kernel_yLoader_1"
      , "children":
      [
        {
          "type":"bb"
          , "id":32
          , "name":"kernel_yLoader_1.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":33
          , "name":"kernel_yLoader_1.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":34
          , "name":"kernel_yLoader_1.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"4"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"35"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":35
          , "name":"kernel_yLoader_1.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":36
          , "name":"kernel_yLoader_1.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":37
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":131
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"7"
                  , "Latency":"127"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":38
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":132
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"135"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":39
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":126
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"40"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":40
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"135"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"135"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":41
      , "name":"kernel_unloader_1"
      , "children":
      [
        {
          "type":"bb"
          , "id":42
          , "name":"kernel_unloader_1.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":43
          , "name":"kernel_unloader_1.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":44
          , "name":"kernel_unloader_1.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":45
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"10"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":46
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":215
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"10"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":47
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":211
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"48"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":48
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"12"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":30
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"2"
            }
          ]
        }
      ]
    }
    , {
      "type":"channel"
      , "id":11
      , "name":"_Out_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":139
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"64 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":15
      , "name":"_xLoader__1_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":139
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"512 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":13
      , "name":"_yLoader__1_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":139
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"512 bits"
          , "Depth":"256"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":10
      , "to":11
    }
    , {
      "from":13
      , "to":12
    }
    , {
      "from":15
      , "to":14
    }
    , {
      "from":17
      , "to":4
    }
    , {
      "from":17
      , "to":5
    }
    , {
      "from":3
      , "to":5
    }
    , {
      "from":8
      , "to":16
    }
    , {
      "from":10
      , "to":17
    }
    , {
      "from":8
      , "to":7
    }
    , {
      "from":5
      , "to":7
    }
    , {
      "from":19
      , "to":8
    }
    , {
      "from":19
      , "to":18
    }
    , {
      "from":7
      , "to":18
    }
    , {
      "from":12
      , "to":19
    }
    , {
      "from":14
      , "to":19
    }
    , {
      "from":16
      , "to":10
    }
    , {
      "from":18
      , "to":12
    }
    , {
      "from":18
      , "to":14
    }
    , {
      "from":27
      , "to":15
    }
    , {
      "from":24
      , "to":22
    }
    , {
      "from":24
      , "to":23
    }
    , {
      "from":21
      , "to":23
    }
    , {
      "from":29
      , "to":24
    }
    , {
      "from":29
      , "to":28
    }
    , {
      "from":23
      , "to":28
    }
    , {
      "from":26
      , "to":29
    }
    , {
      "from":27
      , "to":29
    }
    , {
      "from":28
      , "to":26
    }
    , {
      "from":26
      , "to":27
    }
    , {
      "from":30
      , "to":26
    }
    , {
      "from":38
      , "to":13
    }
    , {
      "from":35
      , "to":33
    }
    , {
      "from":35
      , "to":34
    }
    , {
      "from":32
      , "to":34
    }
    , {
      "from":40
      , "to":35
    }
    , {
      "from":40
      , "to":39
    }
    , {
      "from":34
      , "to":39
    }
    , {
      "from":37
      , "to":40
    }
    , {
      "from":38
      , "to":40
    }
    , {
      "from":39
      , "to":37
    }
    , {
      "from":37
      , "to":38
    }
    , {
      "from":30
      , "to":37
    }
    , {
      "from":11
      , "to":45
    }
    , {
      "from":48
      , "to":43
    }
    , {
      "from":48
      , "to":47
    }
    , {
      "from":42
      , "to":47
    }
    , {
      "from":45
      , "to":48
    }
    , {
      "from":46
      , "to":48
    }
    , {
      "from":47
      , "to":45
    }
    , {
      "from":45
      , "to":46
    }
    , {
      "from":46
      , "to":30
    }
  ]
}
