# Reading pref.tcl
# do CircCombinacional_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1_certo/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/Components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:35:24 on Aug 14,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/Components.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/simulation/modelsim/rtl_work/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/simulation/modelsim/rtl_work/_temp/vcomw3r3ix".
# ** Note: C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/Components.vhd(11): VHDL Compiler exiting
# End time: 14:35:24 on Aug 14,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1_certo/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./CircCombinacional_run_msim_rtl_vhdl.do line 8
# C:/intelFPGA_lite/20.1_certo/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/Components.vhd}"
vcom -reportprogress 300 -work work {C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/CircuitoCombinacional.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:19 on Aug 14,2021
# vcom -reportprogress 300 -work work C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/CircuitoCombinacional.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/simulation/modelsim/rtl_work/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/simulation/modelsim/rtl_work/_temp/vcom32e20d".
# ** Note: C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/CircuitoCombinacional.vhd(10): VHDL Compiler exiting
# End time: 14:36:19 on Aug 14,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/Components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:19 on Aug 14,2021
# vcom -reportprogress 300 -work work C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/Components.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/simulation/modelsim/rtl_work/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/simulation/modelsim/rtl_work/_temp/vcomrnzy4t".
# ** Note: C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/Components.vhd(11): VHDL Compiler exiting
# End time: 14:36:19 on Aug 14,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/CircuitoCombinacional.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:19 on Aug 14,2021
# vcom -reportprogress 300 -work work C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/CircuitoCombinacional.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/simulation/modelsim/rtl_work/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/simulation/modelsim/rtl_work/_temp/vcomy37xhk".
# ** Note: C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/CircuitoCombinacional.vhd(10): VHDL Compiler exiting
# End time: 14:36:20 on Aug 14,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/Components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:20 on Aug 14,2021
# vcom -reportprogress 300 -work work C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/Components.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/simulation/modelsim/rtl_work/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/simulation/modelsim/rtl_work/_temp/vcoms36enh".
# ** Note: C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/Components.vhd(11): VHDL Compiler exiting
# End time: 14:36:20 on Aug 14,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/CircuitoCombinacional.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:20 on Aug 14,2021
# vcom -reportprogress 300 -work work C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/CircuitoCombinacional.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/simulation/modelsim/rtl_work/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/simulation/modelsim/rtl_work/_temp/vcommrmzbe".
# ** Note: C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/CircuitoCombinacional.vhd(10): VHDL Compiler exiting
# End time: 14:36:20 on Aug 14,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/Components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:20 on Aug 14,2021
# vcom -reportprogress 300 -work work C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/Components.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/simulation/modelsim/rtl_work/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/simulation/modelsim/rtl_work/_temp/vcomfh2gk4".
# ** Note: C:/Users/Pichau/Desktop/Tudo/UTFPR/2021.2/Sistemas Digitais/Atividade Prática 10/CircuitoCombinacional_VHDL/Components.vhd(11): VHDL Compiler exiting
# End time: 14:36:20 on Aug 14,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
